
SAUVC_T1_T8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e7b4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000065c  0800e948  0800e948  0000f948  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800efa4  0800efa4  000101f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800efa4  0800efa4  0000ffa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800efac  0800efac  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800efac  0800efac  0000ffac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800efb0  0800efb0  0000ffb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800efb4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101f4  2**0
                  CONTENTS
 10 .bss          00001e6c  200001f4  200001f4  000101f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002060  20002060  000101f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014969  00000000  00000000  00010224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003652  00000000  00000000  00024b8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001110  00000000  00000000  000281e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d40  00000000  00000000  000292f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025879  00000000  00000000  0002a030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018107  00000000  00000000  0004f8a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc23e  00000000  00000000  000679b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00143bee  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005d8c  00000000  00000000  00143c34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  001499c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e92c 	.word	0x0800e92c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800e92c 	.word	0x0800e92c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	463b      	mov	r3, r7
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001052:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001054:	4a21      	ldr	r2, [pc, #132]	@ (80010dc <MX_ADC1_Init+0x9c>)
 8001056:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001058:	4b1f      	ldr	r3, [pc, #124]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800105a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800105e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001060:	4b1d      	ldr	r3, [pc, #116]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001066:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800106c:	4b1a      	ldr	r3, [pc, #104]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800106e:	2200      	movs	r2, #0
 8001070:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001072:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107a:	4b17      	ldr	r3, [pc, #92]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800107c:	2200      	movs	r2, #0
 800107e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001080:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001082:	4a17      	ldr	r2, [pc, #92]	@ (80010e0 <MX_ADC1_Init+0xa0>)
 8001084:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001086:	4b14      	ldr	r3, [pc, #80]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001088:	2200      	movs	r2, #0
 800108a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800108c:	4b12      	ldr	r3, [pc, #72]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800108e:	2201      	movs	r2, #1
 8001090:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001092:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <MX_ADC1_Init+0x98>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800109a:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <MX_ADC1_Init+0x98>)
 800109c:	2201      	movs	r2, #1
 800109e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010a0:	480d      	ldr	r0, [pc, #52]	@ (80010d8 <MX_ADC1_Init+0x98>)
 80010a2:	f004 fae7 	bl	8005674 <HAL_ADC_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010ac:	f003 f912 	bl	80042d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010b4:	2301      	movs	r3, #1
 80010b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010b8:	2300      	movs	r3, #0
 80010ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010bc:	463b      	mov	r3, r7
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <MX_ADC1_Init+0x98>)
 80010c2:	f004 fc85 	bl	80059d0 <HAL_ADC_ConfigChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010cc:	f003 f902 	bl	80042d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000210 	.word	0x20000210
 80010dc:	40012000 	.word	0x40012000
 80010e0:	0f000001 	.word	0x0f000001

080010e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b08a      	sub	sp, #40	@ 0x28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a17      	ldr	r2, [pc, #92]	@ (8001160 <HAL_ADC_MspInit+0x7c>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d127      	bne.n	8001156 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 800110c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110e:	4a15      	ldr	r2, [pc, #84]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 8001110:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001114:	6453      	str	r3, [r2, #68]	@ 0x44
 8001116:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	4b0f      	ldr	r3, [pc, #60]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	4a0e      	ldr	r2, [pc, #56]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6313      	str	r3, [r2, #48]	@ 0x30
 8001132:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <HAL_ADC_MspInit+0x80>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = ANALOG1_Pin|ANALOG_2_Pin;
 800113e:	2305      	movs	r3, #5
 8001140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001142:	2303      	movs	r3, #3
 8001144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	@ (8001168 <HAL_ADC_MspInit+0x84>)
 8001152:	f005 fb6f 	bl	8006834 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001156:	bf00      	nop
 8001158:	3728      	adds	r7, #40	@ 0x28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40012000 	.word	0x40012000
 8001164:	40023800 	.word	0x40023800
 8001168:	40020000 	.word	0x40020000

0800116c <process_complete_packet_from_buffer>:
}

/* ================================================= */

static void process_complete_packet_from_buffer(const uint8_t* buffer)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08a      	sub	sp, #40	@ 0x28
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
    const uint8_t *motor_bytes = buffer + HEADER_SIZE;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3302      	adds	r3, #2
 8001178:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < MOTORS_COUNT; i++) {
 800117a:	2300      	movs	r3, #0
 800117c:	627b      	str	r3, [r7, #36]	@ 0x24
 800117e:	e03c      	b.n	80011fa <process_complete_packet_from_buffer+0x8e>

        uint8_t byte_val = motor_bytes[i];
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4413      	add	r3, r2
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	74fb      	strb	r3, [r7, #19]
        int32_t rpm_int = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]

        if (byte_val >= 100 && byte_val <= 200) {
 800118e:	7cfb      	ldrb	r3, [r7, #19]
 8001190:	2b63      	cmp	r3, #99	@ 0x63
 8001192:	d92e      	bls.n	80011f2 <process_complete_packet_from_buffer+0x86>
 8001194:	7cfb      	ldrb	r3, [r7, #19]
 8001196:	2bc8      	cmp	r3, #200	@ 0xc8
 8001198:	d82b      	bhi.n	80011f2 <process_complete_packet_from_buffer+0x86>
            int32_t signed_val = (int32_t)byte_val - 150;
 800119a:	7cfb      	ldrb	r3, [r7, #19]
 800119c:	3b96      	subs	r3, #150	@ 0x96
 800119e:	60fb      	str	r3, [r7, #12]

            if (signed_val > 0) {
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	dd0e      	ble.n	80011c4 <process_complete_packet_from_buffer+0x58>
                rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	4613      	mov	r3, r2
 80011aa:	011b      	lsls	r3, r3, #4
 80011ac:	1a9b      	subs	r3, r3, r2
 80011ae:	00db      	lsls	r3, r3, #3
 80011b0:	623b      	str	r3, [r7, #32]
                if (rpm_int > DSHOT_MAX_RPM) rpm_int = DSHOT_MAX_RPM;
 80011b2:	6a3b      	ldr	r3, [r7, #32]
 80011b4:	f241 7270 	movw	r2, #6000	@ 0x1770
 80011b8:	4293      	cmp	r3, r2
 80011ba:	dd12      	ble.n	80011e2 <process_complete_packet_from_buffer+0x76>
 80011bc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80011c0:	623b      	str	r3, [r7, #32]
        if (byte_val >= 100 && byte_val <= 200) {
 80011c2:	e00e      	b.n	80011e2 <process_complete_packet_from_buffer+0x76>
            } else if (signed_val < 0) {
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	da0b      	bge.n	80011e2 <process_complete_packet_from_buffer+0x76>
                rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	4613      	mov	r3, r2
 80011ce:	011b      	lsls	r3, r3, #4
 80011d0:	1a9b      	subs	r3, r3, r2
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	623b      	str	r3, [r7, #32]
                if (rpm_int < -DSHOT_MAX_RPM) rpm_int = -DSHOT_MAX_RPM;
 80011d6:	6a3b      	ldr	r3, [r7, #32]
 80011d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001250 <process_complete_packet_from_buffer+0xe4>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	da01      	bge.n	80011e2 <process_complete_packet_from_buffer+0x76>
 80011de:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <process_complete_packet_from_buffer+0xe4>)
 80011e0:	623b      	str	r3, [r7, #32]
        if (byte_val >= 100 && byte_val <= 200) {
 80011e2:	bf00      	nop
            }
        } else {
            continue;
        }

        ByteProtocol_DShotUpdateInt(i, rpm_int);
 80011e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	6a39      	ldr	r1, [r7, #32]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f002 fd82 	bl	8003cf4 <ByteProtocol_DShotUpdateInt>
 80011f0:	e000      	b.n	80011f4 <process_complete_packet_from_buffer+0x88>
            continue;
 80011f2:	bf00      	nop
    for (int i = 0; i < MOTORS_COUNT; i++) {
 80011f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f6:	3301      	adds	r3, #1
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80011fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fc:	2b09      	cmp	r3, #9
 80011fe:	ddbf      	ble.n	8001180 <process_complete_packet_from_buffer+0x14>
    }

    for (int i = 0; i < 4; i++) {
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
 8001204:	e017      	b.n	8001236 <process_complete_packet_from_buffer+0xca>
        uint8_t pwm_byte = motor_bytes[10 + i];
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	330a      	adds	r3, #10
 800120a:	461a      	mov	r2, r3
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	4413      	add	r3, r2
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	75fb      	strb	r3, [r7, #23]
        uint16_t pulse_us =  1000 + ((uint16_t)(pwm_byte-100) * 1000 / 100);
 8001214:	7dfb      	ldrb	r3, [r7, #23]
 8001216:	b29b      	uxth	r3, r3
 8001218:	461a      	mov	r2, r3
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	4413      	add	r3, r2
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	82bb      	strh	r3, [r7, #20]
        ByteProtocol_PWMUpdate(i, pulse_us);
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	8aba      	ldrh	r2, [r7, #20]
 8001228:	4611      	mov	r1, r2
 800122a:	4618      	mov	r0, r3
 800122c:	f002 fd7e 	bl	8003d2c <ByteProtocol_PWMUpdate>
    for (int i = 0; i < 4; i++) {
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	3301      	adds	r3, #1
 8001234:	61fb      	str	r3, [r7, #28]
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	2b03      	cmp	r3, #3
 800123a:	dde4      	ble.n	8001206 <process_complete_packet_from_buffer+0x9a>
    }

    packet_count++;
 800123c:	4b05      	ldr	r3, [pc, #20]	@ (8001254 <process_complete_packet_from_buffer+0xe8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	3301      	adds	r3, #1
 8001242:	4a04      	ldr	r2, [pc, #16]	@ (8001254 <process_complete_packet_from_buffer+0xe8>)
 8001244:	6013      	str	r3, [r2, #0]
}
 8001246:	bf00      	nop
 8001248:	3728      	adds	r7, #40	@ 0x28
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	ffffe890 	.word	0xffffe890
 8001254:	2000029c 	.word	0x2000029c

08001258 <ByteProtocol_Init>:
/* ================================================= */

void ByteProtocol_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
    memset(rx_dma_buffer, 0, sizeof(rx_dma_buffer));
 800125c:	2240      	movs	r2, #64	@ 0x40
 800125e:	2100      	movs	r1, #0
 8001260:	480e      	ldr	r0, [pc, #56]	@ (800129c <ByteProtocol_Init+0x44>)
 8001262:	f009 fb2b 	bl	800a8bc <memset>

    last_dma_read_idx = 0;
 8001266:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <ByteProtocol_Init+0x48>)
 8001268:	2200      	movs	r2, #0
 800126a:	801a      	strh	r2, [r3, #0]
    packet_count     = 0;
 800126c:	4b0d      	ldr	r3, [pc, #52]	@ (80012a4 <ByteProtocol_Init+0x4c>)
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
    error_count      = 0;
 8001272:	4b0d      	ldr	r3, [pc, #52]	@ (80012a8 <ByteProtocol_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
    bytes_received   = 0;
 8001278:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <ByteProtocol_Init+0x54>)
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]

    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 800127e:	2240      	movs	r2, #64	@ 0x40
 8001280:	4906      	ldr	r1, [pc, #24]	@ (800129c <ByteProtocol_Init+0x44>)
 8001282:	480b      	ldr	r0, [pc, #44]	@ (80012b0 <ByteProtocol_Init+0x58>)
 8001284:	f007 f975 	bl	8008572 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001288:	4b09      	ldr	r3, [pc, #36]	@ (80012b0 <ByteProtocol_Init+0x58>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	68da      	ldr	r2, [r3, #12]
 800128e:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <ByteProtocol_Init+0x58>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f042 0210 	orr.w	r2, r2, #16
 8001296:	60da      	str	r2, [r3, #12]
}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000258 	.word	0x20000258
 80012a0:	20000298 	.word	0x20000298
 80012a4:	2000029c 	.word	0x2000029c
 80012a8:	200002a0 	.word	0x200002a0
 80012ac:	200002a4 	.word	0x200002a4
 80012b0:	20001d00 	.word	0x20001d00

080012b4 <ByteProtocol_IdleLineCallback>:
/* ================================================= */
/* ================= IDLE ISR ====================== */
/* ================================================= */

void ByteProtocol_IdleLineCallback(UART_HandleTypeDef *huart)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08e      	sub	sp, #56	@ 0x38
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a6d      	ldr	r2, [pc, #436]	@ (8001478 <ByteProtocol_IdleLineCallback+0x1c4>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	f040 80d4 	bne.w	8001470 <ByteProtocol_IdleLineCallback+0x1bc>
        return;

    uint16_t dma_write_idx =
        RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	b29b      	uxth	r3, r3
    uint16_t dma_write_idx =
 80012d2:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80012d6:	84fb      	strh	r3, [r7, #38]	@ 0x26

    uint16_t unread =
        (dma_write_idx >= last_dma_read_idx) ?
 80012d8:	4b68      	ldr	r3, [pc, #416]	@ (800147c <ByteProtocol_IdleLineCallback+0x1c8>)
 80012da:	881b      	ldrh	r3, [r3, #0]
    uint16_t unread =
 80012dc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80012de:	429a      	cmp	r2, r3
 80012e0:	d305      	bcc.n	80012ee <ByteProtocol_IdleLineCallback+0x3a>
        (dma_write_idx - last_dma_read_idx) :
 80012e2:	4b66      	ldr	r3, [pc, #408]	@ (800147c <ByteProtocol_IdleLineCallback+0x1c8>)
 80012e4:	881b      	ldrh	r3, [r3, #0]
    uint16_t unread =
 80012e6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	e006      	b.n	80012fc <ByteProtocol_IdleLineCallback+0x48>
        (RX_BUFFER_SIZE - last_dma_read_idx + dma_write_idx);
 80012ee:	4b63      	ldr	r3, [pc, #396]	@ (800147c <ByteProtocol_IdleLineCallback+0x1c8>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	b29b      	uxth	r3, r3
    uint16_t unread =
 80012f8:	3340      	adds	r3, #64	@ 0x40
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	84bb      	strh	r3, [r7, #36]	@ 0x24

    bytes_received += unread;
 80012fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001300:	4b5f      	ldr	r3, [pc, #380]	@ (8001480 <ByteProtocol_IdleLineCallback+0x1cc>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4413      	add	r3, r2
 8001306:	4a5e      	ldr	r2, [pc, #376]	@ (8001480 <ByteProtocol_IdleLineCallback+0x1cc>)
 8001308:	6013      	str	r3, [r2, #0]

    /* ================= OVERFLOW DETECTION ================= */

    if (unread > (RX_BUFFER_SIZE - PACKET_SIZE)) {
 800130a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800130c:	2b30      	cmp	r3, #48	@ 0x30
 800130e:	d90e      	bls.n	800132e <ByteProtocol_IdleLineCallback+0x7a>
        error_count++;
 8001310:	4b5c      	ldr	r3, [pc, #368]	@ (8001484 <ByteProtocol_IdleLineCallback+0x1d0>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	3301      	adds	r3, #1
 8001316:	4a5b      	ldr	r2, [pc, #364]	@ (8001484 <ByteProtocol_IdleLineCallback+0x1d0>)
 8001318:	6013      	str	r3, [r2, #0]
        last_dma_read_idx = dma_write_idx;
 800131a:	4a58      	ldr	r2, [pc, #352]	@ (800147c <ByteProtocol_IdleLineCallback+0x1c8>)
 800131c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800131e:	8013      	strh	r3, [r2, #0]
        GPIOC->ODR |= GPIO_ODR_OD14;
 8001320:	4b59      	ldr	r3, [pc, #356]	@ (8001488 <ByteProtocol_IdleLineCallback+0x1d4>)
 8001322:	695b      	ldr	r3, [r3, #20]
 8001324:	4a58      	ldr	r2, [pc, #352]	@ (8001488 <ByteProtocol_IdleLineCallback+0x1d4>)
 8001326:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800132a:	6153      	str	r3, [r2, #20]
        return;
 800132c:	e0a1      	b.n	8001472 <ByteProtocol_IdleLineCallback+0x1be>
    }

    /* ================= BACKWARD HEAD-CHASE SCAN ================= */

    uint16_t scan_count = unread;
 800132e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001330:	86fb      	strh	r3, [r7, #54]	@ 0x36
    if (scan_count > MAX_SCAN_BYTES)
 8001332:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001338:	d902      	bls.n	8001340 <ByteProtocol_IdleLineCallback+0x8c>
        scan_count = MAX_SCAN_BYTES;
 800133a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800133e:	86fb      	strh	r3, [r7, #54]	@ 0x36

    int32_t scan_idx = (int32_t)dma_write_idx - 1;
 8001340:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001342:	3b01      	subs	r3, #1
 8001344:	633b      	str	r3, [r7, #48]	@ 0x30
    if (scan_idx < 0)
 8001346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001348:	2b00      	cmp	r3, #0
 800134a:	da02      	bge.n	8001352 <ByteProtocol_IdleLineCallback+0x9e>
        scan_idx += RX_BUFFER_SIZE;
 800134c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800134e:	3340      	adds	r3, #64	@ 0x40
 8001350:	633b      	str	r3, [r7, #48]	@ 0x30

    uint16_t packet_start = 0xFFFF;
 8001352:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001356:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    while (scan_count--) {
 8001358:	e044      	b.n	80013e4 <ByteProtocol_IdleLineCallback+0x130>

        uint16_t idx = (uint16_t)scan_idx;
 800135a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800135c:	847b      	strh	r3, [r7, #34]	@ 0x22

        /* Fast reject */
        if (rx_dma_buffer[idx] == PROTOCOL_HEADER_1) {
 800135e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001360:	4a4a      	ldr	r2, [pc, #296]	@ (800148c <ByteProtocol_IdleLineCallback+0x1d8>)
 8001362:	5cd3      	ldrb	r3, [r2, r3]
 8001364:	2bff      	cmp	r3, #255	@ 0xff
 8001366:	d134      	bne.n	80013d2 <ByteProtocol_IdleLineCallback+0x11e>

            uint16_t idx2 = (idx + 1) % RX_BUFFER_SIZE;
 8001368:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800136a:	3301      	adds	r3, #1
 800136c:	425a      	negs	r2, r3
 800136e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001372:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001376:	bf58      	it	pl
 8001378:	4253      	negpl	r3, r2
 800137a:	843b      	strh	r3, [r7, #32]

            if (rx_dma_buffer[idx2] == PROTOCOL_HEADER_2) {
 800137c:	8c3b      	ldrh	r3, [r7, #32]
 800137e:	4a43      	ldr	r2, [pc, #268]	@ (800148c <ByteProtocol_IdleLineCallback+0x1d8>)
 8001380:	5cd3      	ldrb	r3, [r2, r3]
 8001382:	2bfd      	cmp	r3, #253	@ 0xfd
 8001384:	d125      	bne.n	80013d2 <ByteProtocol_IdleLineCallback+0x11e>

                /* Ensure full packet is already written */
                uint16_t packet_end =
                    (idx + PACKET_SIZE) % RX_BUFFER_SIZE;
 8001386:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001388:	3310      	adds	r3, #16
 800138a:	425a      	negs	r2, r3
 800138c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001390:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001394:	bf58      	it	pl
 8001396:	4253      	negpl	r3, r2
                uint16_t packet_end =
 8001398:	83fb      	strh	r3, [r7, #30]

                bool packet_complete =
                    (dma_write_idx > idx) ?
                    (dma_write_idx >= idx + PACKET_SIZE) :
 800139a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800139c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800139e:	429a      	cmp	r2, r3
 80013a0:	d909      	bls.n	80013b6 <ByteProtocol_IdleLineCallback+0x102>
 80013a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80013a4:	f103 020f 	add.w	r2, r3, #15
 80013a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80013aa:	429a      	cmp	r2, r3
 80013ac:	bfb4      	ite	lt
 80013ae:	2301      	movlt	r3, #1
 80013b0:	2300      	movge	r3, #0
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	e006      	b.n	80013c4 <ByteProtocol_IdleLineCallback+0x110>
 80013b6:	8bfa      	ldrh	r2, [r7, #30]
 80013b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80013ba:	429a      	cmp	r2, r3
 80013bc:	bf94      	ite	ls
 80013be:	2301      	movls	r3, #1
 80013c0:	2300      	movhi	r3, #0
 80013c2:	b2db      	uxtb	r3, r3
                bool packet_complete =
 80013c4:	777b      	strb	r3, [r7, #29]
                    (packet_end <= dma_write_idx);

                if (packet_complete) {
 80013c6:	7f7b      	ldrb	r3, [r7, #29]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d002      	beq.n	80013d2 <ByteProtocol_IdleLineCallback+0x11e>
                    packet_start = idx;
 80013cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80013ce:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                    break;  /* NEWEST packet found */
 80013d0:	e00d      	b.n	80013ee <ByteProtocol_IdleLineCallback+0x13a>
                }
            }
        }

        scan_idx--;
 80013d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013d4:	3b01      	subs	r3, #1
 80013d6:	633b      	str	r3, [r7, #48]	@ 0x30
        if (scan_idx < 0)
 80013d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013da:	2b00      	cmp	r3, #0
 80013dc:	da02      	bge.n	80013e4 <ByteProtocol_IdleLineCallback+0x130>
            scan_idx += RX_BUFFER_SIZE;
 80013de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e0:	3340      	adds	r3, #64	@ 0x40
 80013e2:	633b      	str	r3, [r7, #48]	@ 0x30
    while (scan_count--) {
 80013e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80013e6:	1e5a      	subs	r2, r3, #1
 80013e8:	86fa      	strh	r2, [r7, #54]	@ 0x36
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1b5      	bne.n	800135a <ByteProtocol_IdleLineCallback+0xa6>
    }

    /* ================= APPLY LATEST PACKET ================= */

    if (packet_start != 0xFFFF) {
 80013ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80013f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d032      	beq.n	800145e <ByteProtocol_IdleLineCallback+0x1aa>

        uint8_t packet_data[PACKET_SIZE];

        for (int i = 0; i < PACKET_SIZE; i++) {
 80013f8:	2300      	movs	r3, #0
 80013fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013fc:	e014      	b.n	8001428 <ByteProtocol_IdleLineCallback+0x174>
            packet_data[i] =
                rx_dma_buffer[(packet_start + i) % RX_BUFFER_SIZE];
 80013fe:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001402:	4413      	add	r3, r2
 8001404:	425a      	negs	r2, r3
 8001406:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800140a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800140e:	bf58      	it	pl
 8001410:	4253      	negpl	r3, r2
 8001412:	4a1e      	ldr	r2, [pc, #120]	@ (800148c <ByteProtocol_IdleLineCallback+0x1d8>)
 8001414:	5cd1      	ldrb	r1, [r2, r3]
            packet_data[i] =
 8001416:	f107 020c 	add.w	r2, r7, #12
 800141a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800141c:	4413      	add	r3, r2
 800141e:	460a      	mov	r2, r1
 8001420:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < PACKET_SIZE; i++) {
 8001422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001424:	3301      	adds	r3, #1
 8001426:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800142a:	2b0f      	cmp	r3, #15
 800142c:	dde7      	ble.n	80013fe <ByteProtocol_IdleLineCallback+0x14a>
        }

        process_complete_packet_from_buffer(packet_data);
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff fe9a 	bl	800116c <process_complete_packet_from_buffer>

        last_dma_read_idx =
            (packet_start + PACKET_SIZE) % RX_BUFFER_SIZE;
 8001438:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800143a:	3310      	adds	r3, #16
 800143c:	425a      	negs	r2, r3
 800143e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001442:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001446:	bf58      	it	pl
 8001448:	4253      	negpl	r3, r2
        last_dma_read_idx =
 800144a:	b29a      	uxth	r2, r3
 800144c:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <ByteProtocol_IdleLineCallback+0x1c8>)
 800144e:	801a      	strh	r2, [r3, #0]

        GPIOC->ODR &= ~GPIO_ODR_OD14;
 8001450:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <ByteProtocol_IdleLineCallback+0x1d4>)
 8001452:	695b      	ldr	r3, [r3, #20]
 8001454:	4a0c      	ldr	r2, [pc, #48]	@ (8001488 <ByteProtocol_IdleLineCallback+0x1d4>)
 8001456:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800145a:	6153      	str	r3, [r2, #20]
 800145c:	e009      	b.n	8001472 <ByteProtocol_IdleLineCallback+0x1be>

    } else {
        /* Nothing valid found  drop unread */
        last_dma_read_idx = dma_write_idx;
 800145e:	4a07      	ldr	r2, [pc, #28]	@ (800147c <ByteProtocol_IdleLineCallback+0x1c8>)
 8001460:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001462:	8013      	strh	r3, [r2, #0]
        error_count++;
 8001464:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <ByteProtocol_IdleLineCallback+0x1d0>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	3301      	adds	r3, #1
 800146a:	4a06      	ldr	r2, [pc, #24]	@ (8001484 <ByteProtocol_IdleLineCallback+0x1d0>)
 800146c:	6013      	str	r3, [r2, #0]
 800146e:	e000      	b.n	8001472 <ByteProtocol_IdleLineCallback+0x1be>
        return;
 8001470:	bf00      	nop
    }
}
 8001472:	3738      	adds	r7, #56	@ 0x38
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40011000 	.word	0x40011000
 800147c:	20000298 	.word	0x20000298
 8001480:	200002a4 	.word	0x200002a4
 8001484:	200002a0 	.word	0x200002a0
 8001488:	40020800 	.word	0x40020800
 800148c:	20000258 	.word	0x20000258

08001490 <HAL_UART_ErrorCallback>:
/* ================================================= */
/* ================= UART ERR ====================== */
/* ================================================= */

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a12      	ldr	r2, [pc, #72]	@ (80014e8 <HAL_UART_ErrorCallback+0x58>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d11e      	bne.n	80014e0 <HAL_UART_ErrorCallback+0x50>
        return;

    if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a6:	f003 0308 	and.w	r3, r3, #8
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d019      	beq.n	80014e2 <HAL_UART_ErrorCallback+0x52>

        error_count++;
 80014ae:	4b0f      	ldr	r3, [pc, #60]	@ (80014ec <HAL_UART_ErrorCallback+0x5c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	3301      	adds	r3, #1
 80014b4:	4a0d      	ldr	r2, [pc, #52]	@ (80014ec <HAL_UART_ErrorCallback+0x5c>)
 80014b6:	6013      	str	r3, [r2, #0]

        __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f06f 0208 	mvn.w	r2, #8
 80014c0:	601a      	str	r2, [r3, #0]

        last_dma_read_idx = 0;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <HAL_UART_ErrorCallback+0x60>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	801a      	strh	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_DMA(
 80014c8:	2240      	movs	r2, #64	@ 0x40
 80014ca:	490a      	ldr	r1, [pc, #40]	@ (80014f4 <HAL_UART_ErrorCallback+0x64>)
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f007 f850 	bl	8008572 <HAL_UARTEx_ReceiveToIdle_DMA>
            huart, rx_dma_buffer, RX_BUFFER_SIZE);

        GPIOC->ODR |= GPIO_ODR_OD14;
 80014d2:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <HAL_UART_ErrorCallback+0x68>)
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	4a08      	ldr	r2, [pc, #32]	@ (80014f8 <HAL_UART_ErrorCallback+0x68>)
 80014d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014dc:	6153      	str	r3, [r2, #20]
 80014de:	e000      	b.n	80014e2 <HAL_UART_ErrorCallback+0x52>
        return;
 80014e0:	bf00      	nop
    }
}
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40011000 	.word	0x40011000
 80014ec:	200002a0 	.word	0x200002a0
 80014f0:	20000298 	.word	0x20000298
 80014f4:	20000258 	.word	0x20000258
 80014f8:	40020800 	.word	0x40020800

080014fc <ByteProtocol_TX_Init>:

static uint8_t tx_buffer[7];
volatile bool debug_tx_busy = false;

void ByteProtocol_TX_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
    debug_tx_busy = false;
 8001500:	4b04      	ldr	r3, [pc, #16]	@ (8001514 <ByteProtocol_TX_Init+0x18>)
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
    memset(tx_buffer, 0, sizeof(tx_buffer));
 8001506:	2207      	movs	r2, #7
 8001508:	2100      	movs	r1, #0
 800150a:	4803      	ldr	r0, [pc, #12]	@ (8001518 <ByteProtocol_TX_Init+0x1c>)
 800150c:	f009 f9d6 	bl	800a8bc <memset>
}
 8001510:	bf00      	nop
 8001512:	bd80      	pop	{r7, pc}
 8001514:	200002af 	.word	0x200002af
 8001518:	200002a8 	.word	0x200002a8

0800151c <ByteProtocol_TX_SendBatteryData>:

void ByteProtocol_TX_SendBatteryData(const BatteryData_t* data)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
    if (debug_tx_busy) return;
 8001524:	4b1a      	ldr	r3, [pc, #104]	@ (8001590 <ByteProtocol_TX_SendBatteryData+0x74>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b00      	cmp	r3, #0
 800152c:	d12b      	bne.n	8001586 <ByteProtocol_TX_SendBatteryData+0x6a>

    tx_buffer[0] = TX_HEADER_1;
 800152e:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <ByteProtocol_TX_SendBatteryData+0x78>)
 8001530:	22ff      	movs	r2, #255	@ 0xff
 8001532:	701a      	strb	r2, [r3, #0]
    tx_buffer[1] = TX_HEADER_2;
 8001534:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <ByteProtocol_TX_SendBatteryData+0x78>)
 8001536:	22fd      	movs	r2, #253	@ 0xfd
 8001538:	705a      	strb	r2, [r3, #1]
    tx_buffer[2] =data->vbat1_adc & 0xFF;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	881b      	ldrh	r3, [r3, #0]
 800153e:	b2da      	uxtb	r2, r3
 8001540:	4b14      	ldr	r3, [pc, #80]	@ (8001594 <ByteProtocol_TX_SendBatteryData+0x78>)
 8001542:	709a      	strb	r2, [r3, #2]
    tx_buffer[3] =(data->vbat1_adc >> 8) & 0xFF;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	0a1b      	lsrs	r3, r3, #8
 800154a:	b29b      	uxth	r3, r3
 800154c:	b2da      	uxtb	r2, r3
 800154e:	4b11      	ldr	r3, [pc, #68]	@ (8001594 <ByteProtocol_TX_SendBatteryData+0x78>)
 8001550:	70da      	strb	r2, [r3, #3]
    tx_buffer[4] =data-> vbat2_adc & 0xFF;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	885b      	ldrh	r3, [r3, #2]
 8001556:	b2da      	uxtb	r2, r3
 8001558:	4b0e      	ldr	r3, [pc, #56]	@ (8001594 <ByteProtocol_TX_SendBatteryData+0x78>)
 800155a:	711a      	strb	r2, [r3, #4]
    tx_buffer[5] =(data->vbat2_adc >> 8) & 0xFF;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	885b      	ldrh	r3, [r3, #2]
 8001560:	0a1b      	lsrs	r3, r3, #8
 8001562:	b29b      	uxth	r3, r3
 8001564:	b2da      	uxtb	r2, r3
 8001566:	4b0b      	ldr	r3, [pc, #44]	@ (8001594 <ByteProtocol_TX_SendBatteryData+0x78>)
 8001568:	715a      	strb	r2, [r3, #5]
    tx_buffer[6] =data->killswitch_state ? 0x01 : 0x00;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	791b      	ldrb	r3, [r3, #4]
 800156e:	461a      	mov	r2, r3
 8001570:	4b08      	ldr	r3, [pc, #32]	@ (8001594 <ByteProtocol_TX_SendBatteryData+0x78>)
 8001572:	719a      	strb	r2, [r3, #6]

    debug_tx_busy = true;
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <ByteProtocol_TX_SendBatteryData+0x74>)
 8001576:	2201      	movs	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, tx_buffer, sizeof(tx_buffer));
 800157a:	2207      	movs	r2, #7
 800157c:	4905      	ldr	r1, [pc, #20]	@ (8001594 <ByteProtocol_TX_SendBatteryData+0x78>)
 800157e:	4806      	ldr	r0, [pc, #24]	@ (8001598 <ByteProtocol_TX_SendBatteryData+0x7c>)
 8001580:	f006 ff56 	bl	8008430 <HAL_UART_Transmit_DMA>
 8001584:	e000      	b.n	8001588 <ByteProtocol_TX_SendBatteryData+0x6c>
    if (debug_tx_busy) return;
 8001586:	bf00      	nop
}
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200002af 	.word	0x200002af
 8001594:	200002a8 	.word	0x200002a8
 8001598:	20001d00 	.word	0x20001d00

0800159c <MX_DMA_Init>:
  * Enable DMA controller clock
  */

/* USER CODE BEGIN 2 */
void MX_DMA_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
 80015a6:	4b33      	ldr	r3, [pc, #204]	@ (8001674 <MX_DMA_Init+0xd8>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a32      	ldr	r2, [pc, #200]	@ (8001674 <MX_DMA_Init+0xd8>)
 80015ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b30      	ldr	r3, [pc, #192]	@ (8001674 <MX_DMA_Init+0xd8>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	603b      	str	r3, [r7, #0]
 80015c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001674 <MX_DMA_Init+0xd8>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001674 <MX_DMA_Init+0xd8>)
 80015c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b29      	ldr	r3, [pc, #164]	@ (8001674 <MX_DMA_Init+0xd8>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015d6:	603b      	str	r3, [r7, #0]
 80015d8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2105      	movs	r1, #5
 80015de:	2010      	movs	r0, #16
 80015e0:	f004 fcef 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015e4:	2010      	movs	r0, #16
 80015e6:	f004 fd08 	bl	8005ffa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2105      	movs	r1, #5
 80015ee:	2011      	movs	r0, #17
 80015f0:	f004 fce7 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80015f4:	2011      	movs	r0, #17
 80015f6:	f004 fd00 	bl	8005ffa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2101      	movs	r1, #1
 80015fe:	2039      	movs	r0, #57	@ 0x39
 8001600:	f004 fcdf 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001604:	2039      	movs	r0, #57	@ 0x39
 8001606:	f004 fcf8 	bl	8005ffa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2105      	movs	r1, #5
 800160e:	203a      	movs	r0, #58	@ 0x3a
 8001610:	f004 fcd7 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001614:	203a      	movs	r0, #58	@ 0x3a
 8001616:	f004 fcf0 	bl	8005ffa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2101      	movs	r1, #1
 800161e:	203b      	movs	r0, #59	@ 0x3b
 8001620:	f004 fccf 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001624:	203b      	movs	r0, #59	@ 0x3b
 8001626:	f004 fce8 	bl	8005ffa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 1, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2101      	movs	r1, #1
 800162e:	203c      	movs	r0, #60	@ 0x3c
 8001630:	f004 fcc7 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001634:	203c      	movs	r0, #60	@ 0x3c
 8001636:	f004 fce0 	bl	8005ffa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 1, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2101      	movs	r1, #1
 800163e:	2044      	movs	r0, #68	@ 0x44
 8001640:	f004 fcbf 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001644:	2044      	movs	r0, #68	@ 0x44
 8001646:	f004 fcd8 	bl	8005ffa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2101      	movs	r1, #1
 800164e:	2045      	movs	r0, #69	@ 0x45
 8001650:	f004 fcb7 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001654:	2045      	movs	r0, #69	@ 0x45
 8001656:	f004 fcd0 	bl	8005ffa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2105      	movs	r1, #5
 800165e:	2046      	movs	r0, #70	@ 0x46
 8001660:	f004 fcaf 	bl	8005fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001664:	2046      	movs	r0, #70	@ 0x46
 8001666:	f004 fcc8 	bl	8005ffa <HAL_NVIC_EnableIRQ>

}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40023800 	.word	0x40023800

08001678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	2b00      	cmp	r3, #0
 8001688:	db0b      	blt.n	80016a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800168a:	79fb      	ldrb	r3, [r7, #7]
 800168c:	f003 021f 	and.w	r2, r3, #31
 8001690:	4907      	ldr	r1, [pc, #28]	@ (80016b0 <__NVIC_EnableIRQ+0x38>)
 8001692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001696:	095b      	lsrs	r3, r3, #5
 8001698:	2001      	movs	r0, #1
 800169a:	fa00 f202 	lsl.w	r2, r0, r2
 800169e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016a2:	bf00      	nop
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	e000e100 	.word	0xe000e100

080016b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	6039      	str	r1, [r7, #0]
 80016be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	db0a      	blt.n	80016de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	490c      	ldr	r1, [pc, #48]	@ (8001700 <__NVIC_SetPriority+0x4c>)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	0112      	lsls	r2, r2, #4
 80016d4:	b2d2      	uxtb	r2, r2
 80016d6:	440b      	add	r3, r1
 80016d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016dc:	e00a      	b.n	80016f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	4908      	ldr	r1, [pc, #32]	@ (8001704 <__NVIC_SetPriority+0x50>)
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	f003 030f 	and.w	r3, r3, #15
 80016ea:	3b04      	subs	r3, #4
 80016ec:	0112      	lsls	r2, r2, #4
 80016ee:	b2d2      	uxtb	r2, r2
 80016f0:	440b      	add	r3, r1
 80016f2:	761a      	strb	r2, [r3, #24]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	e000e100 	.word	0xe000e100
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <get_port_mask>:
volatile pid_debug_t pid_debug = {0};


// --- Helper Functions ---
static inline uint32_t get_port_mask(uint8_t port)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	71fb      	strb	r3, [r7, #7]
    uint32_t mask = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 8001716:	2300      	movs	r3, #0
 8001718:	72fb      	strb	r3, [r7, #11]
 800171a:	e011      	b.n	8001740 <get_port_mask+0x38>
        if (motor_gpio_port[m] == port) {
 800171c:	7afb      	ldrb	r3, [r7, #11]
 800171e:	4a0d      	ldr	r2, [pc, #52]	@ (8001754 <get_port_mask+0x4c>)
 8001720:	5cd3      	ldrb	r3, [r2, r3]
 8001722:	79fa      	ldrb	r2, [r7, #7]
 8001724:	429a      	cmp	r2, r3
 8001726:	d108      	bne.n	800173a <get_port_mask+0x32>
            mask |= (1u << motor_gpio_pin_numbers[m]);
 8001728:	7afb      	ldrb	r3, [r7, #11]
 800172a:	4a0b      	ldr	r2, [pc, #44]	@ (8001758 <get_port_mask+0x50>)
 800172c:	5cd3      	ldrb	r3, [r2, r3]
 800172e:	461a      	mov	r2, r3
 8001730:	2301      	movs	r3, #1
 8001732:	4093      	lsls	r3, r2
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	4313      	orrs	r3, r2
 8001738:	60fb      	str	r3, [r7, #12]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 800173a:	7afb      	ldrb	r3, [r7, #11]
 800173c:	3301      	adds	r3, #1
 800173e:	72fb      	strb	r3, [r7, #11]
 8001740:	7afb      	ldrb	r3, [r7, #11]
 8001742:	2b09      	cmp	r3, #9
 8001744:	d9ea      	bls.n	800171c <get_port_mask+0x14>
        }
    }
    return mask;
 8001746:	68fb      	ldr	r3, [r7, #12]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	0800ea4c 	.word	0x0800ea4c
 8001758:	0800ea58 	.word	0x0800ea58

0800175c <get_all_ports_masks>:

static inline void get_all_ports_masks(uint32_t *maskA, uint32_t *maskB, uint32_t *maskC, uint32_t *maskD, uint32_t *maskE)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
 8001768:	603b      	str	r3, [r7, #0]
    *maskA = get_port_mask(0);  // PA5, PA6
 800176a:	2000      	movs	r0, #0
 800176c:	f7ff ffcc 	bl	8001708 <get_port_mask>
 8001770:	4602      	mov	r2, r0
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	601a      	str	r2, [r3, #0]
    *maskB = get_port_mask(1);  // PB0, PB10
 8001776:	2001      	movs	r0, #1
 8001778:	f7ff ffc6 	bl	8001708 <get_port_mask>
 800177c:	4602      	mov	r2, r0
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	601a      	str	r2, [r3, #0]
    *maskC = get_port_mask(2);  // PC6, PC8
 8001782:	2002      	movs	r0, #2
 8001784:	f7ff ffc0 	bl	8001708 <get_port_mask>
 8001788:	4602      	mov	r2, r0
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	601a      	str	r2, [r3, #0]
    *maskD = get_port_mask(3);  // PD12, PD14
 800178e:	2003      	movs	r0, #3
 8001790:	f7ff ffba 	bl	8001708 <get_port_mask>
 8001794:	4602      	mov	r2, r0
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	601a      	str	r2, [r3, #0]
    *maskE = get_port_mask(4);  // PE9, PE13
 800179a:	2004      	movs	r0, #4
 800179c:	f7ff ffb4 	bl	8001708 <get_port_mask>
 80017a0:	4602      	mov	r2, r0
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	601a      	str	r2, [r3, #0]
}
 80017a6:	bf00      	nop
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <preset_bb_Dshot_buffers>:

void preset_bb_Dshot_buffers(void)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b08b      	sub	sp, #44	@ 0x2c
 80017b4:	af02      	add	r7, sp, #8
    memset((void*)dshot_bb_buffer_A, 0, sizeof(dshot_bb_buffer_A));
 80017b6:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017ba:	2100      	movs	r1, #0
 80017bc:	4878      	ldr	r0, [pc, #480]	@ (80019a0 <preset_bb_Dshot_buffers+0x1f0>)
 80017be:	f009 f87d 	bl	800a8bc <memset>
    memset((void*)dshot_bb_buffer_B, 0, sizeof(dshot_bb_buffer_B));
 80017c2:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017c6:	2100      	movs	r1, #0
 80017c8:	4876      	ldr	r0, [pc, #472]	@ (80019a4 <preset_bb_Dshot_buffers+0x1f4>)
 80017ca:	f009 f877 	bl	800a8bc <memset>
    memset((void*)dshot_bb_buffer_C, 0, sizeof(dshot_bb_buffer_C));
 80017ce:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017d2:	2100      	movs	r1, #0
 80017d4:	4874      	ldr	r0, [pc, #464]	@ (80019a8 <preset_bb_Dshot_buffers+0x1f8>)
 80017d6:	f009 f871 	bl	800a8bc <memset>
    memset((void*)dshot_bb_buffer_D, 0, sizeof(dshot_bb_buffer_D));
 80017da:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017de:	2100      	movs	r1, #0
 80017e0:	4872      	ldr	r0, [pc, #456]	@ (80019ac <preset_bb_Dshot_buffers+0x1fc>)
 80017e2:	f009 f86b 	bl	800a8bc <memset>
    memset((void*)dshot_bb_buffer_E, 0, sizeof(dshot_bb_buffer_E));
 80017e6:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017ea:	2100      	movs	r1, #0
 80017ec:	4870      	ldr	r0, [pc, #448]	@ (80019b0 <preset_bb_Dshot_buffers+0x200>)
 80017ee:	f009 f865 	bl	800a8bc <memset>

    uint32_t maskA, maskB, maskC, maskD, maskE;
    get_all_ports_masks(&maskA, &maskB, &maskC, &maskD, &maskE);
 80017f2:	f107 0408 	add.w	r4, r7, #8
 80017f6:	f107 020c 	add.w	r2, r7, #12
 80017fa:	f107 0110 	add.w	r1, r7, #16
 80017fe:	f107 0014 	add.w	r0, r7, #20
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	4623      	mov	r3, r4
 8001808:	f7ff ffa8 	bl	800175c <get_all_ports_masks>

    dshot_bb_buffer_A[0] = maskA;
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	4a64      	ldr	r2, [pc, #400]	@ (80019a0 <preset_bb_Dshot_buffers+0x1f0>)
 8001810:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_B[0] = maskB;
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	4a63      	ldr	r2, [pc, #396]	@ (80019a4 <preset_bb_Dshot_buffers+0x1f4>)
 8001816:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_C[0] = maskC;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	4a63      	ldr	r2, [pc, #396]	@ (80019a8 <preset_bb_Dshot_buffers+0x1f8>)
 800181c:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_D[0] = maskD;
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	4a62      	ldr	r2, [pc, #392]	@ (80019ac <preset_bb_Dshot_buffers+0x1fc>)
 8001822:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_E[0] = maskE;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a62      	ldr	r2, [pc, #392]	@ (80019b0 <preset_bb_Dshot_buffers+0x200>)
 8001828:	6013      	str	r3, [r2, #0]

    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 800182a:	2300      	movs	r3, #0
 800182c:	83fb      	strh	r3, [r7, #30]
 800182e:	e079      	b.n	8001924 <preset_bb_Dshot_buffers+0x174>
        uint16_t idx_base = (bit * DSHOT_BB_FRAME_SECTIONS) + 1;
 8001830:	8bfb      	ldrh	r3, [r7, #30]
 8001832:	00db      	lsls	r3, r3, #3
 8001834:	b29b      	uxth	r3, r3
 8001836:	3301      	adds	r3, #1
 8001838:	83bb      	strh	r3, [r7, #28]
        uint16_t idx_end = idx_base + DSHOT_BB_1_LENGTH;
 800183a:	8bbb      	ldrh	r3, [r7, #28]
 800183c:	3306      	adds	r3, #6
 800183e:	837b      	strh	r3, [r7, #26]

        if (idx_base < DSHOT_BB_BUFFER_LENGTH) {
 8001840:	8bbb      	ldrh	r3, [r7, #28]
 8001842:	2b81      	cmp	r3, #129	@ 0x81
 8001844:	d836      	bhi.n	80018b4 <preset_bb_Dshot_buffers+0x104>
            dshot_bb_buffer_A[idx_base] |= (maskA << 16);
 8001846:	8bbb      	ldrh	r3, [r7, #28]
 8001848:	4a55      	ldr	r2, [pc, #340]	@ (80019a0 <preset_bb_Dshot_buffers+0x1f0>)
 800184a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	041a      	lsls	r2, r3, #16
 8001852:	8bbb      	ldrh	r3, [r7, #28]
 8001854:	430a      	orrs	r2, r1
 8001856:	4952      	ldr	r1, [pc, #328]	@ (80019a0 <preset_bb_Dshot_buffers+0x1f0>)
 8001858:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_B[idx_base] |= (maskB << 16);
 800185c:	8bbb      	ldrh	r3, [r7, #28]
 800185e:	4a51      	ldr	r2, [pc, #324]	@ (80019a4 <preset_bb_Dshot_buffers+0x1f4>)
 8001860:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	041a      	lsls	r2, r3, #16
 8001868:	8bbb      	ldrh	r3, [r7, #28]
 800186a:	430a      	orrs	r2, r1
 800186c:	494d      	ldr	r1, [pc, #308]	@ (80019a4 <preset_bb_Dshot_buffers+0x1f4>)
 800186e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_C[idx_base] |= (maskC << 16);
 8001872:	8bbb      	ldrh	r3, [r7, #28]
 8001874:	4a4c      	ldr	r2, [pc, #304]	@ (80019a8 <preset_bb_Dshot_buffers+0x1f8>)
 8001876:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	041a      	lsls	r2, r3, #16
 800187e:	8bbb      	ldrh	r3, [r7, #28]
 8001880:	430a      	orrs	r2, r1
 8001882:	4949      	ldr	r1, [pc, #292]	@ (80019a8 <preset_bb_Dshot_buffers+0x1f8>)
 8001884:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_D[idx_base] |= (maskD << 16);
 8001888:	8bbb      	ldrh	r3, [r7, #28]
 800188a:	4a48      	ldr	r2, [pc, #288]	@ (80019ac <preset_bb_Dshot_buffers+0x1fc>)
 800188c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	041a      	lsls	r2, r3, #16
 8001894:	8bbb      	ldrh	r3, [r7, #28]
 8001896:	430a      	orrs	r2, r1
 8001898:	4944      	ldr	r1, [pc, #272]	@ (80019ac <preset_bb_Dshot_buffers+0x1fc>)
 800189a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_E[idx_base] |= (maskE << 16);
 800189e:	8bbb      	ldrh	r3, [r7, #28]
 80018a0:	4a43      	ldr	r2, [pc, #268]	@ (80019b0 <preset_bb_Dshot_buffers+0x200>)
 80018a2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	041a      	lsls	r2, r3, #16
 80018aa:	8bbb      	ldrh	r3, [r7, #28]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	4940      	ldr	r1, [pc, #256]	@ (80019b0 <preset_bb_Dshot_buffers+0x200>)
 80018b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }

        if (idx_end < DSHOT_BB_BUFFER_LENGTH) {
 80018b4:	8b7b      	ldrh	r3, [r7, #26]
 80018b6:	2b81      	cmp	r3, #129	@ 0x81
 80018b8:	d831      	bhi.n	800191e <preset_bb_Dshot_buffers+0x16e>
            dshot_bb_buffer_A[idx_end] |= maskA;
 80018ba:	8b7b      	ldrh	r3, [r7, #26]
 80018bc:	4a38      	ldr	r2, [pc, #224]	@ (80019a0 <preset_bb_Dshot_buffers+0x1f0>)
 80018be:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	8b7b      	ldrh	r3, [r7, #26]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	4935      	ldr	r1, [pc, #212]	@ (80019a0 <preset_bb_Dshot_buffers+0x1f0>)
 80018ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_B[idx_end] |= maskB;
 80018ce:	8b7b      	ldrh	r3, [r7, #26]
 80018d0:	4a34      	ldr	r2, [pc, #208]	@ (80019a4 <preset_bb_Dshot_buffers+0x1f4>)
 80018d2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	8b7b      	ldrh	r3, [r7, #26]
 80018da:	430a      	orrs	r2, r1
 80018dc:	4931      	ldr	r1, [pc, #196]	@ (80019a4 <preset_bb_Dshot_buffers+0x1f4>)
 80018de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_C[idx_end] |= maskC;
 80018e2:	8b7b      	ldrh	r3, [r7, #26]
 80018e4:	4a30      	ldr	r2, [pc, #192]	@ (80019a8 <preset_bb_Dshot_buffers+0x1f8>)
 80018e6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	8b7b      	ldrh	r3, [r7, #26]
 80018ee:	430a      	orrs	r2, r1
 80018f0:	492d      	ldr	r1, [pc, #180]	@ (80019a8 <preset_bb_Dshot_buffers+0x1f8>)
 80018f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_D[idx_end] |= maskD;
 80018f6:	8b7b      	ldrh	r3, [r7, #26]
 80018f8:	4a2c      	ldr	r2, [pc, #176]	@ (80019ac <preset_bb_Dshot_buffers+0x1fc>)
 80018fa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80018fe:	68ba      	ldr	r2, [r7, #8]
 8001900:	8b7b      	ldrh	r3, [r7, #26]
 8001902:	430a      	orrs	r2, r1
 8001904:	4929      	ldr	r1, [pc, #164]	@ (80019ac <preset_bb_Dshot_buffers+0x1fc>)
 8001906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_E[idx_end] |= maskE;
 800190a:	8b7b      	ldrh	r3, [r7, #26]
 800190c:	4a28      	ldr	r2, [pc, #160]	@ (80019b0 <preset_bb_Dshot_buffers+0x200>)
 800190e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	8b7b      	ldrh	r3, [r7, #26]
 8001916:	430a      	orrs	r2, r1
 8001918:	4925      	ldr	r1, [pc, #148]	@ (80019b0 <preset_bb_Dshot_buffers+0x200>)
 800191a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 800191e:	8bfb      	ldrh	r3, [r7, #30]
 8001920:	3301      	adds	r3, #1
 8001922:	83fb      	strh	r3, [r7, #30]
 8001924:	8bfb      	ldrh	r3, [r7, #30]
 8001926:	2b0f      	cmp	r3, #15
 8001928:	d982      	bls.n	8001830 <preset_bb_Dshot_buffers+0x80>
        }
    }

    dshot_bb_buffer_A[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(0);
 800192a:	2000      	movs	r0, #0
 800192c:	f7ff feec 	bl	8001708 <get_port_mask>
 8001930:	4602      	mov	r2, r0
 8001932:	4b1b      	ldr	r3, [pc, #108]	@ (80019a0 <preset_bb_Dshot_buffers+0x1f0>)
 8001934:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001938:	4313      	orrs	r3, r2
 800193a:	4a19      	ldr	r2, [pc, #100]	@ (80019a0 <preset_bb_Dshot_buffers+0x1f0>)
 800193c:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_B[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(1);
 8001940:	2001      	movs	r0, #1
 8001942:	f7ff fee1 	bl	8001708 <get_port_mask>
 8001946:	4602      	mov	r2, r0
 8001948:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <preset_bb_Dshot_buffers+0x1f4>)
 800194a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800194e:	4313      	orrs	r3, r2
 8001950:	4a14      	ldr	r2, [pc, #80]	@ (80019a4 <preset_bb_Dshot_buffers+0x1f4>)
 8001952:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_C[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(2);
 8001956:	2002      	movs	r0, #2
 8001958:	f7ff fed6 	bl	8001708 <get_port_mask>
 800195c:	4602      	mov	r2, r0
 800195e:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <preset_bb_Dshot_buffers+0x1f8>)
 8001960:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001964:	4313      	orrs	r3, r2
 8001966:	4a10      	ldr	r2, [pc, #64]	@ (80019a8 <preset_bb_Dshot_buffers+0x1f8>)
 8001968:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_D[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(3);
 800196c:	2003      	movs	r0, #3
 800196e:	f7ff fecb 	bl	8001708 <get_port_mask>
 8001972:	4602      	mov	r2, r0
 8001974:	4b0d      	ldr	r3, [pc, #52]	@ (80019ac <preset_bb_Dshot_buffers+0x1fc>)
 8001976:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800197a:	4313      	orrs	r3, r2
 800197c:	4a0b      	ldr	r2, [pc, #44]	@ (80019ac <preset_bb_Dshot_buffers+0x1fc>)
 800197e:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_E[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(4);
 8001982:	2004      	movs	r0, #4
 8001984:	f7ff fec0 	bl	8001708 <get_port_mask>
 8001988:	4602      	mov	r2, r0
 800198a:	4b09      	ldr	r3, [pc, #36]	@ (80019b0 <preset_bb_Dshot_buffers+0x200>)
 800198c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001990:	4313      	orrs	r3, r2
 8001992:	4a07      	ldr	r2, [pc, #28]	@ (80019b0 <preset_bb_Dshot_buffers+0x200>)
 8001994:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
}
 8001998:	bf00      	nop
 800199a:	3724      	adds	r7, #36	@ 0x24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd90      	pop	{r4, r7, pc}
 80019a0:	200003cc 	.word	0x200003cc
 80019a4:	200007fc 	.word	0x200007fc
 80019a8:	20000c2c 	.word	0x20000c2c
 80019ac:	2000105c 	.word	0x2000105c
 80019b0:	2000148c 	.word	0x2000148c

080019b4 <fill_bb_Dshot_buffers>:

void fill_bb_Dshot_buffers(const uint16_t motor_packets[MOTORS_COUNT])
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
    preset_bb_Dshot_buffers();
 80019bc:	f7ff fef8 	bl	80017b0 <preset_bb_Dshot_buffers>

    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 80019c0:	2300      	movs	r3, #0
 80019c2:	77fb      	strb	r3, [r7, #31]
 80019c4:	e0d7      	b.n	8001b76 <fill_bb_Dshot_buffers+0x1c2>
        uint16_t idx_base = bit * DSHOT_BB_FRAME_SECTIONS;
 80019c6:	7ffb      	ldrb	r3, [r7, #31]
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	83bb      	strh	r3, [r7, #28]
        uint8_t bit_pos = 15 - bit;
 80019ce:	7ffb      	ldrb	r3, [r7, #31]
 80019d0:	f1c3 030f 	rsb	r3, r3, #15
 80019d4:	76fb      	strb	r3, [r7, #27]
        uint16_t idx_one = idx_base + DSHOT_BB_1_LENGTH;
 80019d6:	8bbb      	ldrh	r3, [r7, #28]
 80019d8:	3306      	adds	r3, #6
 80019da:	833b      	strh	r3, [r7, #24]
        uint16_t idx_zero = idx_base + DSHOT_BB_0_LENGTH;
 80019dc:	8bbb      	ldrh	r3, [r7, #28]
 80019de:	3304      	adds	r3, #4
 80019e0:	82fb      	strh	r3, [r7, #22]

        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 80019e2:	2300      	movs	r3, #0
 80019e4:	77bb      	strb	r3, [r7, #30]
 80019e6:	e0bf      	b.n	8001b68 <fill_bb_Dshot_buffers+0x1b4>
            uint8_t port = motor_gpio_port[m];
 80019e8:	7fbb      	ldrb	r3, [r7, #30]
 80019ea:	4a67      	ldr	r2, [pc, #412]	@ (8001b88 <fill_bb_Dshot_buffers+0x1d4>)
 80019ec:	5cd3      	ldrb	r3, [r2, r3]
 80019ee:	757b      	strb	r3, [r7, #21]
            uint32_t pin_mask = (1u << motor_gpio_pin_numbers[m]);
 80019f0:	7fbb      	ldrb	r3, [r7, #30]
 80019f2:	4a66      	ldr	r2, [pc, #408]	@ (8001b8c <fill_bb_Dshot_buffers+0x1d8>)
 80019f4:	5cd3      	ldrb	r3, [r2, r3]
 80019f6:	461a      	mov	r2, r3
 80019f8:	2301      	movs	r3, #1
 80019fa:	4093      	lsls	r3, r2
 80019fc:	613b      	str	r3, [r7, #16]
            bool is_one = (motor_packets[m] >> bit_pos) & 1;
 80019fe:	7fbb      	ldrb	r3, [r7, #30]
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	4413      	add	r3, r2
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	7efb      	ldrb	r3, [r7, #27]
 8001a0c:	fa42 f303 	asr.w	r3, r2, r3
 8001a10:	f003 0301 	and.w	r3, r3, #1
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	bf14      	ite	ne
 8001a18:	2301      	movne	r3, #1
 8001a1a:	2300      	moveq	r3, #0
 8001a1c:	73fb      	strb	r3, [r7, #15]

            if (!is_one) {
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	f083 0301 	eor.w	r3, r3, #1
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f000 809b 	beq.w	8001b62 <fill_bb_Dshot_buffers+0x1ae>
                if (idx_one < DSHOT_BB_BUFFER_LENGTH) {
 8001a2c:	8b3b      	ldrh	r3, [r7, #24]
 8001a2e:	2b81      	cmp	r3, #129	@ 0x81
 8001a30:	d84c      	bhi.n	8001acc <fill_bb_Dshot_buffers+0x118>
                    switch(port) {
 8001a32:	7d7b      	ldrb	r3, [r7, #21]
 8001a34:	2b04      	cmp	r3, #4
 8001a36:	d849      	bhi.n	8001acc <fill_bb_Dshot_buffers+0x118>
 8001a38:	a201      	add	r2, pc, #4	@ (adr r2, 8001a40 <fill_bb_Dshot_buffers+0x8c>)
 8001a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3e:	bf00      	nop
 8001a40:	08001a55 	.word	0x08001a55
 8001a44:	08001a6d 	.word	0x08001a6d
 8001a48:	08001a85 	.word	0x08001a85
 8001a4c:	08001a9d 	.word	0x08001a9d
 8001a50:	08001ab5 	.word	0x08001ab5
                        case 0: dshot_bb_buffer_A[idx_one] &= ~pin_mask; break;
 8001a54:	8b3b      	ldrh	r3, [r7, #24]
 8001a56:	4a4e      	ldr	r2, [pc, #312]	@ (8001b90 <fill_bb_Dshot_buffers+0x1dc>)
 8001a58:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	43da      	mvns	r2, r3
 8001a60:	8b3b      	ldrh	r3, [r7, #24]
 8001a62:	400a      	ands	r2, r1
 8001a64:	494a      	ldr	r1, [pc, #296]	@ (8001b90 <fill_bb_Dshot_buffers+0x1dc>)
 8001a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001a6a:	e02f      	b.n	8001acc <fill_bb_Dshot_buffers+0x118>
                        case 1: dshot_bb_buffer_B[idx_one] &= ~pin_mask; break;
 8001a6c:	8b3b      	ldrh	r3, [r7, #24]
 8001a6e:	4a49      	ldr	r2, [pc, #292]	@ (8001b94 <fill_bb_Dshot_buffers+0x1e0>)
 8001a70:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	43da      	mvns	r2, r3
 8001a78:	8b3b      	ldrh	r3, [r7, #24]
 8001a7a:	400a      	ands	r2, r1
 8001a7c:	4945      	ldr	r1, [pc, #276]	@ (8001b94 <fill_bb_Dshot_buffers+0x1e0>)
 8001a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001a82:	e023      	b.n	8001acc <fill_bb_Dshot_buffers+0x118>
                        case 2: dshot_bb_buffer_C[idx_one] &= ~pin_mask; break;
 8001a84:	8b3b      	ldrh	r3, [r7, #24]
 8001a86:	4a44      	ldr	r2, [pc, #272]	@ (8001b98 <fill_bb_Dshot_buffers+0x1e4>)
 8001a88:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	43da      	mvns	r2, r3
 8001a90:	8b3b      	ldrh	r3, [r7, #24]
 8001a92:	400a      	ands	r2, r1
 8001a94:	4940      	ldr	r1, [pc, #256]	@ (8001b98 <fill_bb_Dshot_buffers+0x1e4>)
 8001a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001a9a:	e017      	b.n	8001acc <fill_bb_Dshot_buffers+0x118>
                        case 3: dshot_bb_buffer_D[idx_one] &= ~pin_mask; break;
 8001a9c:	8b3b      	ldrh	r3, [r7, #24]
 8001a9e:	4a3f      	ldr	r2, [pc, #252]	@ (8001b9c <fill_bb_Dshot_buffers+0x1e8>)
 8001aa0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	43da      	mvns	r2, r3
 8001aa8:	8b3b      	ldrh	r3, [r7, #24]
 8001aaa:	400a      	ands	r2, r1
 8001aac:	493b      	ldr	r1, [pc, #236]	@ (8001b9c <fill_bb_Dshot_buffers+0x1e8>)
 8001aae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001ab2:	e00b      	b.n	8001acc <fill_bb_Dshot_buffers+0x118>
                        case 4: dshot_bb_buffer_E[idx_one] &= ~pin_mask; break;
 8001ab4:	8b3b      	ldrh	r3, [r7, #24]
 8001ab6:	4a3a      	ldr	r2, [pc, #232]	@ (8001ba0 <fill_bb_Dshot_buffers+0x1ec>)
 8001ab8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	43da      	mvns	r2, r3
 8001ac0:	8b3b      	ldrh	r3, [r7, #24]
 8001ac2:	400a      	ands	r2, r1
 8001ac4:	4936      	ldr	r1, [pc, #216]	@ (8001ba0 <fill_bb_Dshot_buffers+0x1ec>)
 8001ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001aca:	bf00      	nop
                    }
                }
                if (idx_zero < DSHOT_BB_BUFFER_LENGTH) {
 8001acc:	8afb      	ldrh	r3, [r7, #22]
 8001ace:	2b81      	cmp	r3, #129	@ 0x81
 8001ad0:	d847      	bhi.n	8001b62 <fill_bb_Dshot_buffers+0x1ae>
                    switch(port) {
 8001ad2:	7d7b      	ldrb	r3, [r7, #21]
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d844      	bhi.n	8001b62 <fill_bb_Dshot_buffers+0x1ae>
 8001ad8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ae0 <fill_bb_Dshot_buffers+0x12c>)
 8001ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ade:	bf00      	nop
 8001ae0:	08001af5 	.word	0x08001af5
 8001ae4:	08001b0b 	.word	0x08001b0b
 8001ae8:	08001b21 	.word	0x08001b21
 8001aec:	08001b37 	.word	0x08001b37
 8001af0:	08001b4d 	.word	0x08001b4d
                        case 0: dshot_bb_buffer_A[idx_zero] |= pin_mask; break;
 8001af4:	8afb      	ldrh	r3, [r7, #22]
 8001af6:	4a26      	ldr	r2, [pc, #152]	@ (8001b90 <fill_bb_Dshot_buffers+0x1dc>)
 8001af8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001afc:	8afb      	ldrh	r3, [r7, #22]
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	4923      	ldr	r1, [pc, #140]	@ (8001b90 <fill_bb_Dshot_buffers+0x1dc>)
 8001b04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001b08:	e02b      	b.n	8001b62 <fill_bb_Dshot_buffers+0x1ae>
                        case 1: dshot_bb_buffer_B[idx_zero] |= pin_mask; break;
 8001b0a:	8afb      	ldrh	r3, [r7, #22]
 8001b0c:	4a21      	ldr	r2, [pc, #132]	@ (8001b94 <fill_bb_Dshot_buffers+0x1e0>)
 8001b0e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001b12:	8afb      	ldrh	r3, [r7, #22]
 8001b14:	693a      	ldr	r2, [r7, #16]
 8001b16:	430a      	orrs	r2, r1
 8001b18:	491e      	ldr	r1, [pc, #120]	@ (8001b94 <fill_bb_Dshot_buffers+0x1e0>)
 8001b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001b1e:	e020      	b.n	8001b62 <fill_bb_Dshot_buffers+0x1ae>
                        case 2: dshot_bb_buffer_C[idx_zero] |= pin_mask; break;
 8001b20:	8afb      	ldrh	r3, [r7, #22]
 8001b22:	4a1d      	ldr	r2, [pc, #116]	@ (8001b98 <fill_bb_Dshot_buffers+0x1e4>)
 8001b24:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001b28:	8afb      	ldrh	r3, [r7, #22]
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	491a      	ldr	r1, [pc, #104]	@ (8001b98 <fill_bb_Dshot_buffers+0x1e4>)
 8001b30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001b34:	e015      	b.n	8001b62 <fill_bb_Dshot_buffers+0x1ae>
                        case 3: dshot_bb_buffer_D[idx_zero] |= pin_mask; break;
 8001b36:	8afb      	ldrh	r3, [r7, #22]
 8001b38:	4a18      	ldr	r2, [pc, #96]	@ (8001b9c <fill_bb_Dshot_buffers+0x1e8>)
 8001b3a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001b3e:	8afb      	ldrh	r3, [r7, #22]
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	430a      	orrs	r2, r1
 8001b44:	4915      	ldr	r1, [pc, #84]	@ (8001b9c <fill_bb_Dshot_buffers+0x1e8>)
 8001b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001b4a:	e00a      	b.n	8001b62 <fill_bb_Dshot_buffers+0x1ae>
                        case 4: dshot_bb_buffer_E[idx_zero] |= pin_mask; break;
 8001b4c:	8afb      	ldrh	r3, [r7, #22]
 8001b4e:	4a14      	ldr	r2, [pc, #80]	@ (8001ba0 <fill_bb_Dshot_buffers+0x1ec>)
 8001b50:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001b54:	8afb      	ldrh	r3, [r7, #22]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	4911      	ldr	r1, [pc, #68]	@ (8001ba0 <fill_bb_Dshot_buffers+0x1ec>)
 8001b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001b60:	bf00      	nop
        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 8001b62:	7fbb      	ldrb	r3, [r7, #30]
 8001b64:	3301      	adds	r3, #1
 8001b66:	77bb      	strb	r3, [r7, #30]
 8001b68:	7fbb      	ldrb	r3, [r7, #30]
 8001b6a:	2b09      	cmp	r3, #9
 8001b6c:	f67f af3c 	bls.w	80019e8 <fill_bb_Dshot_buffers+0x34>
    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 8001b70:	7ffb      	ldrb	r3, [r7, #31]
 8001b72:	3301      	adds	r3, #1
 8001b74:	77fb      	strb	r3, [r7, #31]
 8001b76:	7ffb      	ldrb	r3, [r7, #31]
 8001b78:	2b0f      	cmp	r3, #15
 8001b7a:	f67f af24 	bls.w	80019c6 <fill_bb_Dshot_buffers+0x12>
                    }
                }
            }
        }
    }
}
 8001b7e:	bf00      	nop
 8001b80:	bf00      	nop
 8001b82:	3720      	adds	r7, #32
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	0800ea4c 	.word	0x0800ea4c
 8001b8c:	0800ea58 	.word	0x0800ea58
 8001b90:	200003cc 	.word	0x200003cc
 8001b94:	200007fc 	.word	0x200007fc
 8001b98:	20000c2c 	.word	0x20000c2c
 8001b9c:	2000105c 	.word	0x2000105c
 8001ba0:	2000148c 	.word	0x2000148c

08001ba4 <prepare_Dshot_package>:

uint16_t prepare_Dshot_package(uint16_t value, bool telemetry)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	460a      	mov	r2, r1
 8001bae:	80fb      	strh	r3, [r7, #6]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	717b      	strb	r3, [r7, #5]
    value = (value << 1) | (telemetry ? 1 : 0);
 8001bb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	b21a      	sxth	r2, r3
 8001bbc:	797b      	ldrb	r3, [r7, #5]
 8001bbe:	b21b      	sxth	r3, r3
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	b21b      	sxth	r3, r3
 8001bc4:	80fb      	strh	r3, [r7, #6]
    uint16_t crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	091b      	lsrs	r3, r3, #4
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	88fb      	ldrh	r3, [r7, #6]
 8001bce:	4053      	eors	r3, r2
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	88fb      	ldrh	r3, [r7, #6]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	4053      	eors	r3, r2
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	f003 030f 	and.w	r3, r3, #15
 8001be4:	81fb      	strh	r3, [r7, #14]
    return (value << 4) | crc;
 8001be6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bea:	011b      	lsls	r3, r3, #4
 8001bec:	b21a      	sxth	r2, r3
 8001bee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	b21b      	sxth	r3, r3
 8001bf6:	b29b      	uxth	r3, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <set_idle_on_ports>:

void set_idle_on_ports(void)
{
 8001c04:	b590      	push	{r4, r7, lr}
 8001c06:	b089      	sub	sp, #36	@ 0x24
 8001c08:	af02      	add	r7, sp, #8
    uint32_t maskA, maskB, maskC, maskD, maskE;
    get_all_ports_masks(&maskA, &maskB, &maskC, &maskD, &maskE);
 8001c0a:	f107 0408 	add.w	r4, r7, #8
 8001c0e:	f107 020c 	add.w	r2, r7, #12
 8001c12:	f107 0110 	add.w	r1, r7, #16
 8001c16:	f107 0014 	add.w	r0, r7, #20
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	4623      	mov	r3, r4
 8001c20:	f7ff fd9c 	bl	800175c <get_all_ports_masks>

    if (maskA) GPIOA->BSRR = maskA;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d002      	beq.n	8001c30 <set_idle_on_ports+0x2c>
 8001c2a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c68 <set_idle_on_ports+0x64>)
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	6193      	str	r3, [r2, #24]
    if (maskB) GPIOB->BSRR = maskB;
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d002      	beq.n	8001c3c <set_idle_on_ports+0x38>
 8001c36:	4a0d      	ldr	r2, [pc, #52]	@ (8001c6c <set_idle_on_ports+0x68>)
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	6193      	str	r3, [r2, #24]
    if (maskC) GPIOC->BSRR = maskC;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d002      	beq.n	8001c48 <set_idle_on_ports+0x44>
 8001c42:	4a0b      	ldr	r2, [pc, #44]	@ (8001c70 <set_idle_on_ports+0x6c>)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6193      	str	r3, [r2, #24]
    if (maskD) GPIOD->BSRR = maskD;
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d002      	beq.n	8001c54 <set_idle_on_ports+0x50>
 8001c4e:	4a09      	ldr	r2, [pc, #36]	@ (8001c74 <set_idle_on_ports+0x70>)
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	6193      	str	r3, [r2, #24]
    if (maskE) GPIOE->BSRR = maskE;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d002      	beq.n	8001c60 <set_idle_on_ports+0x5c>
 8001c5a:	4a07      	ldr	r2, [pc, #28]	@ (8001c78 <set_idle_on_ports+0x74>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6193      	str	r3, [r2, #24]
}
 8001c60:	bf00      	nop
 8001c62:	371c      	adds	r7, #28
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd90      	pop	{r4, r7, pc}
 8001c68:	40020000 	.word	0x40020000
 8001c6c:	40020400 	.word	0x40020400
 8001c70:	40020800 	.word	0x40020800
 8001c74:	40020c00 	.word	0x40020c00
 8001c78:	40021000 	.word	0x40021000

08001c7c <update_motors_Tx_Only>:

// --- Updated update_motors_Tx_Only (Coordinates all pairs A-E) ---
void update_motors_Tx_Only(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
    set_idle_on_ports();
 8001c80:	f7ff ffc0 	bl	8001c04 <set_idle_on_ports>
    fill_bb_Dshot_buffers(motor_values);
 8001c84:	483a      	ldr	r0, [pc, #232]	@ (8001d70 <update_motors_Tx_Only+0xf4>)
 8001c86:	f7ff fe95 	bl	80019b4 <fill_bb_Dshot_buffers>

    // Reset reception flags
    bdshot_reception_A = true;
 8001c8a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d74 <update_motors_Tx_Only+0xf8>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	701a      	strb	r2, [r3, #0]
    bdshot_reception_B = true;
 8001c90:	4b39      	ldr	r3, [pc, #228]	@ (8001d78 <update_motors_Tx_Only+0xfc>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	701a      	strb	r2, [r3, #0]
    bdshot_reception_C = true;
 8001c96:	4b39      	ldr	r3, [pc, #228]	@ (8001d7c <update_motors_Tx_Only+0x100>)
 8001c98:	2201      	movs	r2, #1
 8001c9a:	701a      	strb	r2, [r3, #0]
    bdshot_reception_D = true;
 8001c9c:	4b38      	ldr	r3, [pc, #224]	@ (8001d80 <update_motors_Tx_Only+0x104>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
    bdshot_reception_E = true;
 8001ca2:	4b38      	ldr	r3, [pc, #224]	@ (8001d84 <update_motors_Tx_Only+0x108>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	701a      	strb	r2, [r3, #0]

    // Configure all pairs
    dshot_A_tx_configuration();
 8001ca8:	f000 ff2c 	bl	8002b04 <dshot_A_tx_configuration>
    dshot_B_tx_configuration();
 8001cac:	f001 f856 	bl	8002d5c <dshot_B_tx_configuration>
    dshot_C_tx_configuration();
 8001cb0:	f001 f982 	bl	8002fb8 <dshot_C_tx_configuration>
    dshot_D_tx_configuration();
 8001cb4:	f001 faa4 	bl	8003200 <dshot_D_tx_configuration>
    dshot_E_tx_configuration();
 8001cb8:	f001 fbc2 	bl	8003440 <dshot_E_tx_configuration>

    // --- Start Sequence for TIM1 pairs (A, B, C, D) ---
    TIM1->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 8001cbc:	4b32      	ldr	r3, [pc, #200]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001cbe:	2222      	movs	r2, #34	@ 0x22
 8001cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CCR1 = 1; // Trigger CC1 DMA
 8001cc2:	4b31      	ldr	r3, [pc, #196]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR3 = 1; // Trigger CC3 DMA
 8001cc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001cca:	2201      	movs	r2, #1
 8001ccc:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 1; // Trigger CC4/COM DMA
 8001cce:	4b2e      	ldr	r3, [pc, #184]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM1->EGR |= TIM_EGR_UG | TIM_EGR_COMG;
 8001cd4:	4b2c      	ldr	r3, [pc, #176]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	4a2b      	ldr	r2, [pc, #172]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001cda:	f043 0321 	orr.w	r3, r3, #33	@ 0x21
 8001cde:	6153      	str	r3, [r2, #20]
    //TIM1->CNT = 0;             // Ensure counter is explicitly at 0
    // Enable all required DMA triggers for TIM1
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;// 4
 8001ce0:	4b29      	ldr	r3, [pc, #164]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	4a28      	ldr	r2, [pc, #160]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001ce6:	f443 53d8 	orr.w	r3, r3, #6912	@ 0x1b00
 8001cea:	60d3      	str	r3, [r2, #12]

    // --- Start Sequence for TIM8 pair (E) ---
    TIM8->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 8001cec:	4b27      	ldr	r3, [pc, #156]	@ (8001d8c <update_motors_Tx_Only+0x110>)
 8001cee:	2222      	movs	r2, #34	@ 0x22
 8001cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM8->EGR |= TIM_EGR_UG;
 8001cf2:	4b26      	ldr	r3, [pc, #152]	@ (8001d8c <update_motors_Tx_Only+0x110>)
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	4a25      	ldr	r2, [pc, #148]	@ (8001d8c <update_motors_Tx_Only+0x110>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6153      	str	r3, [r2, #20]
    TIM8->DIER |= TIM_DIER_UDE; // 4
 8001cfe:	4b23      	ldr	r3, [pc, #140]	@ (8001d8c <update_motors_Tx_Only+0x110>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	4a22      	ldr	r2, [pc, #136]	@ (8001d8c <update_motors_Tx_Only+0x110>)
 8001d04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d08:	60d3      	str	r3, [r2, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d0a:	f3bf 8f4f 	dsb	sy
}
 8001d0e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d10:	f3bf 8f6f 	isb	sy
}
 8001d14:	bf00      	nop

    __DSB(); __ISB();

    // Enable Timers SECOND
       TIM1->CR1 |= TIM_CR1_CEN;
 8001d16:	4b1c      	ldr	r3, [pc, #112]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a1b      	ldr	r2, [pc, #108]	@ (8001d88 <update_motors_Tx_Only+0x10c>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6013      	str	r3, [r2, #0]
       TIM8->CR1 |= TIM_CR1_CEN;
 8001d22:	4b1a      	ldr	r3, [pc, #104]	@ (8001d8c <update_motors_Tx_Only+0x110>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a19      	ldr	r2, [pc, #100]	@ (8001d8c <update_motors_Tx_Only+0x110>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6013      	str	r3, [r2, #0]

    // Enable DMA Streams FIRST
    DMA2_Stream5->CR |= DMA_SxCR_EN; // Port A (TIM1_UP)
 8001d2e:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <update_motors_Tx_Only+0x114>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a17      	ldr	r2, [pc, #92]	@ (8001d90 <update_motors_Tx_Only+0x114>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6013      	str	r3, [r2, #0]
    DMA2_Stream4->CR |= DMA_SxCR_EN; // Port B (TIM1_CH4/COM)
 8001d3a:	4b16      	ldr	r3, [pc, #88]	@ (8001d94 <update_motors_Tx_Only+0x118>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a15      	ldr	r2, [pc, #84]	@ (8001d94 <update_motors_Tx_Only+0x118>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6013      	str	r3, [r2, #0]
    DMA2_Stream3->CR |= DMA_SxCR_EN; // Port C (TIM1_CH1)
 8001d46:	4b14      	ldr	r3, [pc, #80]	@ (8001d98 <update_motors_Tx_Only+0x11c>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a13      	ldr	r2, [pc, #76]	@ (8001d98 <update_motors_Tx_Only+0x11c>)
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	6013      	str	r3, [r2, #0]
    DMA2_Stream6->CR |= DMA_SxCR_EN; // Port D (TIM1_CH3)
 8001d52:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <update_motors_Tx_Only+0x120>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a11      	ldr	r2, [pc, #68]	@ (8001d9c <update_motors_Tx_Only+0x120>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR |= DMA_SxCR_EN; // Port E (TIM8_UP)
 8001d5e:	4b10      	ldr	r3, [pc, #64]	@ (8001da0 <update_motors_Tx_Only+0x124>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a0f      	ldr	r2, [pc, #60]	@ (8001da0 <update_motors_Tx_Only+0x124>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6013      	str	r3, [r2, #0]


}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000378 	.word	0x20000378
 8001d74:	2000000c 	.word	0x2000000c
 8001d78:	2000000d 	.word	0x2000000d
 8001d7c:	2000000e 	.word	0x2000000e
 8001d80:	2000000f 	.word	0x2000000f
 8001d84:	20000010 	.word	0x20000010
 8001d88:	40010000 	.word	0x40010000
 8001d8c:	40010400 	.word	0x40010400
 8001d90:	40026488 	.word	0x40026488
 8001d94:	40026470 	.word	0x40026470
 8001d98:	40026458 	.word	0x40026458
 8001d9c:	400264a0 	.word	0x400264a0
 8001da0:	40026428 	.word	0x40026428

08001da4 <setup_Dshot_Tx_Only>:

// --- Updated setup_Dshot_Tx_Only (Configuration for all pairs) ---
void setup_Dshot_Tx_Only(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	4b9a      	ldr	r3, [pc, #616]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	4a99      	ldr	r2, [pc, #612]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001db4:	f043 0301 	orr.w	r3, r3, #1
 8001db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dba:	4b97      	ldr	r3, [pc, #604]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b93      	ldr	r3, [pc, #588]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	4a92      	ldr	r2, [pc, #584]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd6:	4b90      	ldr	r3, [pc, #576]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b8c      	ldr	r3, [pc, #560]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	4a8b      	ldr	r2, [pc, #556]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001dec:	f043 0304 	orr.w	r3, r3, #4
 8001df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df2:	4b89      	ldr	r3, [pc, #548]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	f003 0304 	and.w	r3, r3, #4
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	4b85      	ldr	r3, [pc, #532]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	4a84      	ldr	r2, [pc, #528]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e08:	f043 0308 	orr.w	r3, r3, #8
 8001e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0e:	4b82      	ldr	r3, [pc, #520]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	f003 0308 	and.w	r3, r3, #8
 8001e16:	60bb      	str	r3, [r7, #8]
 8001e18:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	4b7e      	ldr	r3, [pc, #504]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	4a7d      	ldr	r2, [pc, #500]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e24:	f043 0310 	orr.w	r3, r3, #16
 8001e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2a:	4b7b      	ldr	r3, [pc, #492]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	f003 0310 	and.w	r3, r3, #16
 8001e32:	607b      	str	r3, [r7, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]

    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN | RCC_APB2ENR_TIM8EN;
 8001e36:	4b78      	ldr	r3, [pc, #480]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	4a77      	ldr	r2, [pc, #476]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e3c:	f043 0303 	orr.w	r3, r3, #3
 8001e40:	6453      	str	r3, [r2, #68]	@ 0x44
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001e42:	4b75      	ldr	r3, [pc, #468]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	4a74      	ldr	r2, [pc, #464]	@ (8002018 <setup_Dshot_Tx_Only+0x274>)
 8001e48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e4c:	6313      	str	r3, [r2, #48]	@ 0x30

    // --- TIM1 SETUP (For pairs A, B, C, D) ---
    TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001e4e:	4b73      	ldr	r3, [pc, #460]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e50:	2284      	movs	r2, #132	@ 0x84
 8001e52:	601a      	str	r2, [r3, #0]
    TIM1->PSC = 0;
 8001e54:	4b71      	ldr	r3, [pc, #452]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 8001e5a:	4b70      	ldr	r3, [pc, #448]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e5c:	2222      	movs	r2, #34	@ 0x22
 8001e5e:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CCR1 = (DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS);///2;
 8001e60:	4b6e      	ldr	r3, [pc, #440]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e62:	2223      	movs	r2, #35	@ 0x23
 8001e64:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR3 = 1; // For Port D
 8001e66:	4b6d      	ldr	r3, [pc, #436]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e68:	2201      	movs	r2, #1
 8001e6a:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 1; // For Port B
 8001e6c:	4b6b      	ldr	r3, [pc, #428]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM1->CR2 = TIM_CR2_MMS_1; // Update Event is TRGO
 8001e72:	4b6a      	ldr	r3, [pc, #424]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e74:	2220      	movs	r2, #32
 8001e76:	605a      	str	r2, [r3, #4]
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;
 8001e78:	4b68      	ldr	r3, [pc, #416]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	4a67      	ldr	r2, [pc, #412]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e7e:	f443 53d8 	orr.w	r3, r3, #6912	@ 0x1b00
 8001e82:	60d3      	str	r3, [r2, #12]

    // Configure Commutation Event for Port B
    TIM1->CCMR2 &= ~TIM_CCMR2_OC4M;
 8001e84:	4b65      	ldr	r3, [pc, #404]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	4a64      	ldr	r2, [pc, #400]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001e8e:	61d3      	str	r3, [r2, #28]
    TIM1->CCMR2 |= (6 << TIM_CCMR2_OC4M_Pos);
 8001e90:	4b62      	ldr	r3, [pc, #392]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	4a61      	ldr	r2, [pc, #388]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e96:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001e9a:	61d3      	str	r3, [r2, #28]
    TIM1->CCER |= TIM_CCER_CC4E;
 8001e9c:	4b5f      	ldr	r3, [pc, #380]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	4a5e      	ldr	r2, [pc, #376]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001ea2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ea6:	6213      	str	r3, [r2, #32]
    TIM1->BDTR |= TIM_BDTR_MOE;
 8001ea8:	4b5c      	ldr	r3, [pc, #368]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eac:	4a5b      	ldr	r2, [pc, #364]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001eb2:	6453      	str	r3, [r2, #68]	@ 0x44

    TIM1->EGR |= TIM_EGR_UG;
 8001eb4:	4b59      	ldr	r3, [pc, #356]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	4a58      	ldr	r2, [pc, #352]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	6153      	str	r3, [r2, #20]
    TIM1->SR &= ~TIM_SR_UIF;
 8001ec0:	4b56      	ldr	r3, [pc, #344]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	4a55      	ldr	r2, [pc, #340]	@ (800201c <setup_Dshot_Tx_Only+0x278>)
 8001ec6:	f023 0301 	bic.w	r3, r3, #1
 8001eca:	6113      	str	r3, [r2, #16]

    // --- TIM8 SETUP (For pair E) ---
    TIM8->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001ecc:	4b54      	ldr	r3, [pc, #336]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001ece:	2284      	movs	r2, #132	@ 0x84
 8001ed0:	601a      	str	r2, [r3, #0]
    TIM8->PSC = 0;
 8001ed2:	4b53      	ldr	r3, [pc, #332]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM8->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 8001ed8:	4b51      	ldr	r3, [pc, #324]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001eda:	2222      	movs	r2, #34	@ 0x22
 8001edc:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM8->BDTR |= TIM_BDTR_MOE;
 8001ede:	4b50      	ldr	r3, [pc, #320]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee2:	4a4f      	ldr	r2, [pc, #316]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001ee4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ee8:	6453      	str	r3, [r2, #68]	@ 0x44
    TIM8->EGR |= TIM_EGR_UG;
 8001eea:	4b4d      	ldr	r3, [pc, #308]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	4a4c      	ldr	r2, [pc, #304]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001ef0:	f043 0301 	orr.w	r3, r3, #1
 8001ef4:	6153      	str	r3, [r2, #20]
    TIM8->SR &= ~TIM_SR_UIF;
 8001ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	4a49      	ldr	r2, [pc, #292]	@ (8002020 <setup_Dshot_Tx_Only+0x27c>)
 8001efc:	f023 0301 	bic.w	r3, r3, #1
 8001f00:	6113      	str	r3, [r2, #16]

    // --- DMA Configurations ---

    // DMA2 Stream 5, Channel 6 (TIM1_UP) - PORT A
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8001f02:	4b48      	ldr	r3, [pc, #288]	@ (8002024 <setup_Dshot_Tx_Only+0x280>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a47      	ldr	r2, [pc, #284]	@ (8002024 <setup_Dshot_Tx_Only+0x280>)
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN);
 8001f0e:	bf00      	nop
 8001f10:	4b44      	ldr	r3, [pc, #272]	@ (8002024 <setup_Dshot_Tx_Only+0x280>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1f9      	bne.n	8001f10 <setup_Dshot_Tx_Only+0x16c>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 8001f1c:	4b42      	ldr	r3, [pc, #264]	@ (8002028 <setup_Dshot_Tx_Only+0x284>)
 8001f1e:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001f22:	60da      	str	r2, [r3, #12]
    DMA2_Stream5->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001f24:	4b3f      	ldr	r3, [pc, #252]	@ (8002024 <setup_Dshot_Tx_Only+0x280>)
 8001f26:	4a41      	ldr	r2, [pc, #260]	@ (800202c <setup_Dshot_Tx_Only+0x288>)
 8001f28:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001f2a:	2044      	movs	r0, #68	@ 0x44
 8001f2c:	f7ff fba4 	bl	8001678 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream5_IRQn, 3);
 8001f30:	2103      	movs	r1, #3
 8001f32:	2044      	movs	r0, #68	@ 0x44
 8001f34:	f7ff fbbe 	bl	80016b4 <__NVIC_SetPriority>

    // DMA2 Stream 4, Channel 6 (TIM1_CH4/COM) - PORT B
    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8001f38:	4b3d      	ldr	r3, [pc, #244]	@ (8002030 <setup_Dshot_Tx_Only+0x28c>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a3c      	ldr	r2, [pc, #240]	@ (8002030 <setup_Dshot_Tx_Only+0x28c>)
 8001f3e:	f023 0301 	bic.w	r3, r3, #1
 8001f42:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN);
 8001f44:	bf00      	nop
 8001f46:	4b3a      	ldr	r3, [pc, #232]	@ (8002030 <setup_Dshot_Tx_Only+0x28c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1f9      	bne.n	8001f46 <setup_Dshot_Tx_Only+0x1a2>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 8001f52:	4b35      	ldr	r3, [pc, #212]	@ (8002028 <setup_Dshot_Tx_Only+0x284>)
 8001f54:	223d      	movs	r2, #61	@ 0x3d
 8001f56:	60da      	str	r2, [r3, #12]
    DMA2_Stream4->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001f58:	4b35      	ldr	r3, [pc, #212]	@ (8002030 <setup_Dshot_Tx_Only+0x28c>)
 8001f5a:	4a34      	ldr	r2, [pc, #208]	@ (800202c <setup_Dshot_Tx_Only+0x288>)
 8001f5c:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001f5e:	203c      	movs	r0, #60	@ 0x3c
 8001f60:	f7ff fb8a 	bl	8001678 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream4_IRQn, 3);
 8001f64:	2103      	movs	r1, #3
 8001f66:	203c      	movs	r0, #60	@ 0x3c
 8001f68:	f7ff fba4 	bl	80016b4 <__NVIC_SetPriority>

    // DMA2 Stream 3, Channel 6 (TIM1_CH1) - PORT C
    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8001f6c:	4b31      	ldr	r3, [pc, #196]	@ (8002034 <setup_Dshot_Tx_Only+0x290>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a30      	ldr	r2, [pc, #192]	@ (8002034 <setup_Dshot_Tx_Only+0x290>)
 8001f72:	f023 0301 	bic.w	r3, r3, #1
 8001f76:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN);
 8001f78:	bf00      	nop
 8001f7a:	4b2e      	ldr	r3, [pc, #184]	@ (8002034 <setup_Dshot_Tx_Only+0x290>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f9      	bne.n	8001f7a <setup_Dshot_Tx_Only+0x1d6>
    //DMA2->LIFCR = 0xFFFFFFFF;
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 8001f86:	4b28      	ldr	r3, [pc, #160]	@ (8002028 <setup_Dshot_Tx_Only+0x284>)
 8001f88:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8001f8c:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001f8e:	4b29      	ldr	r3, [pc, #164]	@ (8002034 <setup_Dshot_Tx_Only+0x290>)
 8001f90:	4a26      	ldr	r2, [pc, #152]	@ (800202c <setup_Dshot_Tx_Only+0x288>)
 8001f92:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001f94:	203b      	movs	r0, #59	@ 0x3b
 8001f96:	f7ff fb6f 	bl	8001678 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream3_IRQn, 3);
 8001f9a:	2103      	movs	r1, #3
 8001f9c:	203b      	movs	r0, #59	@ 0x3b
 8001f9e:	f7ff fb89 	bl	80016b4 <__NVIC_SetPriority>

    // DMA2 Stream 6, Channel 6 (TIM1_CH3) - PORT D
    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8001fa2:	4b25      	ldr	r3, [pc, #148]	@ (8002038 <setup_Dshot_Tx_Only+0x294>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a24      	ldr	r2, [pc, #144]	@ (8002038 <setup_Dshot_Tx_Only+0x294>)
 8001fa8:	f023 0301 	bic.w	r3, r3, #1
 8001fac:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN);
 8001fae:	bf00      	nop
 8001fb0:	4b21      	ldr	r3, [pc, #132]	@ (8002038 <setup_Dshot_Tx_Only+0x294>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1f9      	bne.n	8001fb0 <setup_Dshot_Tx_Only+0x20c>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8001fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002028 <setup_Dshot_Tx_Only+0x284>)
 8001fbe:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8001fc2:	60da      	str	r2, [r3, #12]
    DMA2_Stream6->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002038 <setup_Dshot_Tx_Only+0x294>)
 8001fc6:	4a19      	ldr	r2, [pc, #100]	@ (800202c <setup_Dshot_Tx_Only+0x288>)
 8001fc8:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001fca:	2045      	movs	r0, #69	@ 0x45
 8001fcc:	f7ff fb54 	bl	8001678 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream6_IRQn, 3);
 8001fd0:	2103      	movs	r1, #3
 8001fd2:	2045      	movs	r0, #69	@ 0x45
 8001fd4:	f7ff fb6e 	bl	80016b4 <__NVIC_SetPriority>

    // DMA2 Stream 1, Channel 7 (TIM8_UP) - PORT E
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8001fd8:	4b18      	ldr	r3, [pc, #96]	@ (800203c <setup_Dshot_Tx_Only+0x298>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a17      	ldr	r2, [pc, #92]	@ (800203c <setup_Dshot_Tx_Only+0x298>)
 8001fde:	f023 0301 	bic.w	r3, r3, #1
 8001fe2:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN);
 8001fe4:	bf00      	nop
 8001fe6:	4b15      	ldr	r3, [pc, #84]	@ (800203c <setup_Dshot_Tx_Only+0x298>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1f9      	bne.n	8001fe6 <setup_Dshot_Tx_Only+0x242>
    //DMA2->LIFCR = 0xFFFFFFFF;
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 8001ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <setup_Dshot_Tx_Only+0x284>)
 8001ff4:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001ff8:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->CR = (7 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001ffa:	4b10      	ldr	r3, [pc, #64]	@ (800203c <setup_Dshot_Tx_Only+0x298>)
 8001ffc:	4a10      	ldr	r2, [pc, #64]	@ (8002040 <setup_Dshot_Tx_Only+0x29c>)
 8001ffe:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002000:	2039      	movs	r0, #57	@ 0x39
 8002002:	f7ff fb39 	bl	8001678 <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream1_IRQn, 3);
 8002006:	2103      	movs	r1, #3
 8002008:	2039      	movs	r0, #57	@ 0x39
 800200a:	f7ff fb53 	bl	80016b4 <__NVIC_SetPriority>
}
 800200e:	bf00      	nop
 8002010:	3718      	adds	r7, #24
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40023800 	.word	0x40023800
 800201c:	40010000 	.word	0x40010000
 8002020:	40010400 	.word	0x40010400
 8002024:	40026488 	.word	0x40026488
 8002028:	40026400 	.word	0x40026400
 800202c:	0c035450 	.word	0x0c035450
 8002030:	40026470 	.word	0x40026470
 8002034:	40026458 	.word	0x40026458
 8002038:	400264a0 	.word	0x400264a0
 800203c:	40026428 	.word	0x40026428
 8002040:	0e035450 	.word	0x0e035450

08002044 <get_BDshot_response>:
static const uint32_t GCR_table[32] = {
    iv, iv, iv, iv, iv, iv, iv, iv, iv, 9, 10, 11, iv, 13, 14, 15,
    iv, iv, 2, 3, iv, 5, 6, 7, iv, 0, 8, 1, iv, 4, 12, iv };

uint32_t get_BDshot_response(uint32_t raw_buffer[], const uint8_t motor_shift)
{
 8002044:	b480      	push	{r7}
 8002046:	b089      	sub	sp, #36	@ 0x24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	460b      	mov	r3, r1
 800204e:	70fb      	strb	r3, [r7, #3]
    uint32_t* buffer_end = raw_buffer + 31 * BDSHOT_RESPONSE_BITRATE / 1000 * BDSHOT_RESPONSE_OVERSAMPLING;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8002056:	613b      	str	r3, [r7, #16]
    while (raw_buffer < buffer_end)
 8002058:	e12e      	b.n	80022b8 <get_BDshot_response+0x274>
    {
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	1d1a      	adds	r2, r3, #4
 800205e:	607a      	str	r2, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	78fa      	ldrb	r2, [r7, #3]
 8002064:	2101      	movs	r1, #1
 8002066:	fa01 f202 	lsl.w	r2, r1, r2
 800206a:	4013      	ands	r3, r2
 800206c:	2b00      	cmp	r3, #0
 800206e:	bf0c      	ite	eq
 8002070:	2301      	moveq	r3, #1
 8002072:	2300      	movne	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d130      	bne.n	80020dc <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	1d1a      	adds	r2, r3, #4
 800207e:	607a      	str	r2, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	78fa      	ldrb	r2, [r7, #3]
 8002084:	2101      	movs	r1, #1
 8002086:	fa01 f202 	lsl.w	r2, r1, r2
 800208a:	4013      	ands	r3, r2
 800208c:	2b00      	cmp	r3, #0
 800208e:	bf0c      	ite	eq
 8002090:	2301      	moveq	r3, #1
 8002092:	2300      	movne	r3, #0
 8002094:	b2db      	uxtb	r3, r3
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8002096:	2b00      	cmp	r3, #0
 8002098:	d120      	bne.n	80020dc <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	1d1a      	adds	r2, r3, #4
 800209e:	607a      	str	r2, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	78fa      	ldrb	r2, [r7, #3]
 80020a4:	2101      	movs	r1, #1
 80020a6:	fa01 f202 	lsl.w	r2, r1, r2
 80020aa:	4013      	ands	r3, r2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	bf0c      	ite	eq
 80020b0:	2301      	moveq	r3, #1
 80020b2:	2300      	movne	r3, #0
 80020b4:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d110      	bne.n	80020dc <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	1d1a      	adds	r2, r3, #4
 80020be:	607a      	str	r2, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	78fa      	ldrb	r2, [r7, #3]
 80020c4:	2101      	movs	r1, #1
 80020c6:	fa01 f202 	lsl.w	r2, r1, r2
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	bf0c      	ite	eq
 80020d0:	2301      	moveq	r3, #1
 80020d2:	2300      	movne	r3, #0
 80020d4:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f000 80ee 	beq.w	80022b8 <get_BDshot_response+0x274>
        {
            uint32_t* buffer_previous = raw_buffer - 1;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3b04      	subs	r3, #4
 80020e0:	61fb      	str	r3, [r7, #28]
            buffer_end = raw_buffer + BDSHOT_RESPONSE_LENGTH * BDSHOT_RESPONSE_OVERSAMPLING;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	33fc      	adds	r3, #252	@ 0xfc
 80020e6:	613b      	str	r3, [r7, #16]
            uint32_t motor_response = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	61bb      	str	r3, [r7, #24]
            uint8_t bits = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	75fb      	strb	r3, [r7, #23]
            while (raw_buffer <= buffer_end)
 80020f0:	e0c3      	b.n	800227a <get_BDshot_response+0x236>
            {
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	1d1a      	adds	r2, r3, #4
 80020f6:	607a      	str	r2, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	78fa      	ldrb	r2, [r7, #3]
 80020fc:	2101      	movs	r1, #1
 80020fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002102:	4013      	ands	r3, r2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d121      	bne.n	800214c <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	1d1a      	adds	r2, r3, #4
 800210c:	607a      	str	r2, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	78fa      	ldrb	r2, [r7, #3]
 8002112:	2101      	movs	r1, #1
 8002114:	fa01 f202 	lsl.w	r2, r1, r2
 8002118:	4013      	ands	r3, r2
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 800211a:	2b00      	cmp	r3, #0
 800211c:	d116      	bne.n	800214c <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	1d1a      	adds	r2, r3, #4
 8002122:	607a      	str	r2, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	78fa      	ldrb	r2, [r7, #3]
 8002128:	2101      	movs	r1, #1
 800212a:	fa01 f202 	lsl.w	r2, r1, r2
 800212e:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10b      	bne.n	800214c <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	1d1a      	adds	r2, r3, #4
 8002138:	607a      	str	r2, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	78fa      	ldrb	r2, [r7, #3]
 800213e:	2101      	movs	r1, #1
 8002140:	fa01 f202 	lsl.w	r2, r1, r2
 8002144:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 8097 	beq.w	800227a <get_BDshot_response+0x236>
                {
                    if (raw_buffer <= buffer_end) {
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	429a      	cmp	r2, r3
 8002152:	f200 8092 	bhi.w	800227a <get_BDshot_response+0x236>
                        uint8_t len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b14      	cmp	r3, #20
 800215e:	dd0a      	ble.n	8002176 <get_BDshot_response+0x132>
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	109b      	asrs	r3, r3, #2
 8002168:	4a5a      	ldr	r2, [pc, #360]	@ (80022d4 <get_BDshot_response+0x290>)
 800216a:	fb82 1203 	smull	r1, r2, r2, r3
 800216e:	17db      	asrs	r3, r3, #31
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	b2db      	uxtb	r3, r3
 8002174:	e000      	b.n	8002178 <get_BDshot_response+0x134>
 8002176:	2301      	movs	r3, #1
 8002178:	73fb      	strb	r3, [r7, #15]
                        bits += len;
 800217a:	7dfa      	ldrb	r2, [r7, #23]
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	4413      	add	r3, r2
 8002180:	75fb      	strb	r3, [r7, #23]
                        motor_response <<= len;
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	61bb      	str	r3, [r7, #24]
                        buffer_previous = raw_buffer - 1;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3b04      	subs	r3, #4
 8002190:	61fb      	str	r3, [r7, #28]
                        while (raw_buffer < buffer_end)
 8002192:	e06c      	b.n	800226e <get_BDshot_response+0x22a>
                        {
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	1d1a      	adds	r2, r3, #4
 8002198:	607a      	str	r2, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	78fa      	ldrb	r2, [r7, #3]
 800219e:	2101      	movs	r1, #1
 80021a0:	fa01 f202 	lsl.w	r2, r1, r2
 80021a4:	4013      	ands	r3, r2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	bf0c      	ite	eq
 80021aa:	2301      	moveq	r3, #1
 80021ac:	2300      	movne	r3, #0
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d12f      	bne.n	8002214 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	1d1a      	adds	r2, r3, #4
 80021b8:	607a      	str	r2, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	78fa      	ldrb	r2, [r7, #3]
 80021be:	2101      	movs	r1, #1
 80021c0:	fa01 f202 	lsl.w	r2, r1, r2
 80021c4:	4013      	ands	r3, r2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	bf0c      	ite	eq
 80021ca:	2301      	moveq	r3, #1
 80021cc:	2300      	movne	r3, #0
 80021ce:	b2db      	uxtb	r3, r3
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d11f      	bne.n	8002214 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	1d1a      	adds	r2, r3, #4
 80021d8:	607a      	str	r2, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	78fa      	ldrb	r2, [r7, #3]
 80021de:	2101      	movs	r1, #1
 80021e0:	fa01 f202 	lsl.w	r2, r1, r2
 80021e4:	4013      	ands	r3, r2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	bf0c      	ite	eq
 80021ea:	2301      	moveq	r3, #1
 80021ec:	2300      	movne	r3, #0
 80021ee:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10f      	bne.n	8002214 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0)) {
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	1d1a      	adds	r2, r3, #4
 80021f8:	607a      	str	r2, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	78fa      	ldrb	r2, [r7, #3]
 80021fe:	2101      	movs	r1, #1
 8002200:	fa01 f202 	lsl.w	r2, r1, r2
 8002204:	4013      	ands	r3, r2
 8002206:	2b00      	cmp	r3, #0
 8002208:	bf0c      	ite	eq
 800220a:	2301      	moveq	r3, #1
 800220c:	2300      	movne	r3, #0
 800220e:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8002210:	2b00      	cmp	r3, #0
 8002212:	d02c      	beq.n	800226e <get_BDshot_response+0x22a>
                                if (raw_buffer <= buffer_end) {
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	429a      	cmp	r2, r3
 800221a:	d82d      	bhi.n	8002278 <get_BDshot_response+0x234>
                                    len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b14      	cmp	r3, #20
 8002224:	dd0a      	ble.n	800223c <get_BDshot_response+0x1f8>
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	109b      	asrs	r3, r3, #2
 800222e:	4a29      	ldr	r2, [pc, #164]	@ (80022d4 <get_BDshot_response+0x290>)
 8002230:	fb82 1203 	smull	r1, r2, r2, r3
 8002234:	17db      	asrs	r3, r3, #31
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	b2db      	uxtb	r3, r3
 800223a:	e000      	b.n	800223e <get_BDshot_response+0x1fa>
 800223c:	2301      	movs	r3, #1
 800223e:	73fb      	strb	r3, [r7, #15]
                                    bits += len;
 8002240:	7dfa      	ldrb	r2, [r7, #23]
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	4413      	add	r3, r2
 8002246:	75fb      	strb	r3, [r7, #23]
                                    motor_response <<= len;
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	61bb      	str	r3, [r7, #24]
                                    motor_response |= 0x1FFFFF >> (BDSHOT_RESPONSE_LENGTH - len);
 8002252:	7bfb      	ldrb	r3, [r7, #15]
 8002254:	f1c3 0315 	rsb	r3, r3, #21
 8002258:	4a1f      	ldr	r2, [pc, #124]	@ (80022d8 <get_BDshot_response+0x294>)
 800225a:	fa42 f303 	asr.w	r3, r2, r3
 800225e:	461a      	mov	r2, r3
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	4313      	orrs	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
                                    buffer_previous = raw_buffer - 1;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3b04      	subs	r3, #4
 800226a:	61fb      	str	r3, [r7, #28]
                                }
                                break;
 800226c:	e004      	b.n	8002278 <get_BDshot_response+0x234>
                        while (raw_buffer < buffer_end)
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	429a      	cmp	r2, r3
 8002274:	d38e      	bcc.n	8002194 <get_BDshot_response+0x150>
 8002276:	e000      	b.n	800227a <get_BDshot_response+0x236>
                                break;
 8002278:	bf00      	nop
            while (raw_buffer <= buffer_end)
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	429a      	cmp	r2, r3
 8002280:	f67f af37 	bls.w	80020f2 <get_BDshot_response+0xae>
                            }
                        }
                    }
                }
            }
            motor_response <<= (BDSHOT_RESPONSE_LENGTH - bits);
 8002284:	7dfb      	ldrb	r3, [r7, #23]
 8002286:	f1c3 0315 	rsb	r3, r3, #21
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	61bb      	str	r3, [r7, #24]
            if (*buffer_previous & (1 << motor_shift)) {
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	78fa      	ldrb	r2, [r7, #3]
 8002298:	2101      	movs	r1, #1
 800229a:	fa01 f202 	lsl.w	r2, r1, r2
 800229e:	4013      	ands	r3, r2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d007      	beq.n	80022b4 <get_BDshot_response+0x270>
                motor_response |= 0x1FFFFF >> bits;
 80022a4:	7dfb      	ldrb	r3, [r7, #23]
 80022a6:	4a0c      	ldr	r2, [pc, #48]	@ (80022d8 <get_BDshot_response+0x294>)
 80022a8:	fa42 f303 	asr.w	r3, r2, r3
 80022ac:	461a      	mov	r2, r3
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
            }
            return motor_response;
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	e006      	b.n	80022c6 <get_BDshot_response+0x282>
    while (raw_buffer < buffer_end)
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	429a      	cmp	r2, r3
 80022be:	f4ff aecc 	bcc.w	800205a <get_BDshot_response+0x16>
        }
    }
    return 0xFFFFFFFF;
 80022c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3724      	adds	r7, #36	@ 0x24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	55555556 	.word	0x55555556
 80022d8:	001fffff 	.word	0x001fffff

080022dc <BDshot_check_checksum>:

bool BDshot_check_checksum(uint32_t decoded_value) {
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
    uint8_t crc = (decoded_value & 0x0F);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	f003 030f 	and.w	r3, r3, #15
 80022ec:	73fb      	strb	r3, [r7, #15]
    uint16_t value = (decoded_value >> 4);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	091b      	lsrs	r3, r3, #4
 80022f2:	81bb      	strh	r3, [r7, #12]
    uint8_t calculated_crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 80022f4:	89bb      	ldrh	r3, [r7, #12]
 80022f6:	091b      	lsrs	r3, r3, #4
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	89bb      	ldrh	r3, [r7, #12]
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	4053      	eors	r3, r2
 8002302:	b2da      	uxtb	r2, r3
 8002304:	89bb      	ldrh	r3, [r7, #12]
 8002306:	0a1b      	lsrs	r3, r3, #8
 8002308:	b29b      	uxth	r3, r3
 800230a:	b2db      	uxtb	r3, r3
 800230c:	4053      	eors	r3, r2
 800230e:	b2db      	uxtb	r3, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	b2db      	uxtb	r3, r3
 8002314:	f003 030f 	and.w	r3, r3, #15
 8002318:	72fb      	strb	r3, [r7, #11]
    return (crc == calculated_crc);
 800231a:	7bfa      	ldrb	r2, [r7, #15]
 800231c:	7afb      	ldrb	r3, [r7, #11]
 800231e:	429a      	cmp	r2, r3
 8002320:	bf0c      	ite	eq
 8002322:	2301      	moveq	r3, #1
 8002324:	2300      	movne	r3, #0
 8002326:	b2db      	uxtb	r3, r3
}
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <read_BDshot_response>:

void read_BDshot_response(uint32_t value, uint8_t motor){
 8002334:	b580      	push	{r7, lr}
 8002336:	b088      	sub	sp, #32
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	70fb      	strb	r3, [r7, #3]
    if (value < 0xFFFFFFF) {
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 8002346:	4293      	cmp	r3, r2
 8002348:	f080 8094 	bcs.w	8002474 <read_BDshot_response+0x140>
        value = (value ^ (value >> 1));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	085b      	lsrs	r3, r3, #1
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	4053      	eors	r3, r2
 8002354:	607b      	str	r3, [r7, #4]

        uint32_t nibble1 = (value & 0x1F);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f003 031f 	and.w	r3, r3, #31
 800235c:	61fb      	str	r3, [r7, #28]
        uint32_t nibble2 = ((value >> 5) & 0x1F);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	095b      	lsrs	r3, r3, #5
 8002362:	f003 031f 	and.w	r3, r3, #31
 8002366:	61bb      	str	r3, [r7, #24]
        uint32_t nibble3 = ((value >> 10) & 0x1F);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	0a9b      	lsrs	r3, r3, #10
 800236c:	f003 031f 	and.w	r3, r3, #31
 8002370:	617b      	str	r3, [r7, #20]
        uint32_t nibble4 = ((value >> 15) & 0x1F);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	0bdb      	lsrs	r3, r3, #15
 8002376:	f003 031f 	and.w	r3, r3, #31
 800237a:	613b      	str	r3, [r7, #16]

        if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 800237c:	4a41      	ldr	r2, [pc, #260]	@ (8002484 <read_BDshot_response+0x150>)
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002388:	d014      	beq.n	80023b4 <read_BDshot_response+0x80>
 800238a:	4a3e      	ldr	r2, [pc, #248]	@ (8002484 <read_BDshot_response+0x150>)
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002396:	d00d      	beq.n	80023b4 <read_BDshot_response+0x80>
 8002398:	4a3a      	ldr	r2, [pc, #232]	@ (8002484 <read_BDshot_response+0x150>)
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a4:	d006      	beq.n	80023b4 <read_BDshot_response+0x80>
 80023a6:	4a37      	ldr	r2, [pc, #220]	@ (8002484 <read_BDshot_response+0x150>)
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023b2:	d10b      	bne.n	80023cc <read_BDshot_response+0x98>
            motor_telemetry_data[motor].valid_rpm = false;
 80023b4:	78fb      	ldrb	r3, [r7, #3]
 80023b6:	4a34      	ldr	r2, [pc, #208]	@ (8002488 <read_BDshot_response+0x154>)
 80023b8:	2100      	movs	r1, #0
 80023ba:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
            motor_telemetry_data[motor].valid_voltage = false;
 80023be:	78fb      	ldrb	r3, [r7, #3]
 80023c0:	4a31      	ldr	r2, [pc, #196]	@ (8002488 <read_BDshot_response+0x154>)
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	2200      	movs	r2, #0
 80023c8:	705a      	strb	r2, [r3, #1]
            return;
 80023ca:	e058      	b.n	800247e <read_BDshot_response+0x14a>
        }

        uint32_t decoded_value = GCR_table[nibble1];
 80023cc:	4a2d      	ldr	r2, [pc, #180]	@ (8002484 <read_BDshot_response+0x150>)
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d4:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble2] << 4;
 80023d6:	4a2b      	ldr	r2, [pc, #172]	@ (8002484 <read_BDshot_response+0x150>)
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023de:	011b      	lsls	r3, r3, #4
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble3] << 8;
 80023e6:	4a27      	ldr	r2, [pc, #156]	@ (8002484 <read_BDshot_response+0x150>)
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ee:	021b      	lsls	r3, r3, #8
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble4] << 12;
 80023f6:	4a23      	ldr	r2, [pc, #140]	@ (8002484 <read_BDshot_response+0x150>)
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fe:	031b      	lsls	r3, r3, #12
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	4313      	orrs	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]

        if (BDshot_check_checksum(decoded_value))
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f7ff ff68 	bl	80022dc <BDshot_check_checksum>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d02a      	beq.n	8002468 <read_BDshot_response+0x134>
        {
            motor_telemetry_data[motor].valid_rpm = true;
 8002412:	78fb      	ldrb	r3, [r7, #3]
 8002414:	4a1c      	ldr	r2, [pc, #112]	@ (8002488 <read_BDshot_response+0x154>)
 8002416:	2101      	movs	r1, #1
 8002418:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
            motor_telemetry_data[motor].raw_rpm_value = ((decoded_value & 0x1FF0) >> 4) << (decoded_value >> 13);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	091b      	lsrs	r3, r3, #4
 8002420:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	0b5b      	lsrs	r3, r3, #13
 8002428:	409a      	lsls	r2, r3
 800242a:	78fb      	ldrb	r3, [r7, #3]
 800242c:	b291      	uxth	r1, r2
 800242e:	4a16      	ldr	r2, [pc, #88]	@ (8002488 <read_BDshot_response+0x154>)
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4413      	add	r3, r2
 8002434:	460a      	mov	r2, r1
 8002436:	805a      	strh	r2, [r3, #2]
            motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	4a13      	ldr	r2, [pc, #76]	@ (8002488 <read_BDshot_response+0x154>)
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	4413      	add	r3, r2
 8002440:	885b      	ldrh	r3, [r3, #2]
 8002442:	461a      	mov	r2, r3
 8002444:	4b11      	ldr	r3, [pc, #68]	@ (800248c <read_BDshot_response+0x158>)
 8002446:	fb93 f3f2 	sdiv	r3, r3, r2
 800244a:	4a11      	ldr	r2, [pc, #68]	@ (8002490 <read_BDshot_response+0x15c>)
 800244c:	fb82 1203 	smull	r1, r2, r2, r3
 8002450:	441a      	add	r2, r3
 8002452:	1092      	asrs	r2, r2, #2
 8002454:	17db      	asrs	r3, r3, #31
 8002456:	1ad2      	subs	r2, r2, r3
 8002458:	78fb      	ldrb	r3, [r7, #3]
 800245a:	b291      	uxth	r1, r2
 800245c:	4a0a      	ldr	r2, [pc, #40]	@ (8002488 <read_BDshot_response+0x154>)
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4413      	add	r3, r2
 8002462:	460a      	mov	r2, r1
 8002464:	805a      	strh	r2, [r3, #2]
 8002466:	e00a      	b.n	800247e <read_BDshot_response+0x14a>

        } else {
            motor_telemetry_data[motor].valid_rpm = false;
 8002468:	78fb      	ldrb	r3, [r7, #3]
 800246a:	4a07      	ldr	r2, [pc, #28]	@ (8002488 <read_BDshot_response+0x154>)
 800246c:	2100      	movs	r1, #0
 800246e:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 8002472:	e004      	b.n	800247e <read_BDshot_response+0x14a>
        }
    } else {
        motor_telemetry_data[motor].valid_rpm = false;
 8002474:	78fb      	ldrb	r3, [r7, #3]
 8002476:	4a04      	ldr	r2, [pc, #16]	@ (8002488 <read_BDshot_response+0x154>)
 8002478:	2100      	movs	r1, #0
 800247a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
    }
}
 800247e:	3720      	adds	r7, #32
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	0800ea64 	.word	0x0800ea64
 8002488:	20000390 	.word	0x20000390
 800248c:	03938700 	.word	0x03938700
 8002490:	92492493 	.word	0x92492493

08002494 <process_telemetry_with_new_method>:

void process_telemetry_with_new_method(void) {
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
    // Process telemetry from all pairs
    dshot_A_rx_processing();
 8002498:	f000 fb98 	bl	8002bcc <dshot_A_rx_processing>
    dshot_B_rx_processing();
 800249c:	f000 fcc4 	bl	8002e28 <dshot_B_rx_processing>
    dshot_C_rx_processing();
 80024a0:	f000 fde6 	bl	8003070 <dshot_C_rx_processing>
    dshot_D_rx_processing();
 80024a4:	f000 ff08 	bl	80032b8 <dshot_D_rx_processing>
    dshot_E_rx_processing();
 80024a8:	f001 f838 	bl	800351c <dshot_E_rx_processing>

    telemetry_done_flag = 0;
 80024ac:	4b02      	ldr	r3, [pc, #8]	@ (80024b8 <process_telemetry_with_new_method+0x24>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	701a      	strb	r2, [r3, #0]
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	2000038c 	.word	0x2000038c

080024bc <pid_reset_all>:


void pid_reset_all(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
    for (int i = 0; i < MOTORS_COUNT; i++) {
 80024c2:	2300      	movs	r3, #0
 80024c4:	607b      	str	r3, [r7, #4]
 80024c6:	e02c      	b.n	8002522 <pid_reset_all+0x66>
        pid_states[i].i_term = 0.0f;
 80024c8:	491b      	ldr	r1, [pc, #108]	@ (8002538 <pid_reset_all+0x7c>)
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	4613      	mov	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	440b      	add	r3, r1
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
        pid_states[i].last_error = 0.0f;
 80024dc:	4916      	ldr	r1, [pc, #88]	@ (8002538 <pid_reset_all+0x7c>)
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	4413      	add	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	3304      	adds	r3, #4
 80024ec:	f04f 0200 	mov.w	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
        pid_states[i].filtered_error = 0.0f;
 80024f2:	4911      	ldr	r1, [pc, #68]	@ (8002538 <pid_reset_all+0x7c>)
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	440b      	add	r3, r1
 8002500:	3308      	adds	r3, #8
 8002502:	f04f 0200 	mov.w	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
        pid_states[i].last_dshot_command = 0;
 8002508:	490b      	ldr	r1, [pc, #44]	@ (8002538 <pid_reset_all+0x7c>)
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	4613      	mov	r3, r2
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	4413      	add	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	440b      	add	r3, r1
 8002516:	330c      	adds	r3, #12
 8002518:	2200      	movs	r2, #0
 800251a:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < MOTORS_COUNT; i++) {
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3301      	adds	r3, #1
 8002520:	607b      	str	r3, [r7, #4]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b09      	cmp	r3, #9
 8002526:	ddcf      	ble.n	80024c8 <pid_reset_all+0xc>
    }
}
 8002528:	bf00      	nop
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	200002b0 	.word	0x200002b0

0800253c <pid_calculate_command>:

uint16_t pid_calculate_command(uint8_t motor_index,
                               uint32_t current_rpm_unsigned,
                               float target_rpm_signed,
                               float dt)
{
 800253c:	b480      	push	{r7}
 800253e:	b095      	sub	sp, #84	@ 0x54
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	ed87 0a01 	vstr	s0, [r7, #4]
 800254a:	edc7 0a00 	vstr	s1, [r7]
 800254e:	73fb      	strb	r3, [r7, #15]
    if (motor_index >= MOTORS_COUNT || dt <= 0.0f)
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	2b09      	cmp	r3, #9
 8002554:	d806      	bhi.n	8002564 <pid_calculate_command+0x28>
 8002556:	edd7 7a00 	vldr	s15, [r7]
 800255a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800255e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002562:	d801      	bhi.n	8002568 <pid_calculate_command+0x2c>
        return 0;
 8002564:	2300      	movs	r3, #0
 8002566:	e233      	b.n	80029d0 <pid_calculate_command+0x494>

    float current_rpm = (float)current_rpm_unsigned;
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	ee07 3a90 	vmov	s15, r3
 800256e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002572:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float target_rpm = target_rpm_signed;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	64bb      	str	r3, [r7, #72]	@ 0x48

    uint8_t count = 0;
 800257a:	2300      	movs	r3, #0
 800257c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if(target_rpm < 0.0f) {
 8002580:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002584:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258c:	d509      	bpl.n	80025a2 <pid_calculate_command+0x66>
        count = 2; // reverse
 800258e:	2302      	movs	r3, #2
 8002590:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        target_rpm = -target_rpm;
 8002594:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002598:	eef1 7a67 	vneg.f32	s15, s15
 800259c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
 80025a0:	e009      	b.n	80025b6 <pid_calculate_command+0x7a>
    } else if(target_rpm > 0.0f) {
 80025a2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80025a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ae:	dd02      	ble.n	80025b6 <pid_calculate_command+0x7a>
        count = 1; // forward
 80025b0:	2301      	movs	r3, #1
 80025b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }


    if (fabsf(target_rpm) > 0.0f) {
 80025b6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80025ba:	eef0 7ae7 	vabs.f32	s15, s15
 80025be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c6:	dd28      	ble.n	800261a <pid_calculate_command+0xde>
        if (current_rpm_unsigned == 0 && pid_states[motor_index].last_valid_rpm > 0.0f) {
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d118      	bne.n	8002600 <pid_calculate_command+0xc4>
 80025ce:	7bfa      	ldrb	r2, [r7, #15]
 80025d0:	49c7      	ldr	r1, [pc, #796]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80025d2:	4613      	mov	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	4413      	add	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	440b      	add	r3, r1
 80025dc:	3310      	adds	r3, #16
 80025de:	edd3 7a00 	vldr	s15, [r3]
 80025e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ea:	dd09      	ble.n	8002600 <pid_calculate_command+0xc4>

            current_rpm = pid_states[motor_index].last_valid_rpm;
 80025ec:	7bfa      	ldrb	r2, [r7, #15]
 80025ee:	49c0      	ldr	r1, [pc, #768]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80025f0:	4613      	mov	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	3310      	adds	r3, #16
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }


        if (current_rpm_unsigned > 0) {
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d009      	beq.n	800261a <pid_calculate_command+0xde>
            pid_states[motor_index].last_valid_rpm = current_rpm;
 8002606:	7bfa      	ldrb	r2, [r7, #15]
 8002608:	49b9      	ldr	r1, [pc, #740]	@ (80028f0 <pid_calculate_command+0x3b4>)
 800260a:	4613      	mov	r3, r2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	440b      	add	r3, r1
 8002614:	3310      	adds	r3, #16
 8002616:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002618:	601a      	str	r2, [r3, #0]
        }
    }


    float error = target_rpm - current_rpm;
 800261a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800261e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002626:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c


    float p_term = PID_KP * error;
 800262a:	4bb2      	ldr	r3, [pc, #712]	@ (80028f4 <pid_calculate_command+0x3b8>)
 800262c:	edd3 7a00 	vldr	s15, [r3]
 8002630:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002638:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // Integral: per motor
    if (fabsf(target_rpm) > 0.0f && fabsf(error) < fabsf(target_rpm) * 1.2f) {
 800263c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002640:	eef0 7ae7 	vabs.f32	s15, s15
 8002644:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264c:	dd62      	ble.n	8002714 <pid_calculate_command+0x1d8>
 800264e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002652:	eeb0 7ae7 	vabs.f32	s14, s15
 8002656:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800265a:	eef0 7ae7 	vabs.f32	s15, s15
 800265e:	eddf 6aa6 	vldr	s13, [pc, #664]	@ 80028f8 <pid_calculate_command+0x3bc>
 8002662:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002666:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800266a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266e:	d551      	bpl.n	8002714 <pid_calculate_command+0x1d8>
        pid_states[motor_index].i_term += PID_KI * error * dt;
 8002670:	7bfa      	ldrb	r2, [r7, #15]
 8002672:	499f      	ldr	r1, [pc, #636]	@ (80028f0 <pid_calculate_command+0x3b4>)
 8002674:	4613      	mov	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	ed93 7a00 	vldr	s14, [r3]
 8002682:	4b9e      	ldr	r3, [pc, #632]	@ (80028fc <pid_calculate_command+0x3c0>)
 8002684:	edd3 6a00 	vldr	s13, [r3]
 8002688:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800268c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002690:	edd7 7a00 	vldr	s15, [r7]
 8002694:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002698:	7bfa      	ldrb	r2, [r7, #15]
 800269a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800269e:	4994      	ldr	r1, [pc, #592]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80026a0:	4613      	mov	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	edc3 7a00 	vstr	s15, [r3]
        if(pid_states[motor_index].i_term > 500.0f) pid_states[motor_index].i_term = 500.0f;
 80026ae:	7bfa      	ldrb	r2, [r7, #15]
 80026b0:	498f      	ldr	r1, [pc, #572]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80026b2:	4613      	mov	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	440b      	add	r3, r1
 80026bc:	edd3 7a00 	vldr	s15, [r3]
 80026c0:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8002900 <pid_calculate_command+0x3c4>
 80026c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026cc:	dd08      	ble.n	80026e0 <pid_calculate_command+0x1a4>
 80026ce:	7bfa      	ldrb	r2, [r7, #15]
 80026d0:	4987      	ldr	r1, [pc, #540]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80026d2:	4613      	mov	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4413      	add	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	440b      	add	r3, r1
 80026dc:	4a89      	ldr	r2, [pc, #548]	@ (8002904 <pid_calculate_command+0x3c8>)
 80026de:	601a      	str	r2, [r3, #0]
        if(pid_states[motor_index].i_term < -500.0f) pid_states[motor_index].i_term = -500.0f;
 80026e0:	7bfa      	ldrb	r2, [r7, #15]
 80026e2:	4983      	ldr	r1, [pc, #524]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80026e4:	4613      	mov	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4413      	add	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	440b      	add	r3, r1
 80026ee:	edd3 7a00 	vldr	s15, [r3]
 80026f2:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8002908 <pid_calculate_command+0x3cc>
 80026f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026fe:	d51f      	bpl.n	8002740 <pid_calculate_command+0x204>
 8002700:	7bfa      	ldrb	r2, [r7, #15]
 8002702:	497b      	ldr	r1, [pc, #492]	@ (80028f0 <pid_calculate_command+0x3b4>)
 8002704:	4613      	mov	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4413      	add	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	4a7f      	ldr	r2, [pc, #508]	@ (800290c <pid_calculate_command+0x3d0>)
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	e015      	b.n	8002740 <pid_calculate_command+0x204>
    } else {
        pid_states[motor_index].i_term *= 0.95f;
 8002714:	7bfa      	ldrb	r2, [r7, #15]
 8002716:	4976      	ldr	r1, [pc, #472]	@ (80028f0 <pid_calculate_command+0x3b4>)
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	440b      	add	r3, r1
 8002722:	edd3 7a00 	vldr	s15, [r3]
 8002726:	7bfa      	ldrb	r2, [r7, #15]
 8002728:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8002910 <pid_calculate_command+0x3d4>
 800272c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002730:	496f      	ldr	r1, [pc, #444]	@ (80028f0 <pid_calculate_command+0x3b4>)
 8002732:	4613      	mov	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	edc3 7a00 	vstr	s15, [r3]
    }


    float error_derivative = error - pid_states[motor_index].last_error;
 8002740:	7bfa      	ldrb	r2, [r7, #15]
 8002742:	496b      	ldr	r1, [pc, #428]	@ (80028f0 <pid_calculate_command+0x3b4>)
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	3304      	adds	r3, #4
 8002750:	edd3 7a00 	vldr	s15, [r3]
 8002754:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800275c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    pid_states[motor_index].last_error = error;
 8002760:	7bfa      	ldrb	r2, [r7, #15]
 8002762:	4963      	ldr	r1, [pc, #396]	@ (80028f0 <pid_calculate_command+0x3b4>)
 8002764:	4613      	mov	r3, r2
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	4413      	add	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	3304      	adds	r3, #4
 8002770:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002772:	601a      	str	r2, [r3, #0]
    pid_states[motor_index].filtered_error = 0.4f * error_derivative + 0.6f * pid_states[motor_index].filtered_error;
 8002774:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002778:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8002914 <pid_calculate_command+0x3d8>
 800277c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002780:	7bfa      	ldrb	r2, [r7, #15]
 8002782:	495b      	ldr	r1, [pc, #364]	@ (80028f0 <pid_calculate_command+0x3b4>)
 8002784:	4613      	mov	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4413      	add	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	440b      	add	r3, r1
 800278e:	3308      	adds	r3, #8
 8002790:	edd3 7a00 	vldr	s15, [r3]
 8002794:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8002918 <pid_calculate_command+0x3dc>
 8002798:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800279c:	7bfa      	ldrb	r2, [r7, #15]
 800279e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027a2:	4953      	ldr	r1, [pc, #332]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	3308      	adds	r3, #8
 80027b0:	edc3 7a00 	vstr	s15, [r3]
    float d_term = PID_KD * pid_states[motor_index].filtered_error;
 80027b4:	7bfa      	ldrb	r2, [r7, #15]
 80027b6:	494e      	ldr	r1, [pc, #312]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	3308      	adds	r3, #8
 80027c4:	ed93 7a00 	vldr	s14, [r3]
 80027c8:	4b54      	ldr	r3, [pc, #336]	@ (800291c <pid_calculate_command+0x3e0>)
 80027ca:	edd3 7a00 	vldr	s15, [r3]
 80027ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    float pid_output = p_term + pid_states[motor_index].i_term + d_term;
 80027d6:	7bfa      	ldrb	r2, [r7, #15]
 80027d8:	4945      	ldr	r1, [pc, #276]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80027da:	4613      	mov	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	4413      	add	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	440b      	add	r3, r1
 80027e4:	ed93 7a00 	vldr	s14, [r3]
 80027e8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80027ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80027f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c


    float ff_from_target = fabsf(target_rpm) * 0.15f;
 80027fc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002800:	eef0 7ae7 	vabs.f32	s15, s15
 8002804:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002920 <pid_calculate_command+0x3e4>
 8002808:	ee67 7a87 	vmul.f32	s15, s15, s14
 800280c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float pid_correction = pid_output * 0.15f;
 8002810:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002814:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8002920 <pid_calculate_command+0x3e4>
 8002818:	ee67 7a87 	vmul.f32	s15, s15, s14
 800281c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float throttle_value = ff_from_target + pid_correction;
 8002820:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002824:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800282c:	edc7 7a08 	vstr	s15, [r7, #32]


    const float DSHOT_NEUTRAL = 1048.0f; // Minimum DShot value for forward thrust
 8002830:	4b3c      	ldr	r3, [pc, #240]	@ (8002924 <pid_calculate_command+0x3e8>)
 8002832:	61fb      	str	r3, [r7, #28]
    const float DSHOT_MIN = 48.0f;       // Minimum DShot value for reverse thrust/idle
 8002834:	4b3c      	ldr	r3, [pc, #240]	@ (8002928 <pid_calculate_command+0x3ec>)
 8002836:	61bb      	str	r3, [r7, #24]
    const float DSHOT_MAX = 2047.0f;
 8002838:	4b3c      	ldr	r3, [pc, #240]	@ (800292c <pid_calculate_command+0x3f0>)
 800283a:	617b      	str	r3, [r7, #20]

    float dshot_f = 0;
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	643b      	str	r3, [r7, #64]	@ 0x40

    if(count == 1) {
 8002842:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002846:	2b01      	cmp	r3, #1
 8002848:	d108      	bne.n	800285c <pid_calculate_command+0x320>
        dshot_f = DSHOT_NEUTRAL + throttle_value; // forward
 800284a:	ed97 7a07 	vldr	s14, [r7, #28]
 800284e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002856:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 800285a:	e039      	b.n	80028d0 <pid_calculate_command+0x394>
    } else if(count == 2) {
 800285c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002860:	2b02      	cmp	r3, #2
 8002862:	d108      	bne.n	8002876 <pid_calculate_command+0x33a>
        dshot_f = DSHOT_MIN + throttle_value; // reverse
 8002864:	ed97 7a06 	vldr	s14, [r7, #24]
 8002868:	edd7 7a08 	vldr	s15, [r7, #32]
 800286c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002870:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8002874:	e02c      	b.n	80028d0 <pid_calculate_command+0x394>
    } else {
        // Dead stop: reset all states
        pid_states[motor_index].i_term = 0.0f;
 8002876:	7bfa      	ldrb	r2, [r7, #15]
 8002878:	491d      	ldr	r1, [pc, #116]	@ (80028f0 <pid_calculate_command+0x3b4>)
 800287a:	4613      	mov	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	4413      	add	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].last_error = 0.0f;
 800288a:	7bfa      	ldrb	r2, [r7, #15]
 800288c:	4918      	ldr	r1, [pc, #96]	@ (80028f0 <pid_calculate_command+0x3b4>)
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	440b      	add	r3, r1
 8002898:	3304      	adds	r3, #4
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].filtered_error = 0.0f;
 80028a0:	7bfa      	ldrb	r2, [r7, #15]
 80028a2:	4913      	ldr	r1, [pc, #76]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80028a4:	4613      	mov	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	3308      	adds	r3, #8
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].last_valid_rpm = 0.0f; // Reset valid RPM on stop
 80028b6:	7bfa      	ldrb	r2, [r7, #15]
 80028b8:	490d      	ldr	r1, [pc, #52]	@ (80028f0 <pid_calculate_command+0x3b4>)
 80028ba:	4613      	mov	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4413      	add	r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	440b      	add	r3, r1
 80028c4:	3310      	adds	r3, #16
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
        return 0;
 80028cc:	2300      	movs	r3, #0
 80028ce:	e07f      	b.n	80029d0 <pid_calculate_command+0x494>
    }


    // This section prevents the forward throttle from dropping into the reverse range.
    if(count == 1) {
 80028d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d12b      	bne.n	8002930 <pid_calculate_command+0x3f4>

        if(dshot_f < DSHOT_NEUTRAL) dshot_f = DSHOT_NEUTRAL;
 80028d8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80028dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80028e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e8:	d531      	bpl.n	800294e <pid_calculate_command+0x412>
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80028ee:	e02e      	b.n	800294e <pid_calculate_command+0x412>
 80028f0:	200002b0 	.word	0x200002b0
 80028f4:	20000000 	.word	0x20000000
 80028f8:	3f99999a 	.word	0x3f99999a
 80028fc:	20000004 	.word	0x20000004
 8002900:	43fa0000 	.word	0x43fa0000
 8002904:	43fa0000 	.word	0x43fa0000
 8002908:	c3fa0000 	.word	0xc3fa0000
 800290c:	c3fa0000 	.word	0xc3fa0000
 8002910:	3f733333 	.word	0x3f733333
 8002914:	3ecccccd 	.word	0x3ecccccd
 8002918:	3f19999a 	.word	0x3f19999a
 800291c:	20000008 	.word	0x20000008
 8002920:	3e19999a 	.word	0x3e19999a
 8002924:	44830000 	.word	0x44830000
 8002928:	42400000 	.word	0x42400000
 800292c:	44ffe000 	.word	0x44ffe000
    } else if (count == 2) {
 8002930:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002934:	2b02      	cmp	r3, #2
 8002936:	d10a      	bne.n	800294e <pid_calculate_command+0x412>

        if(dshot_f < DSHOT_MIN) dshot_f = DSHOT_MIN;
 8002938:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800293c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002940:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002948:	d501      	bpl.n	800294e <pid_calculate_command+0x412>
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	643b      	str	r3, [r7, #64]	@ 0x40
    }


    if(dshot_f > DSHOT_MAX) dshot_f = DSHOT_MAX;
 800294e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002952:	edd7 7a05 	vldr	s15, [r7, #20]
 8002956:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800295a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295e:	dd01      	ble.n	8002964 <pid_calculate_command+0x428>
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	643b      	str	r3, [r7, #64]	@ 0x40


    uint16_t dshot_command = (uint16_t)(dshot_f + 0.5f);
 8002964:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002968:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800296c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002974:	ee17 3a90 	vmov	r3, s15
 8002978:	827b      	strh	r3, [r7, #18]
    pid_states[motor_index].last_dshot_command = dshot_command;
 800297a:	7bfa      	ldrb	r2, [r7, #15]
 800297c:	4917      	ldr	r1, [pc, #92]	@ (80029dc <pid_calculate_command+0x4a0>)
 800297e:	4613      	mov	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	4413      	add	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	440b      	add	r3, r1
 8002988:	330c      	adds	r3, #12
 800298a:	8a7a      	ldrh	r2, [r7, #18]
 800298c:	801a      	strh	r2, [r3, #0]

    // --- Debug ---
    static uint16_t debug_counter = 0;
    if(motor_index == DEBUG_PRINT_MOTOR) {
 800298e:	7bfb      	ldrb	r3, [r7, #15]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d11c      	bne.n	80029ce <pid_calculate_command+0x492>
        debug_counter++;
 8002994:	4b12      	ldr	r3, [pc, #72]	@ (80029e0 <pid_calculate_command+0x4a4>)
 8002996:	881b      	ldrh	r3, [r3, #0]
 8002998:	3301      	adds	r3, #1
 800299a:	b29a      	uxth	r2, r3
 800299c:	4b10      	ldr	r3, [pc, #64]	@ (80029e0 <pid_calculate_command+0x4a4>)
 800299e:	801a      	strh	r2, [r3, #0]
        if(debug_counter >= DEBUG_CYCLE_DIVIDER) {
 80029a0:	4b0f      	ldr	r3, [pc, #60]	@ (80029e0 <pid_calculate_command+0x4a4>)
 80029a2:	881b      	ldrh	r3, [r3, #0]
 80029a4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80029a8:	d311      	bcc.n	80029ce <pid_calculate_command+0x492>
            pid_debug.motor_index = motor_index;
 80029aa:	4a0e      	ldr	r2, [pc, #56]	@ (80029e4 <pid_calculate_command+0x4a8>)
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
 80029ae:	7013      	strb	r3, [r2, #0]
            pid_debug.error = error;
 80029b0:	4a0c      	ldr	r2, [pc, #48]	@ (80029e4 <pid_calculate_command+0x4a8>)
 80029b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029b4:	6053      	str	r3, [r2, #4]
            pid_debug.target = target_rpm;
 80029b6:	4a0b      	ldr	r2, [pc, #44]	@ (80029e4 <pid_calculate_command+0x4a8>)
 80029b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029ba:	6093      	str	r3, [r2, #8]
            pid_debug.output = dshot_command;
 80029bc:	4a09      	ldr	r2, [pc, #36]	@ (80029e4 <pid_calculate_command+0x4a8>)
 80029be:	8a7b      	ldrh	r3, [r7, #18]
 80029c0:	8193      	strh	r3, [r2, #12]
            pid_debug.pending = 1;
 80029c2:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <pid_calculate_command+0x4a8>)
 80029c4:	2201      	movs	r2, #1
 80029c6:	739a      	strb	r2, [r3, #14]
            debug_counter = 0;
 80029c8:	4b05      	ldr	r3, [pc, #20]	@ (80029e0 <pid_calculate_command+0x4a4>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	801a      	strh	r2, [r3, #0]
        }
    }

    return dshot_command;
 80029ce:	8a7b      	ldrh	r3, [r7, #18]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3754      	adds	r7, #84	@ 0x54
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	200002b0 	.word	0x200002b0
 80029e0:	200003c8 	.word	0x200003c8
 80029e4:	200003b8 	.word	0x200003b8

080029e8 <arm_bdshot_rx_capture_A>:
    }
    return mask;
}

void arm_bdshot_rx_capture_A(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b087      	sub	sp, #28
 80029ec:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER5 | GPIO_MODER_MODER6);
 80029ee:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80029f2:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (5*2)) | (3U << (6*2)));
 80029f4:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80029f8:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (5*2)) | (1U << (6*2)));
 80029fa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80029fe:	607b      	str	r3, [r7, #4]

    GPIOA->MODER &= ~pins_mask;
 8002a00:	4b39      	ldr	r3, [pc, #228]	@ (8002ae8 <arm_bdshot_rx_capture_A+0x100>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	4937      	ldr	r1, [pc, #220]	@ (8002ae8 <arm_bdshot_rx_capture_A+0x100>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	600b      	str	r3, [r1, #0]
    GPIOA->PUPDR &= ~pupdr_clear_mask;
 8002a0e:	4b36      	ldr	r3, [pc, #216]	@ (8002ae8 <arm_bdshot_rx_capture_A+0x100>)
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	43db      	mvns	r3, r3
 8002a16:	4934      	ldr	r1, [pc, #208]	@ (8002ae8 <arm_bdshot_rx_capture_A+0x100>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	60cb      	str	r3, [r1, #12]
    GPIOA->PUPDR |= pupdr_pullup_mask;
 8002a1c:	4b32      	ldr	r3, [pc, #200]	@ (8002ae8 <arm_bdshot_rx_capture_A+0x100>)
 8002a1e:	68da      	ldr	r2, [r3, #12]
 8002a20:	4931      	ldr	r1, [pc, #196]	@ (8002ae8 <arm_bdshot_rx_capture_A+0x100>)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002a28:	2346      	movs	r3, #70	@ 0x46
 8002a2a:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <arm_bdshot_rx_capture_A+0x4e>
 8002a32:	2301      	movs	r3, #1
 8002a34:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002a36:	4b2d      	ldr	r3, [pc, #180]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a2c      	ldr	r2, [pc, #176]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002a3c:	f023 0301 	bic.w	r3, r3, #1
 8002a40:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002a42:	4a2a      	ldr	r2, [pc, #168]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	3b01      	subs	r3, #1
 8002a48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR1 = sample_period/2;
 8002a4a:	4a28      	ldr	r2, [pc, #160]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	085b      	lsrs	r3, r3, #1
 8002a50:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->EGR |= TIM_EGR_UG;
 8002a52:	4b26      	ldr	r3, [pc, #152]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	4a25      	ldr	r2, [pc, #148]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	6153      	str	r3, [r2, #20]

    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8002a5e:	4b24      	ldr	r3, [pc, #144]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a23      	ldr	r2, [pc, #140]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002a64:	f023 0301 	bic.w	r3, r3, #1
 8002a68:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 8002a6a:	e000      	b.n	8002a6e <arm_bdshot_rx_capture_A+0x86>
 8002a6c:	bf00      	nop
 8002a6e:	4b20      	ldr	r3, [pc, #128]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f8      	bne.n	8002a6c <arm_bdshot_rx_capture_A+0x84>

    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 8002a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002af4 <arm_bdshot_rx_capture_A+0x10c>)
 8002a7c:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002a80:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->IDR);
 8002a82:	4b1b      	ldr	r3, [pc, #108]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002a84:	4a1c      	ldr	r2, [pc, #112]	@ (8002af8 <arm_bdshot_rx_capture_A+0x110>)
 8002a86:	609a      	str	r2, [r3, #8]
    DMA2_Stream5->M0AR = (uint32_t)dshot_bb_buffer_rx_A;
 8002a88:	4b19      	ldr	r3, [pc, #100]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002afc <arm_bdshot_rx_capture_A+0x114>)
 8002a8c:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002a8e:	238a      	movs	r3, #138	@ 0x8a
 8002a90:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a98:	d302      	bcc.n	8002aa0 <arm_bdshot_rx_capture_A+0xb8>
 8002a9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a9e:	613b      	str	r3, [r7, #16]
    DMA2_Stream5->NDTR = ndtr;
 8002aa0:	4a13      	ldr	r2, [pc, #76]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 8002aa6:	4b16      	ldr	r3, [pc, #88]	@ (8002b00 <arm_bdshot_rx_capture_A+0x118>)
 8002aa8:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream5->CR = cr_val;
 8002aaa:	4a11      	ldr	r2, [pc, #68]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002ab0:	f3bf 8f4f 	dsb	sy
}
 8002ab4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ab6:	f3bf 8f6f 	isb	sy
}
 8002aba:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream5->CR |= DMA_SxCR_EN;
 8002abc:	4b0c      	ldr	r3, [pc, #48]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a0b      	ldr	r2, [pc, #44]	@ (8002af0 <arm_bdshot_rx_capture_A+0x108>)
 8002ac2:	f043 0301 	orr.w	r3, r3, #1
 8002ac6:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 8002ac8:	4b08      	ldr	r3, [pc, #32]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002ace:	4b07      	ldr	r3, [pc, #28]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a06      	ldr	r2, [pc, #24]	@ (8002aec <arm_bdshot_rx_capture_A+0x104>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	6013      	str	r3, [r2, #0]
}
 8002ada:	bf00      	nop
 8002adc:	371c      	adds	r7, #28
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	40020000 	.word	0x40020000
 8002aec:	40010000 	.word	0x40010000
 8002af0:	40026488 	.word	0x40026488
 8002af4:	40026400 	.word	0x40026400
 8002af8:	40020010 	.word	0x40020010
 8002afc:	200005d4 	.word	0x200005d4
 8002b00:	0c035410 	.word	0x0c035410

08002b04 <dshot_A_tx_configuration>:

void dshot_A_tx_configuration(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
    GPIOA->MODER |= (GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0);
 8002b0a:	4b29      	ldr	r3, [pc, #164]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a28      	ldr	r2, [pc, #160]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b10:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8002b14:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~(GPIO_MODER_MODER5_1 | GPIO_MODER_MODER6_1);
 8002b16:	4b26      	ldr	r3, [pc, #152]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a25      	ldr	r2, [pc, #148]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b1c:	f423 5320 	bic.w	r3, r3, #10240	@ 0x2800
 8002b20:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6);
 8002b22:	4b23      	ldr	r3, [pc, #140]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	4a22      	ldr	r2, [pc, #136]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b28:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002b2c:	6053      	str	r3, [r2, #4]
    GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR5_0 | GPIO_PUPDR_PUPDR6_0);
 8002b2e:	4b20      	ldr	r3, [pc, #128]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	4a1f      	ldr	r2, [pc, #124]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b34:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8002b38:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR5_1 | GPIO_PUPDR_PUPDR6_1);
 8002b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b40:	f423 5320 	bic.w	r3, r3, #10240	@ 0x2800
 8002b44:	60d3      	str	r3, [r2, #12]
    GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR6);
 8002b46:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	4a19      	ldr	r2, [pc, #100]	@ (8002bb0 <dshot_A_tx_configuration+0xac>)
 8002b4c:	f443 5370 	orr.w	r3, r3, #15360	@ 0x3c00
 8002b50:	6093      	str	r3, [r2, #8]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002b52:	4b18      	ldr	r3, [pc, #96]	@ (8002bb4 <dshot_A_tx_configuration+0xb0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a17      	ldr	r2, [pc, #92]	@ (8002bb4 <dshot_A_tx_configuration+0xb0>)
 8002b58:	f023 0301 	bic.w	r3, r3, #1
 8002b5c:	6013      	str	r3, [r2, #0]
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8002b5e:	4b16      	ldr	r3, [pc, #88]	@ (8002bb8 <dshot_A_tx_configuration+0xb4>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a15      	ldr	r2, [pc, #84]	@ (8002bb8 <dshot_A_tx_configuration+0xb4>)
 8002b64:	f023 0301 	bic.w	r3, r3, #1
 8002b68:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 8002b6a:	e000      	b.n	8002b6e <dshot_A_tx_configuration+0x6a>
 8002b6c:	bf00      	nop
 8002b6e:	4b12      	ldr	r3, [pc, #72]	@ (8002bb8 <dshot_A_tx_configuration+0xb4>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f8      	bne.n	8002b6c <dshot_A_tx_configuration+0x68>
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 8002b7a:	4b10      	ldr	r3, [pc, #64]	@ (8002bbc <dshot_A_tx_configuration+0xb8>)
 8002b7c:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002b80:	60da      	str	r2, [r3, #12]

    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->BSRR);
 8002b82:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb8 <dshot_A_tx_configuration+0xb4>)
 8002b84:	4a0e      	ldr	r2, [pc, #56]	@ (8002bc0 <dshot_A_tx_configuration+0xbc>)
 8002b86:	609a      	str	r2, [r3, #8]
    DMA2_Stream5->M0AR = (uint32_t)(dshot_bb_buffer_A);
 8002b88:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb8 <dshot_A_tx_configuration+0xb4>)
 8002b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8002bc4 <dshot_A_tx_configuration+0xc0>)
 8002b8c:	60da      	str	r2, [r3, #12]
    DMA2_Stream5->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb8 <dshot_A_tx_configuration+0xb4>)
 8002b90:	2282      	movs	r2, #130	@ 0x82
 8002b92:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_A = (6 << DMA_SxCR_CHSEL_Pos)
 8002b94:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <dshot_A_tx_configuration+0xc4>)
 8002b96:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream5->CR = cr_val_A | DMA_SxCR_DIR_0;
 8002b98:	4a07      	ldr	r2, [pc, #28]	@ (8002bb8 <dshot_A_tx_configuration+0xb4>)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ba0:	6013      	str	r3, [r2, #0]
}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	40020000 	.word	0x40020000
 8002bb4:	40010000 	.word	0x40010000
 8002bb8:	40026488 	.word	0x40026488
 8002bbc:	40026400 	.word	0x40026400
 8002bc0:	40020018 	.word	0x40020018
 8002bc4:	200003cc 	.word	0x200003cc
 8002bc8:	0c035410 	.word	0x0c035410

08002bcc <dshot_A_rx_processing>:

void dshot_A_rx_processing(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	e025      	b.n	8002c24 <dshot_A_rx_processing+0x58>
        if (motor_gpio_port[m] == 0 && (motor_gpio_pin_numbers[m] == 5 || motor_gpio_pin_numbers[m] == 6)) {
 8002bd8:	4a16      	ldr	r2, [pc, #88]	@ (8002c34 <dshot_A_rx_processing+0x68>)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	4413      	add	r3, r2
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d11c      	bne.n	8002c1e <dshot_A_rx_processing+0x52>
 8002be4:	4a14      	ldr	r2, [pc, #80]	@ (8002c38 <dshot_A_rx_processing+0x6c>)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4413      	add	r3, r2
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b05      	cmp	r3, #5
 8002bee:	d005      	beq.n	8002bfc <dshot_A_rx_processing+0x30>
 8002bf0:	4a11      	ldr	r2, [pc, #68]	@ (8002c38 <dshot_A_rx_processing+0x6c>)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	2b06      	cmp	r3, #6
 8002bfa:	d110      	bne.n	8002c1e <dshot_A_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 8002bfc:	4a0e      	ldr	r2, [pc, #56]	@ (8002c38 <dshot_A_rx_processing+0x6c>)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4413      	add	r3, r2
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 8002c06:	7afb      	ldrb	r3, [r7, #11]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	480c      	ldr	r0, [pc, #48]	@ (8002c3c <dshot_A_rx_processing+0x70>)
 8002c0c:	f7ff fa1a 	bl	8002044 <get_BDshot_response>
 8002c10:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	4619      	mov	r1, r3
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f7ff fb8b 	bl	8002334 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	3301      	adds	r3, #1
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2b09      	cmp	r3, #9
 8002c28:	ddd6      	ble.n	8002bd8 <dshot_A_rx_processing+0xc>
        }
    }
}
 8002c2a:	bf00      	nop
 8002c2c:	bf00      	nop
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	0800ea4c 	.word	0x0800ea4c
 8002c38:	0800ea58 	.word	0x0800ea58
 8002c3c:	200005d4 	.word	0x200005d4

08002c40 <arm_bdshot_rx_capture_B>:
    }
    return mask;
}

void arm_bdshot_rx_capture_B(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER0 | GPIO_MODER_MODER10);
 8002c46:	4b3c      	ldr	r3, [pc, #240]	@ (8002d38 <arm_bdshot_rx_capture_B+0xf8>)
 8002c48:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (0*2)) | (3U << (10*2)));
 8002c4a:	4b3b      	ldr	r3, [pc, #236]	@ (8002d38 <arm_bdshot_rx_capture_B+0xf8>)
 8002c4c:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (0*2)) | (1U << (10*2)));
 8002c4e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d3c <arm_bdshot_rx_capture_B+0xfc>)
 8002c50:	607b      	str	r3, [r7, #4]

    GPIOB->MODER &= ~pins_mask;
 8002c52:	4b3b      	ldr	r3, [pc, #236]	@ (8002d40 <arm_bdshot_rx_capture_B+0x100>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	4939      	ldr	r1, [pc, #228]	@ (8002d40 <arm_bdshot_rx_capture_B+0x100>)
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	600b      	str	r3, [r1, #0]
    GPIOB->PUPDR &= ~pupdr_clear_mask;
 8002c60:	4b37      	ldr	r3, [pc, #220]	@ (8002d40 <arm_bdshot_rx_capture_B+0x100>)
 8002c62:	68da      	ldr	r2, [r3, #12]
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	43db      	mvns	r3, r3
 8002c68:	4935      	ldr	r1, [pc, #212]	@ (8002d40 <arm_bdshot_rx_capture_B+0x100>)
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	60cb      	str	r3, [r1, #12]
    GPIOB->PUPDR |= pupdr_pullup_mask;
 8002c6e:	4b34      	ldr	r3, [pc, #208]	@ (8002d40 <arm_bdshot_rx_capture_B+0x100>)
 8002c70:	68da      	ldr	r2, [r3, #12]
 8002c72:	4933      	ldr	r1, [pc, #204]	@ (8002d40 <arm_bdshot_rx_capture_B+0x100>)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002c7a:	2346      	movs	r3, #70	@ 0x46
 8002c7c:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <arm_bdshot_rx_capture_B+0x48>
 8002c84:	2301      	movs	r3, #1
 8002c86:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002c88:	4b2e      	ldr	r3, [pc, #184]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a2d      	ldr	r2, [pc, #180]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002c8e:	f023 0301 	bic.w	r3, r3, #1
 8002c92:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002c94:	4a2b      	ldr	r2, [pc, #172]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR4 = sample_period/2;
 8002c9c:	4a29      	ldr	r2, [pc, #164]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	085b      	lsrs	r3, r3, #1
 8002ca2:	6413      	str	r3, [r2, #64]	@ 0x40
    TIM1->EGR |= TIM_EGR_UG;
 8002ca4:	4b27      	ldr	r3, [pc, #156]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	4a26      	ldr	r2, [pc, #152]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002caa:	f043 0301 	orr.w	r3, r3, #1
 8002cae:	6153      	str	r3, [r2, #20]

    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8002cb0:	4b25      	ldr	r3, [pc, #148]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a24      	ldr	r2, [pc, #144]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002cb6:	f023 0301 	bic.w	r3, r3, #1
 8002cba:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 8002cbc:	e000      	b.n	8002cc0 <arm_bdshot_rx_capture_B+0x80>
 8002cbe:	bf00      	nop
 8002cc0:	4b21      	ldr	r3, [pc, #132]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1f8      	bne.n	8002cbe <arm_bdshot_rx_capture_B+0x7e>

    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 8002ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8002d4c <arm_bdshot_rx_capture_B+0x10c>)
 8002cce:	223d      	movs	r2, #61	@ 0x3d
 8002cd0:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;

    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->IDR);
 8002cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8002d50 <arm_bdshot_rx_capture_B+0x110>)
 8002cd6:	609a      	str	r2, [r3, #8]
    DMA2_Stream4->M0AR = (uint32_t)dshot_bb_buffer_rx_B;
 8002cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002cda:	4a1e      	ldr	r2, [pc, #120]	@ (8002d54 <arm_bdshot_rx_capture_B+0x114>)
 8002cdc:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002cde:	238a      	movs	r3, #138	@ 0x8a
 8002ce0:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ce8:	d302      	bcc.n	8002cf0 <arm_bdshot_rx_capture_B+0xb0>
 8002cea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002cee:	613b      	str	r3, [r7, #16]
    DMA2_Stream4->NDTR = ndtr;
 8002cf0:	4a15      	ldr	r2, [pc, #84]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 8002cf6:	4b18      	ldr	r3, [pc, #96]	@ (8002d58 <arm_bdshot_rx_capture_B+0x118>)
 8002cf8:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                   // | DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream4->CR = cr_val;
 8002cfa:	4a13      	ldr	r2, [pc, #76]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d00:	f3bf 8f4f 	dsb	sy
}
 8002d04:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d06:	f3bf 8f6f 	isb	sy
}
 8002d0a:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream4->CR |= DMA_SxCR_EN;
 8002d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a0d      	ldr	r2, [pc, #52]	@ (8002d48 <arm_bdshot_rx_capture_B+0x108>)
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 8002d18:	4b0a      	ldr	r3, [pc, #40]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002d1e:	4b09      	ldr	r3, [pc, #36]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a08      	ldr	r2, [pc, #32]	@ (8002d44 <arm_bdshot_rx_capture_B+0x104>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	6013      	str	r3, [r2, #0]
}
 8002d2a:	bf00      	nop
 8002d2c:	371c      	adds	r7, #28
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	00300003 	.word	0x00300003
 8002d3c:	00100001 	.word	0x00100001
 8002d40:	40020400 	.word	0x40020400
 8002d44:	40010000 	.word	0x40010000
 8002d48:	40026470 	.word	0x40026470
 8002d4c:	40026400 	.word	0x40026400
 8002d50:	40020410 	.word	0x40020410
 8002d54:	20000a04 	.word	0x20000a04
 8002d58:	0c035410 	.word	0x0c035410

08002d5c <dshot_B_tx_configuration>:

void dshot_B_tx_configuration(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
    GPIOB->MODER |= (GPIO_MODER_MODER0_0 | GPIO_MODER_MODER10_0);
 8002d62:	4b2b      	ldr	r3, [pc, #172]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a2a      	ldr	r2, [pc, #168]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002d68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d6c:	f043 0301 	orr.w	r3, r3, #1
 8002d70:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(GPIO_MODER_MODER0_1 | GPIO_MODER_MODER10_1);
 8002d72:	4b27      	ldr	r3, [pc, #156]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a26      	ldr	r2, [pc, #152]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002d78:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002d7c:	f023 0302 	bic.w	r3, r3, #2
 8002d80:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT10);
 8002d82:	4b23      	ldr	r3, [pc, #140]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	4a22      	ldr	r2, [pc, #136]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002d88:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR10_0);
 8002d92:	4b1f      	ldr	r3, [pc, #124]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	4a1e      	ldr	r2, [pc, #120]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002d98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR0_1 | GPIO_PUPDR_PUPDR10_1);
 8002da2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002da8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002dac:	f023 0302 	bic.w	r3, r3, #2
 8002db0:	60d3      	str	r3, [r2, #12]
    GPIOB->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR10);
 8002db2:	4b17      	ldr	r3, [pc, #92]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	4a16      	ldr	r2, [pc, #88]	@ (8002e10 <dshot_B_tx_configuration+0xb4>)
 8002db8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002dbc:	f043 0303 	orr.w	r3, r3, #3
 8002dc0:	6093      	str	r3, [r2, #8]

    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8002dc2:	4b14      	ldr	r3, [pc, #80]	@ (8002e14 <dshot_B_tx_configuration+0xb8>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a13      	ldr	r2, [pc, #76]	@ (8002e14 <dshot_B_tx_configuration+0xb8>)
 8002dc8:	f023 0301 	bic.w	r3, r3, #1
 8002dcc:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 8002dce:	e000      	b.n	8002dd2 <dshot_B_tx_configuration+0x76>
 8002dd0:	bf00      	nop
 8002dd2:	4b10      	ldr	r3, [pc, #64]	@ (8002e14 <dshot_B_tx_configuration+0xb8>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f8      	bne.n	8002dd0 <dshot_B_tx_configuration+0x74>
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 8002dde:	4b0e      	ldr	r3, [pc, #56]	@ (8002e18 <dshot_B_tx_configuration+0xbc>)
 8002de0:	223d      	movs	r2, #61	@ 0x3d
 8002de2:	60da      	str	r2, [r3, #12]

    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->BSRR);
 8002de4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e14 <dshot_B_tx_configuration+0xb8>)
 8002de6:	4a0d      	ldr	r2, [pc, #52]	@ (8002e1c <dshot_B_tx_configuration+0xc0>)
 8002de8:	609a      	str	r2, [r3, #8]
    DMA2_Stream4->M0AR = (uint32_t)(dshot_bb_buffer_B);
 8002dea:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <dshot_B_tx_configuration+0xb8>)
 8002dec:	4a0c      	ldr	r2, [pc, #48]	@ (8002e20 <dshot_B_tx_configuration+0xc4>)
 8002dee:	60da      	str	r2, [r3, #12]
    DMA2_Stream4->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002df0:	4b08      	ldr	r3, [pc, #32]	@ (8002e14 <dshot_B_tx_configuration+0xb8>)
 8002df2:	2282      	movs	r2, #130	@ 0x82
 8002df4:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_B = (6 << DMA_SxCR_CHSEL_Pos)
 8002df6:	4b0b      	ldr	r3, [pc, #44]	@ (8002e24 <dshot_B_tx_configuration+0xc8>)
 8002df8:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                     /// | DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream4->CR = cr_val_B | DMA_SxCR_DIR_0;
 8002dfa:	4a06      	ldr	r2, [pc, #24]	@ (8002e14 <dshot_B_tx_configuration+0xb8>)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e02:	6013      	str	r3, [r2, #0]
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr
 8002e10:	40020400 	.word	0x40020400
 8002e14:	40026470 	.word	0x40026470
 8002e18:	40026400 	.word	0x40026400
 8002e1c:	40020418 	.word	0x40020418
 8002e20:	200007fc 	.word	0x200007fc
 8002e24:	0c035410 	.word	0x0c035410

08002e28 <dshot_B_rx_processing>:

void dshot_B_rx_processing(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002e2e:	2300      	movs	r3, #0
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	e025      	b.n	8002e80 <dshot_B_rx_processing+0x58>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 8002e34:	4a16      	ldr	r2, [pc, #88]	@ (8002e90 <dshot_B_rx_processing+0x68>)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4413      	add	r3, r2
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d11c      	bne.n	8002e7a <dshot_B_rx_processing+0x52>
 8002e40:	4a14      	ldr	r2, [pc, #80]	@ (8002e94 <dshot_B_rx_processing+0x6c>)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	4413      	add	r3, r2
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d005      	beq.n	8002e58 <dshot_B_rx_processing+0x30>
 8002e4c:	4a11      	ldr	r2, [pc, #68]	@ (8002e94 <dshot_B_rx_processing+0x6c>)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	4413      	add	r3, r2
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	2b0a      	cmp	r3, #10
 8002e56:	d110      	bne.n	8002e7a <dshot_B_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 8002e58:	4a0e      	ldr	r2, [pc, #56]	@ (8002e94 <dshot_B_rx_processing+0x6c>)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 8002e62:	7afb      	ldrb	r3, [r7, #11]
 8002e64:	4619      	mov	r1, r3
 8002e66:	480c      	ldr	r0, [pc, #48]	@ (8002e98 <dshot_B_rx_processing+0x70>)
 8002e68:	f7ff f8ec 	bl	8002044 <get_BDshot_response>
 8002e6c:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	4619      	mov	r1, r3
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff fa5d 	bl	8002334 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2b09      	cmp	r3, #9
 8002e84:	ddd6      	ble.n	8002e34 <dshot_B_rx_processing+0xc>
        }
    }
}
 8002e86:	bf00      	nop
 8002e88:	bf00      	nop
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	0800ea4c 	.word	0x0800ea4c
 8002e94:	0800ea58 	.word	0x0800ea58
 8002e98:	20000a04 	.word	0x20000a04

08002e9c <arm_bdshot_rx_capture_C>:
    }
    return mask;
}

void arm_bdshot_rx_capture_C(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b087      	sub	sp, #28
 8002ea0:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER6 | GPIO_MODER_MODER8);
 8002ea2:	f44f 334c 	mov.w	r3, #208896	@ 0x33000
 8002ea6:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (6*2)) | (3U << (8*2)));
 8002ea8:	f44f 334c 	mov.w	r3, #208896	@ 0x33000
 8002eac:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (6*2)) | (1U << (8*2)));
 8002eae:	f44f 3388 	mov.w	r3, #69632	@ 0x11000
 8002eb2:	607b      	str	r3, [r7, #4]

    GPIOC->MODER &= ~pins_mask;
 8002eb4:	4b39      	ldr	r3, [pc, #228]	@ (8002f9c <arm_bdshot_rx_capture_C+0x100>)
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	4937      	ldr	r1, [pc, #220]	@ (8002f9c <arm_bdshot_rx_capture_C+0x100>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	600b      	str	r3, [r1, #0]
    GPIOC->PUPDR &= ~pupdr_clear_mask;
 8002ec2:	4b36      	ldr	r3, [pc, #216]	@ (8002f9c <arm_bdshot_rx_capture_C+0x100>)
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	4934      	ldr	r1, [pc, #208]	@ (8002f9c <arm_bdshot_rx_capture_C+0x100>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	60cb      	str	r3, [r1, #12]
    GPIOC->PUPDR |= pupdr_pullup_mask;
 8002ed0:	4b32      	ldr	r3, [pc, #200]	@ (8002f9c <arm_bdshot_rx_capture_C+0x100>)
 8002ed2:	68da      	ldr	r2, [r3, #12]
 8002ed4:	4931      	ldr	r1, [pc, #196]	@ (8002f9c <arm_bdshot_rx_capture_C+0x100>)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002edc:	2346      	movs	r3, #70	@ 0x46
 8002ede:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <arm_bdshot_rx_capture_C+0x4e>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002eea:	4b2d      	ldr	r3, [pc, #180]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a2c      	ldr	r2, [pc, #176]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002ef0:	f023 0301 	bic.w	r3, r3, #1
 8002ef4:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR1 = sample_period/2;
 8002efe:	4a28      	ldr	r2, [pc, #160]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	085b      	lsrs	r3, r3, #1
 8002f04:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->EGR |= TIM_EGR_UG;
 8002f06:	4b26      	ldr	r3, [pc, #152]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	4a25      	ldr	r2, [pc, #148]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002f0c:	f043 0301 	orr.w	r3, r3, #1
 8002f10:	6153      	str	r3, [r2, #20]

    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8002f12:	4b24      	ldr	r3, [pc, #144]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a23      	ldr	r2, [pc, #140]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f18:	f023 0301 	bic.w	r3, r3, #1
 8002f1c:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 8002f1e:	e000      	b.n	8002f22 <arm_bdshot_rx_capture_C+0x86>
 8002f20:	bf00      	nop
 8002f22:	4b20      	ldr	r3, [pc, #128]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f8      	bne.n	8002f20 <arm_bdshot_rx_capture_C+0x84>

    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 8002f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa8 <arm_bdshot_rx_capture_C+0x10c>)
 8002f30:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8002f34:	609a      	str	r2, [r3, #8]
                  DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;

    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->IDR);
 8002f36:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f38:	4a1c      	ldr	r2, [pc, #112]	@ (8002fac <arm_bdshot_rx_capture_C+0x110>)
 8002f3a:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->M0AR = (uint32_t)dshot_bb_buffer_rx_C;
 8002f3c:	4b19      	ldr	r3, [pc, #100]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002fb0 <arm_bdshot_rx_capture_C+0x114>)
 8002f40:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002f42:	238a      	movs	r3, #138	@ 0x8a
 8002f44:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f4c:	d302      	bcc.n	8002f54 <arm_bdshot_rx_capture_C+0xb8>
 8002f4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f52:	613b      	str	r3, [r7, #16]
    DMA2_Stream3->NDTR = ndtr;
 8002f54:	4a13      	ldr	r2, [pc, #76]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 8002f5a:	4b16      	ldr	r3, [pc, #88]	@ (8002fb4 <arm_bdshot_rx_capture_C+0x118>)
 8002f5c:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                   // | DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream3->CR = cr_val;
 8002f5e:	4a11      	ldr	r2, [pc, #68]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002f64:	f3bf 8f4f 	dsb	sy
}
 8002f68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f6a:	f3bf 8f6f 	isb	sy
}
 8002f6e:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream3->CR |= DMA_SxCR_EN;
 8002f70:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a0b      	ldr	r2, [pc, #44]	@ (8002fa4 <arm_bdshot_rx_capture_C+0x108>)
 8002f76:	f043 0301 	orr.w	r3, r3, #1
 8002f7a:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 8002f7c:	4b08      	ldr	r3, [pc, #32]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002f82:	4b07      	ldr	r3, [pc, #28]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a06      	ldr	r2, [pc, #24]	@ (8002fa0 <arm_bdshot_rx_capture_C+0x104>)
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	6013      	str	r3, [r2, #0]
}
 8002f8e:	bf00      	nop
 8002f90:	371c      	adds	r7, #28
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	40020800 	.word	0x40020800
 8002fa0:	40010000 	.word	0x40010000
 8002fa4:	40026458 	.word	0x40026458
 8002fa8:	40026400 	.word	0x40026400
 8002fac:	40020810 	.word	0x40020810
 8002fb0:	20000e34 	.word	0x20000e34
 8002fb4:	0c035410 	.word	0x0c035410

08002fb8 <dshot_C_tx_configuration>:

void dshot_C_tx_configuration(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
    GPIOC->MODER |= (GPIO_MODER_MODER6_0 | GPIO_MODER_MODER8_0);
 8002fbe:	4b26      	ldr	r3, [pc, #152]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a25      	ldr	r2, [pc, #148]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002fc4:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 8002fc8:	6013      	str	r3, [r2, #0]
    GPIOC->MODER &= ~(GPIO_MODER_MODER6_1 | GPIO_MODER_MODER8_1);
 8002fca:	4b23      	ldr	r3, [pc, #140]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a22      	ldr	r2, [pc, #136]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002fd0:	f423 3308 	bic.w	r3, r3, #139264	@ 0x22000
 8002fd4:	6013      	str	r3, [r2, #0]
    GPIOC->OTYPER &= ~(GPIO_OTYPER_OT6 | GPIO_OTYPER_OT8);
 8002fd6:	4b20      	ldr	r3, [pc, #128]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4a1f      	ldr	r2, [pc, #124]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002fdc:	f423 73a0 	bic.w	r3, r3, #320	@ 0x140
 8002fe0:	6053      	str	r3, [r2, #4]
    GPIOC->PUPDR |= (GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR8_0);
 8002fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002fe8:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 8002fec:	60d3      	str	r3, [r2, #12]
    GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR6_1 | GPIO_PUPDR_PUPDR8_1);
 8002fee:	4b1a      	ldr	r3, [pc, #104]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	4a19      	ldr	r2, [pc, #100]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002ff4:	f423 3308 	bic.w	r3, r3, #139264	@ 0x22000
 8002ff8:	60d3      	str	r3, [r2, #12]
    GPIOC->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR8);
 8002ffa:	4b17      	ldr	r3, [pc, #92]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	4a16      	ldr	r2, [pc, #88]	@ (8003058 <dshot_C_tx_configuration+0xa0>)
 8003000:	f443 334c 	orr.w	r3, r3, #208896	@ 0x33000
 8003004:	6093      	str	r3, [r2, #8]

    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8003006:	4b15      	ldr	r3, [pc, #84]	@ (800305c <dshot_C_tx_configuration+0xa4>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a14      	ldr	r2, [pc, #80]	@ (800305c <dshot_C_tx_configuration+0xa4>)
 800300c:	f023 0301 	bic.w	r3, r3, #1
 8003010:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 8003012:	e000      	b.n	8003016 <dshot_C_tx_configuration+0x5e>
 8003014:	bf00      	nop
 8003016:	4b11      	ldr	r3, [pc, #68]	@ (800305c <dshot_C_tx_configuration+0xa4>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1f8      	bne.n	8003014 <dshot_C_tx_configuration+0x5c>
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 8003022:	4b0f      	ldr	r3, [pc, #60]	@ (8003060 <dshot_C_tx_configuration+0xa8>)
 8003024:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8003028:	609a      	str	r2, [r3, #8]

    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->BSRR);
 800302a:	4b0c      	ldr	r3, [pc, #48]	@ (800305c <dshot_C_tx_configuration+0xa4>)
 800302c:	4a0d      	ldr	r2, [pc, #52]	@ (8003064 <dshot_C_tx_configuration+0xac>)
 800302e:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->M0AR = (uint32_t)(dshot_bb_buffer_C);
 8003030:	4b0a      	ldr	r3, [pc, #40]	@ (800305c <dshot_C_tx_configuration+0xa4>)
 8003032:	4a0d      	ldr	r2, [pc, #52]	@ (8003068 <dshot_C_tx_configuration+0xb0>)
 8003034:	60da      	str	r2, [r3, #12]
    DMA2_Stream3->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8003036:	4b09      	ldr	r3, [pc, #36]	@ (800305c <dshot_C_tx_configuration+0xa4>)
 8003038:	2282      	movs	r2, #130	@ 0x82
 800303a:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_C = (6 << DMA_SxCR_CHSEL_Pos)
 800303c:	4b0b      	ldr	r3, [pc, #44]	@ (800306c <dshot_C_tx_configuration+0xb4>)
 800303e:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream3->CR = cr_val_C | DMA_SxCR_DIR_0;
 8003040:	4a06      	ldr	r2, [pc, #24]	@ (800305c <dshot_C_tx_configuration+0xa4>)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003048:	6013      	str	r3, [r2, #0]
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	40020800 	.word	0x40020800
 800305c:	40026458 	.word	0x40026458
 8003060:	40026400 	.word	0x40026400
 8003064:	40020818 	.word	0x40020818
 8003068:	20000c2c 	.word	0x20000c2c
 800306c:	0c035410 	.word	0x0c035410

08003070 <dshot_C_rx_processing>:

void dshot_C_rx_processing(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	e025      	b.n	80030c8 <dshot_C_rx_processing+0x58>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 800307c:	4a16      	ldr	r2, [pc, #88]	@ (80030d8 <dshot_C_rx_processing+0x68>)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4413      	add	r3, r2
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	2b02      	cmp	r3, #2
 8003086:	d11c      	bne.n	80030c2 <dshot_C_rx_processing+0x52>
 8003088:	4a14      	ldr	r2, [pc, #80]	@ (80030dc <dshot_C_rx_processing+0x6c>)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	4413      	add	r3, r2
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b06      	cmp	r3, #6
 8003092:	d005      	beq.n	80030a0 <dshot_C_rx_processing+0x30>
 8003094:	4a11      	ldr	r2, [pc, #68]	@ (80030dc <dshot_C_rx_processing+0x6c>)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	4413      	add	r3, r2
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b08      	cmp	r3, #8
 800309e:	d110      	bne.n	80030c2 <dshot_C_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 80030a0:	4a0e      	ldr	r2, [pc, #56]	@ (80030dc <dshot_C_rx_processing+0x6c>)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	4413      	add	r3, r2
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 80030aa:	7afb      	ldrb	r3, [r7, #11]
 80030ac:	4619      	mov	r1, r3
 80030ae:	480c      	ldr	r0, [pc, #48]	@ (80030e0 <dshot_C_rx_processing+0x70>)
 80030b0:	f7fe ffc8 	bl	8002044 <get_BDshot_response>
 80030b4:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	4619      	mov	r1, r3
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff f939 	bl	8002334 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	3301      	adds	r3, #1
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2b09      	cmp	r3, #9
 80030cc:	ddd6      	ble.n	800307c <dshot_C_rx_processing+0xc>
        }
    }
}
 80030ce:	bf00      	nop
 80030d0:	bf00      	nop
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	0800ea4c 	.word	0x0800ea4c
 80030dc:	0800ea58 	.word	0x0800ea58
 80030e0:	20000e34 	.word	0x20000e34

080030e4 <arm_bdshot_rx_capture_D>:
    }
    return mask;
}

void arm_bdshot_rx_capture_D(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b087      	sub	sp, #28
 80030e8:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER12 | GPIO_MODER_MODER14);
 80030ea:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 80030ee:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (12*2)) | (3U << (14*2)));
 80030f0:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 80030f4:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (12*2)) | (1U << (14*2)));
 80030f6:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 80030fa:	607b      	str	r3, [r7, #4]

    GPIOD->MODER &= ~pins_mask;
 80030fc:	4b39      	ldr	r3, [pc, #228]	@ (80031e4 <arm_bdshot_rx_capture_D+0x100>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	43db      	mvns	r3, r3
 8003104:	4937      	ldr	r1, [pc, #220]	@ (80031e4 <arm_bdshot_rx_capture_D+0x100>)
 8003106:	4013      	ands	r3, r2
 8003108:	600b      	str	r3, [r1, #0]
    GPIOD->PUPDR &= ~pupdr_clear_mask;
 800310a:	4b36      	ldr	r3, [pc, #216]	@ (80031e4 <arm_bdshot_rx_capture_D+0x100>)
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	43db      	mvns	r3, r3
 8003112:	4934      	ldr	r1, [pc, #208]	@ (80031e4 <arm_bdshot_rx_capture_D+0x100>)
 8003114:	4013      	ands	r3, r2
 8003116:	60cb      	str	r3, [r1, #12]
    GPIOD->PUPDR |= pupdr_pullup_mask;
 8003118:	4b32      	ldr	r3, [pc, #200]	@ (80031e4 <arm_bdshot_rx_capture_D+0x100>)
 800311a:	68da      	ldr	r2, [r3, #12]
 800311c:	4931      	ldr	r1, [pc, #196]	@ (80031e4 <arm_bdshot_rx_capture_D+0x100>)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4313      	orrs	r3, r2
 8003122:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8003124:	2346      	movs	r3, #70	@ 0x46
 8003126:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <arm_bdshot_rx_capture_D+0x4e>
 800312e:	2301      	movs	r3, #1
 8003130:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8003132:	4b2d      	ldr	r3, [pc, #180]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a2c      	ldr	r2, [pc, #176]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 8003138:	f023 0301 	bic.w	r3, r3, #1
 800313c:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 800313e:	4a2a      	ldr	r2, [pc, #168]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	3b01      	subs	r3, #1
 8003144:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR3 = sample_period/2;
 8003146:	4a28      	ldr	r2, [pc, #160]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	085b      	lsrs	r3, r3, #1
 800314c:	63d3      	str	r3, [r2, #60]	@ 0x3c
    TIM1->EGR |= TIM_EGR_UG;
 800314e:	4b26      	ldr	r3, [pc, #152]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	4a25      	ldr	r2, [pc, #148]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 8003154:	f043 0301 	orr.w	r3, r3, #1
 8003158:	6153      	str	r3, [r2, #20]

    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 800315a:	4b24      	ldr	r3, [pc, #144]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a23      	ldr	r2, [pc, #140]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 8003160:	f023 0301 	bic.w	r3, r3, #1
 8003164:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 8003166:	e000      	b.n	800316a <arm_bdshot_rx_capture_D+0x86>
 8003168:	bf00      	nop
 800316a:	4b20      	ldr	r3, [pc, #128]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1f8      	bne.n	8003168 <arm_bdshot_rx_capture_D+0x84>

    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 8003176:	4b1e      	ldr	r3, [pc, #120]	@ (80031f0 <arm_bdshot_rx_capture_D+0x10c>)
 8003178:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 800317c:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->IDR);
 800317e:	4b1b      	ldr	r3, [pc, #108]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 8003180:	4a1c      	ldr	r2, [pc, #112]	@ (80031f4 <arm_bdshot_rx_capture_D+0x110>)
 8003182:	609a      	str	r2, [r3, #8]
    DMA2_Stream6->M0AR = (uint32_t)dshot_bb_buffer_rx_D;
 8003184:	4b19      	ldr	r3, [pc, #100]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 8003186:	4a1c      	ldr	r2, [pc, #112]	@ (80031f8 <arm_bdshot_rx_capture_D+0x114>)
 8003188:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 800318a:	238a      	movs	r3, #138	@ 0x8a
 800318c:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003194:	d302      	bcc.n	800319c <arm_bdshot_rx_capture_D+0xb8>
 8003196:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800319a:	613b      	str	r3, [r7, #16]
    DMA2_Stream6->NDTR = ndtr;
 800319c:	4a13      	ldr	r2, [pc, #76]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 80031a2:	4b16      	ldr	r3, [pc, #88]	@ (80031fc <arm_bdshot_rx_capture_D+0x118>)
 80031a4:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream6->CR = cr_val;
 80031a6:	4a11      	ldr	r2, [pc, #68]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80031ac:	f3bf 8f4f 	dsb	sy
}
 80031b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80031b2:	f3bf 8f6f 	isb	sy
}
 80031b6:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream6->CR |= DMA_SxCR_EN;
 80031b8:	4b0c      	ldr	r3, [pc, #48]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a0b      	ldr	r2, [pc, #44]	@ (80031ec <arm_bdshot_rx_capture_D+0x108>)
 80031be:	f043 0301 	orr.w	r3, r3, #1
 80031c2:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 80031c4:	4b08      	ldr	r3, [pc, #32]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 80031ca:	4b07      	ldr	r3, [pc, #28]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a06      	ldr	r2, [pc, #24]	@ (80031e8 <arm_bdshot_rx_capture_D+0x104>)
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	6013      	str	r3, [r2, #0]
}
 80031d6:	bf00      	nop
 80031d8:	371c      	adds	r7, #28
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	40020c00 	.word	0x40020c00
 80031e8:	40010000 	.word	0x40010000
 80031ec:	400264a0 	.word	0x400264a0
 80031f0:	40026400 	.word	0x40026400
 80031f4:	40020c10 	.word	0x40020c10
 80031f8:	20001264 	.word	0x20001264
 80031fc:	0c035410 	.word	0x0c035410

08003200 <dshot_D_tx_configuration>:

void dshot_D_tx_configuration(void)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
    GPIOD->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER14_0);
 8003206:	4b26      	ldr	r3, [pc, #152]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a25      	ldr	r2, [pc, #148]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 800320c:	f043 5388 	orr.w	r3, r3, #285212672	@ 0x11000000
 8003210:	6013      	str	r3, [r2, #0]
    GPIOD->MODER &= ~(GPIO_MODER_MODER12_1 | GPIO_MODER_MODER14_1);
 8003212:	4b23      	ldr	r3, [pc, #140]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a22      	ldr	r2, [pc, #136]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003218:	f023 5308 	bic.w	r3, r3, #570425344	@ 0x22000000
 800321c:	6013      	str	r3, [r2, #0]
    GPIOD->OTYPER &= ~(GPIO_OTYPER_OT12 | GPIO_OTYPER_OT14);
 800321e:	4b20      	ldr	r3, [pc, #128]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	4a1f      	ldr	r2, [pc, #124]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003224:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 8003228:	6053      	str	r3, [r2, #4]
    GPIOD->PUPDR |= (GPIO_PUPDR_PUPDR12_0 | GPIO_PUPDR_PUPDR14_0);
 800322a:	4b1d      	ldr	r3, [pc, #116]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	4a1c      	ldr	r2, [pc, #112]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003230:	f043 5388 	orr.w	r3, r3, #285212672	@ 0x11000000
 8003234:	60d3      	str	r3, [r2, #12]
    GPIOD->PUPDR &= ~(GPIO_PUPDR_PUPDR12_1 | GPIO_PUPDR_PUPDR14_1);
 8003236:	4b1a      	ldr	r3, [pc, #104]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	4a19      	ldr	r2, [pc, #100]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 800323c:	f023 5308 	bic.w	r3, r3, #570425344	@ 0x22000000
 8003240:	60d3      	str	r3, [r2, #12]
    GPIOD->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR12 | GPIO_OSPEEDER_OSPEEDR14);
 8003242:	4b17      	ldr	r3, [pc, #92]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	4a16      	ldr	r2, [pc, #88]	@ (80032a0 <dshot_D_tx_configuration+0xa0>)
 8003248:	f043 534c 	orr.w	r3, r3, #855638016	@ 0x33000000
 800324c:	6093      	str	r3, [r2, #8]

    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 800324e:	4b15      	ldr	r3, [pc, #84]	@ (80032a4 <dshot_D_tx_configuration+0xa4>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a14      	ldr	r2, [pc, #80]	@ (80032a4 <dshot_D_tx_configuration+0xa4>)
 8003254:	f023 0301 	bic.w	r3, r3, #1
 8003258:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 800325a:	e000      	b.n	800325e <dshot_D_tx_configuration+0x5e>
 800325c:	bf00      	nop
 800325e:	4b11      	ldr	r3, [pc, #68]	@ (80032a4 <dshot_D_tx_configuration+0xa4>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1f8      	bne.n	800325c <dshot_D_tx_configuration+0x5c>
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 800326a:	4b0f      	ldr	r3, [pc, #60]	@ (80032a8 <dshot_D_tx_configuration+0xa8>)
 800326c:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8003270:	60da      	str	r2, [r3, #12]

    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->BSRR);
 8003272:	4b0c      	ldr	r3, [pc, #48]	@ (80032a4 <dshot_D_tx_configuration+0xa4>)
 8003274:	4a0d      	ldr	r2, [pc, #52]	@ (80032ac <dshot_D_tx_configuration+0xac>)
 8003276:	609a      	str	r2, [r3, #8]
    DMA2_Stream6->M0AR = (uint32_t)(dshot_bb_buffer_D);
 8003278:	4b0a      	ldr	r3, [pc, #40]	@ (80032a4 <dshot_D_tx_configuration+0xa4>)
 800327a:	4a0d      	ldr	r2, [pc, #52]	@ (80032b0 <dshot_D_tx_configuration+0xb0>)
 800327c:	60da      	str	r2, [r3, #12]
    DMA2_Stream6->NDTR = DSHOT_BB_BUFFER_LENGTH;
 800327e:	4b09      	ldr	r3, [pc, #36]	@ (80032a4 <dshot_D_tx_configuration+0xa4>)
 8003280:	2282      	movs	r2, #130	@ 0x82
 8003282:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_D = (6 << DMA_SxCR_CHSEL_Pos)
 8003284:	4b0b      	ldr	r3, [pc, #44]	@ (80032b4 <dshot_D_tx_configuration+0xb4>)
 8003286:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream6->CR = cr_val_D | DMA_SxCR_DIR_0;
 8003288:	4a06      	ldr	r2, [pc, #24]	@ (80032a4 <dshot_D_tx_configuration+0xa4>)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003290:	6013      	str	r3, [r2, #0]
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	40020c00 	.word	0x40020c00
 80032a4:	400264a0 	.word	0x400264a0
 80032a8:	40026400 	.word	0x40026400
 80032ac:	40020c18 	.word	0x40020c18
 80032b0:	2000105c 	.word	0x2000105c
 80032b4:	0c035410 	.word	0x0c035410

080032b8 <dshot_D_rx_processing>:

void dshot_D_rx_processing(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]
 80032c2:	e025      	b.n	8003310 <dshot_D_rx_processing+0x58>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 80032c4:	4a16      	ldr	r2, [pc, #88]	@ (8003320 <dshot_D_rx_processing+0x68>)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	4413      	add	r3, r2
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	d11c      	bne.n	800330a <dshot_D_rx_processing+0x52>
 80032d0:	4a14      	ldr	r2, [pc, #80]	@ (8003324 <dshot_D_rx_processing+0x6c>)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	4413      	add	r3, r2
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	2b0c      	cmp	r3, #12
 80032da:	d005      	beq.n	80032e8 <dshot_D_rx_processing+0x30>
 80032dc:	4a11      	ldr	r2, [pc, #68]	@ (8003324 <dshot_D_rx_processing+0x6c>)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	4413      	add	r3, r2
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2b0e      	cmp	r3, #14
 80032e6:	d110      	bne.n	800330a <dshot_D_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 80032e8:	4a0e      	ldr	r2, [pc, #56]	@ (8003324 <dshot_D_rx_processing+0x6c>)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	4413      	add	r3, r2
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 80032f2:	7afb      	ldrb	r3, [r7, #11]
 80032f4:	4619      	mov	r1, r3
 80032f6:	480c      	ldr	r0, [pc, #48]	@ (8003328 <dshot_D_rx_processing+0x70>)
 80032f8:	f7fe fea4 	bl	8002044 <get_BDshot_response>
 80032fc:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	b2db      	uxtb	r3, r3
 8003302:	4619      	mov	r1, r3
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f7ff f815 	bl	8002334 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	3301      	adds	r3, #1
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2b09      	cmp	r3, #9
 8003314:	ddd6      	ble.n	80032c4 <dshot_D_rx_processing+0xc>
        }
    }
}
 8003316:	bf00      	nop
 8003318:	bf00      	nop
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	0800ea4c 	.word	0x0800ea4c
 8003324:	0800ea58 	.word	0x0800ea58
 8003328:	20001264 	.word	0x20001264

0800332c <arm_bdshot_rx_capture_E>:
    }
    return mask;
}

void arm_bdshot_rx_capture_E(void)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER9 | GPIO_MODER_MODER13);
 8003332:	4b3a      	ldr	r3, [pc, #232]	@ (800341c <arm_bdshot_rx_capture_E+0xf0>)
 8003334:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (9*2)) | (3U << (13*2)));
 8003336:	4b39      	ldr	r3, [pc, #228]	@ (800341c <arm_bdshot_rx_capture_E+0xf0>)
 8003338:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (9*2)) | (1U << (13*2)));
 800333a:	4b39      	ldr	r3, [pc, #228]	@ (8003420 <arm_bdshot_rx_capture_E+0xf4>)
 800333c:	607b      	str	r3, [r7, #4]

    GPIOE->MODER &= ~pins_mask;
 800333e:	4b39      	ldr	r3, [pc, #228]	@ (8003424 <arm_bdshot_rx_capture_E+0xf8>)
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	43db      	mvns	r3, r3
 8003346:	4937      	ldr	r1, [pc, #220]	@ (8003424 <arm_bdshot_rx_capture_E+0xf8>)
 8003348:	4013      	ands	r3, r2
 800334a:	600b      	str	r3, [r1, #0]
    GPIOE->PUPDR &= ~pupdr_clear_mask;
 800334c:	4b35      	ldr	r3, [pc, #212]	@ (8003424 <arm_bdshot_rx_capture_E+0xf8>)
 800334e:	68da      	ldr	r2, [r3, #12]
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	43db      	mvns	r3, r3
 8003354:	4933      	ldr	r1, [pc, #204]	@ (8003424 <arm_bdshot_rx_capture_E+0xf8>)
 8003356:	4013      	ands	r3, r2
 8003358:	60cb      	str	r3, [r1, #12]
    GPIOE->PUPDR |= pupdr_pullup_mask;
 800335a:	4b32      	ldr	r3, [pc, #200]	@ (8003424 <arm_bdshot_rx_capture_E+0xf8>)
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	4931      	ldr	r1, [pc, #196]	@ (8003424 <arm_bdshot_rx_capture_E+0xf8>)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4313      	orrs	r3, r2
 8003364:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8003366:	2346      	movs	r3, #70	@ 0x46
 8003368:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d101      	bne.n	8003374 <arm_bdshot_rx_capture_E+0x48>
 8003370:	2301      	movs	r3, #1
 8003372:	617b      	str	r3, [r7, #20]

    TIM8->CR1 &= ~TIM_CR1_CEN;
 8003374:	4b2c      	ldr	r3, [pc, #176]	@ (8003428 <arm_bdshot_rx_capture_E+0xfc>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a2b      	ldr	r2, [pc, #172]	@ (8003428 <arm_bdshot_rx_capture_E+0xfc>)
 800337a:	f023 0301 	bic.w	r3, r3, #1
 800337e:	6013      	str	r3, [r2, #0]
    TIM8->ARR = sample_period - 1;
 8003380:	4a29      	ldr	r2, [pc, #164]	@ (8003428 <arm_bdshot_rx_capture_E+0xfc>)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	3b01      	subs	r3, #1
 8003386:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM8->EGR |= TIM_EGR_UG;
 8003388:	4b27      	ldr	r3, [pc, #156]	@ (8003428 <arm_bdshot_rx_capture_E+0xfc>)
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	4a26      	ldr	r2, [pc, #152]	@ (8003428 <arm_bdshot_rx_capture_E+0xfc>)
 800338e:	f043 0301 	orr.w	r3, r3, #1
 8003392:	6153      	str	r3, [r2, #20]

    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8003394:	4b25      	ldr	r3, [pc, #148]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a24      	ldr	r2, [pc, #144]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 800339a:	f023 0301 	bic.w	r3, r3, #1
 800339e:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 80033a0:	e000      	b.n	80033a4 <arm_bdshot_rx_capture_E+0x78>
 80033a2:	bf00      	nop
 80033a4:	4b21      	ldr	r3, [pc, #132]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1f8      	bne.n	80033a2 <arm_bdshot_rx_capture_E+0x76>

    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 80033b0:	4b1f      	ldr	r3, [pc, #124]	@ (8003430 <arm_bdshot_rx_capture_E+0x104>)
 80033b2:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80033b6:	609a      	str	r2, [r3, #8]
                  DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;

    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->IDR);
 80033b8:	4b1c      	ldr	r3, [pc, #112]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 80033ba:	4a1e      	ldr	r2, [pc, #120]	@ (8003434 <arm_bdshot_rx_capture_E+0x108>)
 80033bc:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->M0AR = (uint32_t)dshot_bb_buffer_rx_E;
 80033be:	4b1b      	ldr	r3, [pc, #108]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 80033c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003438 <arm_bdshot_rx_capture_E+0x10c>)
 80033c2:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 80033c4:	238a      	movs	r3, #138	@ 0x8a
 80033c6:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033ce:	d302      	bcc.n	80033d6 <arm_bdshot_rx_capture_E+0xaa>
 80033d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80033d4:	613b      	str	r3, [r7, #16]
    DMA2_Stream1->NDTR = ndtr;
 80033d6:	4a15      	ldr	r2, [pc, #84]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (7 << DMA_SxCR_CHSEL_Pos)  // Channel 7 for TIM8_UP
 80033dc:	4b17      	ldr	r3, [pc, #92]	@ (800343c <arm_bdshot_rx_capture_E+0x110>)
 80033de:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream1->CR = cr_val;
 80033e0:	4a12      	ldr	r2, [pc, #72]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80033e6:	f3bf 8f4f 	dsb	sy
}
 80033ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80033ec:	f3bf 8f6f 	isb	sy
}
 80033f0:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream1->CR |= DMA_SxCR_EN;
 80033f2:	4b0e      	ldr	r3, [pc, #56]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a0d      	ldr	r2, [pc, #52]	@ (800342c <arm_bdshot_rx_capture_E+0x100>)
 80033f8:	f043 0301 	orr.w	r3, r3, #1
 80033fc:	6013      	str	r3, [r2, #0]
    TIM8->CNT = 0;
 80033fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003428 <arm_bdshot_rx_capture_E+0xfc>)
 8003400:	2200      	movs	r2, #0
 8003402:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM8->CR1 |= TIM_CR1_CEN;
 8003404:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <arm_bdshot_rx_capture_E+0xfc>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a07      	ldr	r2, [pc, #28]	@ (8003428 <arm_bdshot_rx_capture_E+0xfc>)
 800340a:	f043 0301 	orr.w	r3, r3, #1
 800340e:	6013      	str	r3, [r2, #0]
}
 8003410:	bf00      	nop
 8003412:	371c      	adds	r7, #28
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr
 800341c:	0c0c0000 	.word	0x0c0c0000
 8003420:	04040000 	.word	0x04040000
 8003424:	40021000 	.word	0x40021000
 8003428:	40010400 	.word	0x40010400
 800342c:	40026428 	.word	0x40026428
 8003430:	40026400 	.word	0x40026400
 8003434:	40021010 	.word	0x40021010
 8003438:	20001694 	.word	0x20001694
 800343c:	0e035410 	.word	0x0e035410

08003440 <dshot_E_tx_configuration>:

void dshot_E_tx_configuration(void)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
    GPIOE->MODER |= (GPIO_MODER_MODER9_0 | GPIO_MODER_MODER13_0);
 8003446:	4b2e      	ldr	r3, [pc, #184]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a2d      	ldr	r2, [pc, #180]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 800344c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003450:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003454:	6013      	str	r3, [r2, #0]
    GPIOE->MODER &= ~(GPIO_MODER_MODER9_1 | GPIO_MODER_MODER13_1);
 8003456:	4b2a      	ldr	r3, [pc, #168]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a29      	ldr	r2, [pc, #164]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 800345c:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8003460:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003464:	6013      	str	r3, [r2, #0]
    GPIOE->OTYPER &= ~(GPIO_OTYPER_OT9 | GPIO_OTYPER_OT13);
 8003466:	4b26      	ldr	r3, [pc, #152]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4a25      	ldr	r2, [pc, #148]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 800346c:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8003470:	6053      	str	r3, [r2, #4]
    GPIOE->PUPDR |= (GPIO_PUPDR_PUPDR9_0 | GPIO_PUPDR_PUPDR13_0);
 8003472:	4b23      	ldr	r3, [pc, #140]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	4a22      	ldr	r2, [pc, #136]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003478:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800347c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003480:	60d3      	str	r3, [r2, #12]
    GPIOE->PUPDR &= ~(GPIO_PUPDR_PUPDR9_1 | GPIO_PUPDR_PUPDR13_1);
 8003482:	4b1f      	ldr	r3, [pc, #124]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	4a1e      	ldr	r2, [pc, #120]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003488:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800348c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003490:	60d3      	str	r3, [r2, #12]
    GPIOE->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR13);
 8003492:	4b1b      	ldr	r3, [pc, #108]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	4a1a      	ldr	r2, [pc, #104]	@ (8003500 <dshot_E_tx_configuration+0xc0>)
 8003498:	f043 6340 	orr.w	r3, r3, #201326592	@ 0xc000000
 800349c:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 80034a0:	6093      	str	r3, [r2, #8]

    TIM8->CR1 &= ~TIM_CR1_CEN;
 80034a2:	4b18      	ldr	r3, [pc, #96]	@ (8003504 <dshot_E_tx_configuration+0xc4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a17      	ldr	r2, [pc, #92]	@ (8003504 <dshot_E_tx_configuration+0xc4>)
 80034a8:	f023 0301 	bic.w	r3, r3, #1
 80034ac:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 80034ae:	4b16      	ldr	r3, [pc, #88]	@ (8003508 <dshot_E_tx_configuration+0xc8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a15      	ldr	r2, [pc, #84]	@ (8003508 <dshot_E_tx_configuration+0xc8>)
 80034b4:	f023 0301 	bic.w	r3, r3, #1
 80034b8:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 80034ba:	e000      	b.n	80034be <dshot_E_tx_configuration+0x7e>
 80034bc:	bf00      	nop
 80034be:	4b12      	ldr	r3, [pc, #72]	@ (8003508 <dshot_E_tx_configuration+0xc8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1f8      	bne.n	80034bc <dshot_E_tx_configuration+0x7c>
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 80034ca:	4b10      	ldr	r3, [pc, #64]	@ (800350c <dshot_E_tx_configuration+0xcc>)
 80034cc:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80034d0:	609a      	str	r2, [r3, #8]

    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->BSRR);
 80034d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003508 <dshot_E_tx_configuration+0xc8>)
 80034d4:	4a0e      	ldr	r2, [pc, #56]	@ (8003510 <dshot_E_tx_configuration+0xd0>)
 80034d6:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->M0AR = (uint32_t)(dshot_bb_buffer_E);
 80034d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003508 <dshot_E_tx_configuration+0xc8>)
 80034da:	4a0e      	ldr	r2, [pc, #56]	@ (8003514 <dshot_E_tx_configuration+0xd4>)
 80034dc:	60da      	str	r2, [r3, #12]
    DMA2_Stream1->NDTR = DSHOT_BB_BUFFER_LENGTH;
 80034de:	4b0a      	ldr	r3, [pc, #40]	@ (8003508 <dshot_E_tx_configuration+0xc8>)
 80034e0:	2282      	movs	r2, #130	@ 0x82
 80034e2:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_E = (7 << DMA_SxCR_CHSEL_Pos)  // Channel 7 for TIM8_UP
 80034e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003518 <dshot_E_tx_configuration+0xd8>)
 80034e6:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                     // | DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream1->CR = cr_val_E | DMA_SxCR_DIR_0;
 80034e8:	4a07      	ldr	r2, [pc, #28]	@ (8003508 <dshot_E_tx_configuration+0xc8>)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034f0:	6013      	str	r3, [r2, #0]
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40021000 	.word	0x40021000
 8003504:	40010400 	.word	0x40010400
 8003508:	40026428 	.word	0x40026428
 800350c:	40026400 	.word	0x40026400
 8003510:	40021018 	.word	0x40021018
 8003514:	2000148c 	.word	0x2000148c
 8003518:	0e035410 	.word	0x0e035410

0800351c <dshot_E_rx_processing>:

void dshot_E_rx_processing(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8003522:	2300      	movs	r3, #0
 8003524:	60fb      	str	r3, [r7, #12]
 8003526:	e025      	b.n	8003574 <dshot_E_rx_processing+0x58>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8003528:	4a16      	ldr	r2, [pc, #88]	@ (8003584 <dshot_E_rx_processing+0x68>)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4413      	add	r3, r2
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	2b04      	cmp	r3, #4
 8003532:	d11c      	bne.n	800356e <dshot_E_rx_processing+0x52>
 8003534:	4a14      	ldr	r2, [pc, #80]	@ (8003588 <dshot_E_rx_processing+0x6c>)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	4413      	add	r3, r2
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	2b09      	cmp	r3, #9
 800353e:	d005      	beq.n	800354c <dshot_E_rx_processing+0x30>
 8003540:	4a11      	ldr	r2, [pc, #68]	@ (8003588 <dshot_E_rx_processing+0x6c>)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	4413      	add	r3, r2
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b0d      	cmp	r3, #13
 800354a:	d110      	bne.n	800356e <dshot_E_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 800354c:	4a0e      	ldr	r2, [pc, #56]	@ (8003588 <dshot_E_rx_processing+0x6c>)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4413      	add	r3, r2
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8003556:	7afb      	ldrb	r3, [r7, #11]
 8003558:	4619      	mov	r1, r3
 800355a:	480c      	ldr	r0, [pc, #48]	@ (800358c <dshot_E_rx_processing+0x70>)
 800355c:	f7fe fd72 	bl	8002044 <get_BDshot_response>
 8003560:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	b2db      	uxtb	r3, r3
 8003566:	4619      	mov	r1, r3
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7fe fee3 	bl	8002334 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	3301      	adds	r3, #1
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2b09      	cmp	r3, #9
 8003578:	ddd6      	ble.n	8003528 <dshot_E_rx_processing+0xc>
        }
    }
}
 800357a:	bf00      	nop
 800357c:	bf00      	nop
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	0800ea4c 	.word	0x0800ea4c
 8003588:	0800ea58 	.word	0x0800ea58
 800358c:	20001694 	.word	0x20001694

08003590 <DMA2_Stream5_IRQHandler>:

volatile uint8_t tim1_rx_done_count = 0;

void DMA2_Stream5_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF5) {
 8003594:	4b3f      	ldr	r3, [pc, #252]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800359c:	2b00      	cmp	r3, #0
 800359e:	d047      	beq.n	8003630 <DMA2_Stream5_IRQHandler+0xa0>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF5;
 80035a0:	4b3c      	ldr	r3, [pc, #240]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	4a3b      	ldr	r2, [pc, #236]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 80035a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80035aa:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_A) {
 80035ac:	4b3a      	ldr	r3, [pc, #232]	@ (8003698 <DMA2_Stream5_IRQHandler+0x108>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <DMA2_Stream5_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_A();
 80035b4:	f7ff fa18 	bl	80029e8 <arm_bdshot_rx_capture_A>

            bdshot_reception_A = false;
 80035b8:	4b37      	ldr	r3, [pc, #220]	@ (8003698 <DMA2_Stream5_IRQHandler+0x108>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	701a      	strb	r2, [r3, #0]
 80035be:	e037      	b.n	8003630 <DMA2_Stream5_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 80035c0:	4b36      	ldr	r3, [pc, #216]	@ (800369c <DMA2_Stream5_IRQHandler+0x10c>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a35      	ldr	r2, [pc, #212]	@ (800369c <DMA2_Stream5_IRQHandler+0x10c>)
 80035c6:	f023 0301 	bic.w	r3, r3, #1
 80035ca:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 80035cc:	e000      	b.n	80035d0 <DMA2_Stream5_IRQHandler+0x40>
 80035ce:	bf00      	nop
 80035d0:	4b32      	ldr	r3, [pc, #200]	@ (800369c <DMA2_Stream5_IRQHandler+0x10c>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1f8      	bne.n	80035ce <DMA2_Stream5_IRQHandler+0x3e>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80035dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 80035e2:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 80035e6:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

            telemetry_done_flag |= 0x01; // Signal main loop
 80035e8:	4b2d      	ldr	r3, [pc, #180]	@ (80036a0 <DMA2_Stream5_IRQHandler+0x110>)
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	f043 0301 	orr.w	r3, r3, #1
 80035f2:	b2da      	uxtb	r2, r3
 80035f4:	4b2a      	ldr	r3, [pc, #168]	@ (80036a0 <DMA2_Stream5_IRQHandler+0x110>)
 80035f6:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035f8:	b672      	cpsid	i
}
 80035fa:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 80035fc:	4b29      	ldr	r3, [pc, #164]	@ (80036a4 <DMA2_Stream5_IRQHandler+0x114>)
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	b2db      	uxtb	r3, r3
 8003602:	3301      	adds	r3, #1
 8003604:	b2da      	uxtb	r2, r3
 8003606:	4b27      	ldr	r3, [pc, #156]	@ (80036a4 <DMA2_Stream5_IRQHandler+0x114>)
 8003608:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 800360a:	4b26      	ldr	r3, [pc, #152]	@ (80036a4 <DMA2_Stream5_IRQHandler+0x114>)
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	b2db      	uxtb	r3, r3
 8003610:	2b04      	cmp	r3, #4
 8003612:	d108      	bne.n	8003626 <DMA2_Stream5_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003614:	4b24      	ldr	r3, [pc, #144]	@ (80036a8 <DMA2_Stream5_IRQHandler+0x118>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a23      	ldr	r2, [pc, #140]	@ (80036a8 <DMA2_Stream5_IRQHandler+0x118>)
 800361a:	f023 0301 	bic.w	r3, r3, #1
 800361e:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003620:	4b20      	ldr	r3, [pc, #128]	@ (80036a4 <DMA2_Stream5_IRQHandler+0x114>)
 8003622:	2200      	movs	r2, #0
 8003624:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003626:	b662      	cpsie	i
}
 8003628:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_A = true; // Reset state for next Tx cycle
 800362a:	4b1b      	ldr	r3, [pc, #108]	@ (8003698 <DMA2_Stream5_IRQHandler+0x108>)
 800362c:	2201      	movs	r2, #1
 800362e:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF5) DMA2->HIFCR |= DMA_HIFCR_CHTIF5;
 8003630:	4b18      	ldr	r3, [pc, #96]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003638:	2b00      	cmp	r3, #0
 800363a:	d005      	beq.n	8003648 <DMA2_Stream5_IRQHandler+0xb8>
 800363c:	4b15      	ldr	r3, [pc, #84]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	4a14      	ldr	r2, [pc, #80]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 8003642:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003646:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF5) DMA2->HIFCR |= DMA_HIFCR_CTEIF5;
 8003648:	4b12      	ldr	r3, [pc, #72]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <DMA2_Stream5_IRQHandler+0xd0>
 8003654:	4b0f      	ldr	r3, [pc, #60]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	4a0e      	ldr	r2, [pc, #56]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 800365a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800365e:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF5) DMA2->HIFCR |= DMA_HIFCR_CDMEIF5;
 8003660:	4b0c      	ldr	r3, [pc, #48]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <DMA2_Stream5_IRQHandler+0xe8>
 800366c:	4b09      	ldr	r3, [pc, #36]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	4a08      	ldr	r2, [pc, #32]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 8003672:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003676:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF5) DMA2->HIFCR |= DMA_HIFCR_CFEIF5;
 8003678:	4b06      	ldr	r3, [pc, #24]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003680:	2b00      	cmp	r3, #0
 8003682:	d005      	beq.n	8003690 <DMA2_Stream5_IRQHandler+0x100>
 8003684:	4b03      	ldr	r3, [pc, #12]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	4a02      	ldr	r2, [pc, #8]	@ (8003694 <DMA2_Stream5_IRQHandler+0x104>)
 800368a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800368e:	60d3      	str	r3, [r2, #12]
}
 8003690:	bf00      	nop
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40026400 	.word	0x40026400
 8003698:	2000000c 	.word	0x2000000c
 800369c:	40026488 	.word	0x40026488
 80036a0:	2000038c 	.word	0x2000038c
 80036a4:	200018bc 	.word	0x200018bc
 80036a8:	40010000 	.word	0x40010000

080036ac <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF4) {
 80036b2:	4b46      	ldr	r3, [pc, #280]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f003 0320 	and.w	r3, r3, #32
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d051      	beq.n	8003762 <DMA2_Stream4_IRQHandler+0xb6>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF4;
 80036be:	4b43      	ldr	r3, [pc, #268]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	4a42      	ldr	r2, [pc, #264]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 80036c4:	f043 0320 	orr.w	r3, r3, #32
 80036c8:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_B) {
 80036ca:	4b41      	ldr	r3, [pc, #260]	@ (80037d0 <DMA2_Stream4_IRQHandler+0x124>)
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00f      	beq.n	80036f2 <DMA2_Stream4_IRQHandler+0x46>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_B();
 80036d2:	f7ff fab5 	bl	8002c40 <arm_bdshot_rx_capture_B>
            for(volatile int i = 0; i < 100; i++) { __NOP(); }
 80036d6:	2300      	movs	r3, #0
 80036d8:	607b      	str	r3, [r7, #4]
 80036da:	e003      	b.n	80036e4 <DMA2_Stream4_IRQHandler+0x38>
 80036dc:	bf00      	nop
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3301      	adds	r3, #1
 80036e2:	607b      	str	r3, [r7, #4]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b63      	cmp	r3, #99	@ 0x63
 80036e8:	ddf8      	ble.n	80036dc <DMA2_Stream4_IRQHandler+0x30>
            bdshot_reception_B = false;
 80036ea:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <DMA2_Stream4_IRQHandler+0x124>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	701a      	strb	r2, [r3, #0]
 80036f0:	e037      	b.n	8003762 <DMA2_Stream4_IRQHandler+0xb6>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 80036f2:	4b38      	ldr	r3, [pc, #224]	@ (80037d4 <DMA2_Stream4_IRQHandler+0x128>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a37      	ldr	r2, [pc, #220]	@ (80037d4 <DMA2_Stream4_IRQHandler+0x128>)
 80036f8:	f023 0301 	bic.w	r3, r3, #1
 80036fc:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 80036fe:	e000      	b.n	8003702 <DMA2_Stream4_IRQHandler+0x56>
 8003700:	bf00      	nop
 8003702:	4b34      	ldr	r3, [pc, #208]	@ (80037d4 <DMA2_Stream4_IRQHandler+0x128>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1f8      	bne.n	8003700 <DMA2_Stream4_IRQHandler+0x54>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 800370e:	4b2f      	ldr	r3, [pc, #188]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	4a2e      	ldr	r2, [pc, #184]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 8003714:	f043 033d 	orr.w	r3, r3, #61	@ 0x3d
 8003718:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;

            telemetry_done_flag |= 0x02; // Signal main loop
 800371a:	4b2f      	ldr	r3, [pc, #188]	@ (80037d8 <DMA2_Stream4_IRQHandler+0x12c>)
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	b2db      	uxtb	r3, r3
 8003720:	f043 0302 	orr.w	r3, r3, #2
 8003724:	b2da      	uxtb	r2, r3
 8003726:	4b2c      	ldr	r3, [pc, #176]	@ (80037d8 <DMA2_Stream4_IRQHandler+0x12c>)
 8003728:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800372a:	b672      	cpsid	i
}
 800372c:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 800372e:	4b2b      	ldr	r3, [pc, #172]	@ (80037dc <DMA2_Stream4_IRQHandler+0x130>)
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	b2db      	uxtb	r3, r3
 8003734:	3301      	adds	r3, #1
 8003736:	b2da      	uxtb	r2, r3
 8003738:	4b28      	ldr	r3, [pc, #160]	@ (80037dc <DMA2_Stream4_IRQHandler+0x130>)
 800373a:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 800373c:	4b27      	ldr	r3, [pc, #156]	@ (80037dc <DMA2_Stream4_IRQHandler+0x130>)
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b04      	cmp	r3, #4
 8003744:	d108      	bne.n	8003758 <DMA2_Stream4_IRQHandler+0xac>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003746:	4b26      	ldr	r3, [pc, #152]	@ (80037e0 <DMA2_Stream4_IRQHandler+0x134>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a25      	ldr	r2, [pc, #148]	@ (80037e0 <DMA2_Stream4_IRQHandler+0x134>)
 800374c:	f023 0301 	bic.w	r3, r3, #1
 8003750:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003752:	4b22      	ldr	r3, [pc, #136]	@ (80037dc <DMA2_Stream4_IRQHandler+0x130>)
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003758:	b662      	cpsie	i
}
 800375a:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_B = true; // Reset state for next Tx cycle
 800375c:	4b1c      	ldr	r3, [pc, #112]	@ (80037d0 <DMA2_Stream4_IRQHandler+0x124>)
 800375e:	2201      	movs	r2, #1
 8003760:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF4) DMA2->HIFCR |= DMA_HIFCR_CHTIF4;
 8003762:	4b1a      	ldr	r3, [pc, #104]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b00      	cmp	r3, #0
 800376c:	d005      	beq.n	800377a <DMA2_Stream4_IRQHandler+0xce>
 800376e:	4b17      	ldr	r3, [pc, #92]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	4a16      	ldr	r2, [pc, #88]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 8003774:	f043 0310 	orr.w	r3, r3, #16
 8003778:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF4) DMA2->HIFCR |= DMA_HIFCR_CTEIF4;
 800377a:	4b14      	ldr	r3, [pc, #80]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	2b00      	cmp	r3, #0
 8003784:	d005      	beq.n	8003792 <DMA2_Stream4_IRQHandler+0xe6>
 8003786:	4b11      	ldr	r3, [pc, #68]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	4a10      	ldr	r2, [pc, #64]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 800378c:	f043 0308 	orr.w	r3, r3, #8
 8003790:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF4) DMA2->HIFCR |= DMA_HIFCR_CDMEIF4;
 8003792:	4b0e      	ldr	r3, [pc, #56]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	2b00      	cmp	r3, #0
 800379c:	d005      	beq.n	80037aa <DMA2_Stream4_IRQHandler+0xfe>
 800379e:	4b0b      	ldr	r3, [pc, #44]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	4a0a      	ldr	r2, [pc, #40]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 80037a4:	f043 0304 	orr.w	r3, r3, #4
 80037a8:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF4) DMA2->HIFCR |= DMA_HIFCR_CFEIF4;
 80037aa:	4b08      	ldr	r3, [pc, #32]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d005      	beq.n	80037c2 <DMA2_Stream4_IRQHandler+0x116>
 80037b6:	4b05      	ldr	r3, [pc, #20]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	4a04      	ldr	r2, [pc, #16]	@ (80037cc <DMA2_Stream4_IRQHandler+0x120>)
 80037bc:	f043 0301 	orr.w	r3, r3, #1
 80037c0:	60d3      	str	r3, [r2, #12]
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	40026400 	.word	0x40026400
 80037d0:	2000000d 	.word	0x2000000d
 80037d4:	40026470 	.word	0x40026470
 80037d8:	2000038c 	.word	0x2000038c
 80037dc:	200018bc 	.word	0x200018bc
 80037e0:	40010000 	.word	0x40010000

080037e4 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
    if (DMA2->LISR & DMA_LISR_TCIF3) {
 80037e8:	4b3f      	ldr	r3, [pc, #252]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d047      	beq.n	8003884 <DMA2_Stream3_IRQHandler+0xa0>
        DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 80037f4:	4b3c      	ldr	r3, [pc, #240]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	4a3b      	ldr	r2, [pc, #236]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80037fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80037fe:	6093      	str	r3, [r2, #8]

        if (bdshot_reception_C) {
 8003800:	4b3a      	ldr	r3, [pc, #232]	@ (80038ec <DMA2_Stream3_IRQHandler+0x108>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d005      	beq.n	8003814 <DMA2_Stream3_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_C();
 8003808:	f7ff fb48 	bl	8002e9c <arm_bdshot_rx_capture_C>
            bdshot_reception_C = false;
 800380c:	4b37      	ldr	r3, [pc, #220]	@ (80038ec <DMA2_Stream3_IRQHandler+0x108>)
 800380e:	2200      	movs	r2, #0
 8003810:	701a      	strb	r2, [r3, #0]
 8003812:	e037      	b.n	8003884 <DMA2_Stream3_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8003814:	4b36      	ldr	r3, [pc, #216]	@ (80038f0 <DMA2_Stream3_IRQHandler+0x10c>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a35      	ldr	r2, [pc, #212]	@ (80038f0 <DMA2_Stream3_IRQHandler+0x10c>)
 800381a:	f023 0301 	bic.w	r3, r3, #1
 800381e:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 8003820:	e000      	b.n	8003824 <DMA2_Stream3_IRQHandler+0x40>
 8003822:	bf00      	nop
 8003824:	4b32      	ldr	r3, [pc, #200]	@ (80038f0 <DMA2_Stream3_IRQHandler+0x10c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1f8      	bne.n	8003822 <DMA2_Stream3_IRQHandler+0x3e>
            DMA2->LIFCR |= DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 8003830:	4b2d      	ldr	r3, [pc, #180]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	4a2c      	ldr	r2, [pc, #176]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 8003836:	f043 6374 	orr.w	r3, r3, #255852544	@ 0xf400000
 800383a:	6093      	str	r3, [r2, #8]
                           DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;

            telemetry_done_flag |= 0x04; // Signal main loop
 800383c:	4b2d      	ldr	r3, [pc, #180]	@ (80038f4 <DMA2_Stream3_IRQHandler+0x110>)
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	f043 0304 	orr.w	r3, r3, #4
 8003846:	b2da      	uxtb	r2, r3
 8003848:	4b2a      	ldr	r3, [pc, #168]	@ (80038f4 <DMA2_Stream3_IRQHandler+0x110>)
 800384a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800384c:	b672      	cpsid	i
}
 800384e:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 8003850:	4b29      	ldr	r3, [pc, #164]	@ (80038f8 <DMA2_Stream3_IRQHandler+0x114>)
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	3301      	adds	r3, #1
 8003858:	b2da      	uxtb	r2, r3
 800385a:	4b27      	ldr	r3, [pc, #156]	@ (80038f8 <DMA2_Stream3_IRQHandler+0x114>)
 800385c:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 800385e:	4b26      	ldr	r3, [pc, #152]	@ (80038f8 <DMA2_Stream3_IRQHandler+0x114>)
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b04      	cmp	r3, #4
 8003866:	d108      	bne.n	800387a <DMA2_Stream3_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003868:	4b24      	ldr	r3, [pc, #144]	@ (80038fc <DMA2_Stream3_IRQHandler+0x118>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a23      	ldr	r2, [pc, #140]	@ (80038fc <DMA2_Stream3_IRQHandler+0x118>)
 800386e:	f023 0301 	bic.w	r3, r3, #1
 8003872:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003874:	4b20      	ldr	r3, [pc, #128]	@ (80038f8 <DMA2_Stream3_IRQHandler+0x114>)
 8003876:	2200      	movs	r2, #0
 8003878:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800387a:	b662      	cpsie	i
}
 800387c:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_C = true; // Reset state for next Tx cycle
 800387e:	4b1b      	ldr	r3, [pc, #108]	@ (80038ec <DMA2_Stream3_IRQHandler+0x108>)
 8003880:	2201      	movs	r2, #1
 8003882:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->LISR & DMA_LISR_HTIF3) DMA2->LIFCR |= DMA_LIFCR_CHTIF3;
 8003884:	4b18      	ldr	r3, [pc, #96]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <DMA2_Stream3_IRQHandler+0xb8>
 8003890:	4b15      	ldr	r3, [pc, #84]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	4a14      	ldr	r2, [pc, #80]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 8003896:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800389a:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_TEIF3) DMA2->LIFCR |= DMA_LIFCR_CTEIF3;
 800389c:	4b12      	ldr	r3, [pc, #72]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <DMA2_Stream3_IRQHandler+0xd0>
 80038a8:	4b0f      	ldr	r3, [pc, #60]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	4a0e      	ldr	r2, [pc, #56]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80038ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80038b2:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF3) DMA2->LIFCR |= DMA_LIFCR_CDMEIF3;
 80038b4:	4b0c      	ldr	r3, [pc, #48]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d005      	beq.n	80038cc <DMA2_Stream3_IRQHandler+0xe8>
 80038c0:	4b09      	ldr	r3, [pc, #36]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	4a08      	ldr	r2, [pc, #32]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80038c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038ca:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_FEIF3) DMA2->LIFCR |= DMA_LIFCR_CFEIF3;
 80038cc:	4b06      	ldr	r3, [pc, #24]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d005      	beq.n	80038e4 <DMA2_Stream3_IRQHandler+0x100>
 80038d8:	4b03      	ldr	r3, [pc, #12]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	4a02      	ldr	r2, [pc, #8]	@ (80038e8 <DMA2_Stream3_IRQHandler+0x104>)
 80038de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80038e2:	6093      	str	r3, [r2, #8]
}
 80038e4:	bf00      	nop
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40026400 	.word	0x40026400
 80038ec:	2000000e 	.word	0x2000000e
 80038f0:	40026458 	.word	0x40026458
 80038f4:	2000038c 	.word	0x2000038c
 80038f8:	200018bc 	.word	0x200018bc
 80038fc:	40010000 	.word	0x40010000

08003900 <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF6) {
 8003904:	4b3f      	ldr	r3, [pc, #252]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d047      	beq.n	80039a0 <DMA2_Stream6_IRQHandler+0xa0>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF6;
 8003910:	4b3c      	ldr	r3, [pc, #240]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	4a3b      	ldr	r2, [pc, #236]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 8003916:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800391a:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_D) {
 800391c:	4b3a      	ldr	r3, [pc, #232]	@ (8003a08 <DMA2_Stream6_IRQHandler+0x108>)
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <DMA2_Stream6_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_D();
 8003924:	f7ff fbde 	bl	80030e4 <arm_bdshot_rx_capture_D>
            bdshot_reception_D = false;
 8003928:	4b37      	ldr	r3, [pc, #220]	@ (8003a08 <DMA2_Stream6_IRQHandler+0x108>)
 800392a:	2200      	movs	r2, #0
 800392c:	701a      	strb	r2, [r3, #0]
 800392e:	e037      	b.n	80039a0 <DMA2_Stream6_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8003930:	4b36      	ldr	r3, [pc, #216]	@ (8003a0c <DMA2_Stream6_IRQHandler+0x10c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a35      	ldr	r2, [pc, #212]	@ (8003a0c <DMA2_Stream6_IRQHandler+0x10c>)
 8003936:	f023 0301 	bic.w	r3, r3, #1
 800393a:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 800393c:	e000      	b.n	8003940 <DMA2_Stream6_IRQHandler+0x40>
 800393e:	bf00      	nop
 8003940:	4b32      	ldr	r3, [pc, #200]	@ (8003a0c <DMA2_Stream6_IRQHandler+0x10c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0301 	and.w	r3, r3, #1
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f8      	bne.n	800393e <DMA2_Stream6_IRQHandler+0x3e>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 800394c:	4b2d      	ldr	r3, [pc, #180]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	4a2c      	ldr	r2, [pc, #176]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 8003952:	f443 1374 	orr.w	r3, r3, #3997696	@ 0x3d0000
 8003956:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

            telemetry_done_flag |= 0x08; // Signal main loop
 8003958:	4b2d      	ldr	r3, [pc, #180]	@ (8003a10 <DMA2_Stream6_IRQHandler+0x110>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	b2db      	uxtb	r3, r3
 800395e:	f043 0308 	orr.w	r3, r3, #8
 8003962:	b2da      	uxtb	r2, r3
 8003964:	4b2a      	ldr	r3, [pc, #168]	@ (8003a10 <DMA2_Stream6_IRQHandler+0x110>)
 8003966:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003968:	b672      	cpsid	i
}
 800396a:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 800396c:	4b29      	ldr	r3, [pc, #164]	@ (8003a14 <DMA2_Stream6_IRQHandler+0x114>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	3301      	adds	r3, #1
 8003974:	b2da      	uxtb	r2, r3
 8003976:	4b27      	ldr	r3, [pc, #156]	@ (8003a14 <DMA2_Stream6_IRQHandler+0x114>)
 8003978:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 800397a:	4b26      	ldr	r3, [pc, #152]	@ (8003a14 <DMA2_Stream6_IRQHandler+0x114>)
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b04      	cmp	r3, #4
 8003982:	d108      	bne.n	8003996 <DMA2_Stream6_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003984:	4b24      	ldr	r3, [pc, #144]	@ (8003a18 <DMA2_Stream6_IRQHandler+0x118>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a23      	ldr	r2, [pc, #140]	@ (8003a18 <DMA2_Stream6_IRQHandler+0x118>)
 800398a:	f023 0301 	bic.w	r3, r3, #1
 800398e:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003990:	4b20      	ldr	r3, [pc, #128]	@ (8003a14 <DMA2_Stream6_IRQHandler+0x114>)
 8003992:	2200      	movs	r2, #0
 8003994:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003996:	b662      	cpsie	i
}
 8003998:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_D = true; // Reset state for next Tx cycle
 800399a:	4b1b      	ldr	r3, [pc, #108]	@ (8003a08 <DMA2_Stream6_IRQHandler+0x108>)
 800399c:	2201      	movs	r2, #1
 800399e:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF6) DMA2->HIFCR |= DMA_HIFCR_CHTIF6;
 80039a0:	4b18      	ldr	r3, [pc, #96]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d005      	beq.n	80039b8 <DMA2_Stream6_IRQHandler+0xb8>
 80039ac:	4b15      	ldr	r3, [pc, #84]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	4a14      	ldr	r2, [pc, #80]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039b6:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF6) DMA2->HIFCR |= DMA_HIFCR_CTEIF6;
 80039b8:	4b12      	ldr	r3, [pc, #72]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d005      	beq.n	80039d0 <DMA2_Stream6_IRQHandler+0xd0>
 80039c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80039ce:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF6) DMA2->HIFCR |= DMA_HIFCR_CDMEIF6;
 80039d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d005      	beq.n	80039e8 <DMA2_Stream6_IRQHandler+0xe8>
 80039dc:	4b09      	ldr	r3, [pc, #36]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	4a08      	ldr	r2, [pc, #32]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039e6:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF6) DMA2->HIFCR |= DMA_HIFCR_CFEIF6;
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d005      	beq.n	8003a00 <DMA2_Stream6_IRQHandler+0x100>
 80039f4:	4b03      	ldr	r3, [pc, #12]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	4a02      	ldr	r2, [pc, #8]	@ (8003a04 <DMA2_Stream6_IRQHandler+0x104>)
 80039fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039fe:	60d3      	str	r3, [r2, #12]
}
 8003a00:	bf00      	nop
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	40026400 	.word	0x40026400
 8003a08:	2000000f 	.word	0x2000000f
 8003a0c:	400264a0 	.word	0x400264a0
 8003a10:	2000038c 	.word	0x2000038c
 8003a14:	200018bc 	.word	0x200018bc
 8003a18:	40010000 	.word	0x40010000

08003a1c <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
    if (DMA2->LISR & DMA_LISR_TCIF1) {
 8003a20:	4b36      	ldr	r3, [pc, #216]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d034      	beq.n	8003a96 <DMA2_Stream1_IRQHandler+0x7a>
        DMA2->LIFCR |= DMA_LIFCR_CTCIF1;
 8003a2c:	4b33      	ldr	r3, [pc, #204]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	4a32      	ldr	r2, [pc, #200]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003a32:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a36:	6093      	str	r3, [r2, #8]

        if (bdshot_reception_E) {
 8003a38:	4b31      	ldr	r3, [pc, #196]	@ (8003b00 <DMA2_Stream1_IRQHandler+0xe4>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d005      	beq.n	8003a4c <DMA2_Stream1_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_E();
 8003a40:	f7ff fc74 	bl	800332c <arm_bdshot_rx_capture_E>
            bdshot_reception_E = false;
 8003a44:	4b2e      	ldr	r3, [pc, #184]	@ (8003b00 <DMA2_Stream1_IRQHandler+0xe4>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	701a      	strb	r2, [r3, #0]
 8003a4a:	e024      	b.n	8003a96 <DMA2_Stream1_IRQHandler+0x7a>
        } else {
            // Rx Completion -> Cleanup
            TIM8->CR1 &= ~TIM_CR1_CEN; // Stop TIM8 immediately (not shared)
 8003a4c:	4b2d      	ldr	r3, [pc, #180]	@ (8003b04 <DMA2_Stream1_IRQHandler+0xe8>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a2c      	ldr	r2, [pc, #176]	@ (8003b04 <DMA2_Stream1_IRQHandler+0xe8>)
 8003a52:	f023 0301 	bic.w	r3, r3, #1
 8003a56:	6013      	str	r3, [r2, #0]
            DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8003a58:	4b2b      	ldr	r3, [pc, #172]	@ (8003b08 <DMA2_Stream1_IRQHandler+0xec>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a2a      	ldr	r2, [pc, #168]	@ (8003b08 <DMA2_Stream1_IRQHandler+0xec>)
 8003a5e:	f023 0301 	bic.w	r3, r3, #1
 8003a62:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8003a64:	e000      	b.n	8003a68 <DMA2_Stream1_IRQHandler+0x4c>
 8003a66:	bf00      	nop
 8003a68:	4b27      	ldr	r3, [pc, #156]	@ (8003b08 <DMA2_Stream1_IRQHandler+0xec>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1f8      	bne.n	8003a66 <DMA2_Stream1_IRQHandler+0x4a>
            DMA2->LIFCR |= DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8003a74:	4b21      	ldr	r3, [pc, #132]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	4a20      	ldr	r2, [pc, #128]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003a7a:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 8003a7e:	6093      	str	r3, [r2, #8]
                           DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;

            telemetry_done_flag |= 0x10; // Signal main loop
 8003a80:	4b22      	ldr	r3, [pc, #136]	@ (8003b0c <DMA2_Stream1_IRQHandler+0xf0>)
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	f043 0310 	orr.w	r3, r3, #16
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8003b0c <DMA2_Stream1_IRQHandler+0xf0>)
 8003a8e:	701a      	strb	r2, [r3, #0]
            bdshot_reception_E = true; // Reset state for next Tx cycle
 8003a90:	4b1b      	ldr	r3, [pc, #108]	@ (8003b00 <DMA2_Stream1_IRQHandler+0xe4>)
 8003a92:	2201      	movs	r2, #1
 8003a94:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->LISR & DMA_LISR_HTIF1) DMA2->LIFCR |= DMA_LIFCR_CHTIF1;
 8003a96:	4b19      	ldr	r3, [pc, #100]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <DMA2_Stream1_IRQHandler+0x92>
 8003aa2:	4b16      	ldr	r3, [pc, #88]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	4a15      	ldr	r2, [pc, #84]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003aa8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003aac:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_TEIF1) DMA2->LIFCR |= DMA_LIFCR_CTEIF1;
 8003aae:	4b13      	ldr	r3, [pc, #76]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d005      	beq.n	8003ac6 <DMA2_Stream1_IRQHandler+0xaa>
 8003aba:	4b10      	ldr	r3, [pc, #64]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	4a0f      	ldr	r2, [pc, #60]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003ac0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ac4:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF1) DMA2->LIFCR |= DMA_LIFCR_CDMEIF1;
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <DMA2_Stream1_IRQHandler+0xc2>
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	4a09      	ldr	r2, [pc, #36]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003ad8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003adc:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_FEIF1) DMA2->LIFCR |= DMA_LIFCR_CFEIF1;
 8003ade:	4b07      	ldr	r3, [pc, #28]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d005      	beq.n	8003af6 <DMA2_Stream1_IRQHandler+0xda>
 8003aea:	4b04      	ldr	r3, [pc, #16]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	4a03      	ldr	r2, [pc, #12]	@ (8003afc <DMA2_Stream1_IRQHandler+0xe0>)
 8003af0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003af4:	6093      	str	r3, [r2, #8]
}
 8003af6:	bf00      	nop
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	40026400 	.word	0x40026400
 8003b00:	20000010 	.word	0x20000010
 8003b04:	40010400 	.word	0x40010400
 8003b08:	40026428 	.word	0x40026428
 8003b0c:	2000038c 	.word	0x2000038c

08003b10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08c      	sub	sp, #48	@ 0x30
 8003b14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b16:	f107 031c 	add.w	r3, r7, #28
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	605a      	str	r2, [r3, #4]
 8003b20:	609a      	str	r2, [r3, #8]
 8003b22:	60da      	str	r2, [r3, #12]
 8003b24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b26:	2300      	movs	r3, #0
 8003b28:	61bb      	str	r3, [r7, #24]
 8003b2a:	4b6c      	ldr	r3, [pc, #432]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2e:	4a6b      	ldr	r2, [pc, #428]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b30:	f043 0310 	orr.w	r3, r3, #16
 8003b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b36:	4b69      	ldr	r3, [pc, #420]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b3a:	f003 0310 	and.w	r3, r3, #16
 8003b3e:	61bb      	str	r3, [r7, #24]
 8003b40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
 8003b46:	4b65      	ldr	r3, [pc, #404]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4a:	4a64      	ldr	r2, [pc, #400]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b4c:	f043 0304 	orr.w	r3, r3, #4
 8003b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b52:	4b62      	ldr	r3, [pc, #392]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b56:	f003 0304 	and.w	r3, r3, #4
 8003b5a:	617b      	str	r3, [r7, #20]
 8003b5c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b5e:	2300      	movs	r3, #0
 8003b60:	613b      	str	r3, [r7, #16]
 8003b62:	4b5e      	ldr	r3, [pc, #376]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b66:	4a5d      	ldr	r2, [pc, #372]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b6e:	4b5b      	ldr	r3, [pc, #364]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b76:	613b      	str	r3, [r7, #16]
 8003b78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60fb      	str	r3, [r7, #12]
 8003b7e:	4b57      	ldr	r3, [pc, #348]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b82:	4a56      	ldr	r2, [pc, #344]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b84:	f043 0301 	orr.w	r3, r3, #1
 8003b88:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b8a:	4b54      	ldr	r3, [pc, #336]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b96:	2300      	movs	r3, #0
 8003b98:	60bb      	str	r3, [r7, #8]
 8003b9a:	4b50      	ldr	r3, [pc, #320]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9e:	4a4f      	ldr	r2, [pc, #316]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003ba0:	f043 0302 	orr.w	r3, r3, #2
 8003ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ba6:	4b4d      	ldr	r3, [pc, #308]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	60bb      	str	r3, [r7, #8]
 8003bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	607b      	str	r3, [r7, #4]
 8003bb6:	4b49      	ldr	r3, [pc, #292]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bba:	4a48      	ldr	r2, [pc, #288]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003bbc:	f043 0308 	orr.w	r3, r3, #8
 8003bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bc2:	4b46      	ldr	r3, [pc, #280]	@ (8003cdc <MX_GPIO_Init+0x1cc>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	f003 0308 	and.w	r3, r3, #8
 8003bca:	607b      	str	r3, [r7, #4]
 8003bcc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_OK_Pin|LED_ERR_Pin|M9_Pin|M10_Pin, GPIO_PIN_RESET);
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f246 1140 	movw	r1, #24896	@ 0x6140
 8003bd4:	4842      	ldr	r0, [pc, #264]	@ (8003ce0 <MX_GPIO_Init+0x1d0>)
 8003bd6:	f002 ffc9 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M3_Pin|M5_Pin, GPIO_PIN_RESET);
 8003bda:	2200      	movs	r2, #0
 8003bdc:	2160      	movs	r1, #96	@ 0x60
 8003bde:	4841      	ldr	r0, [pc, #260]	@ (8003ce4 <MX_GPIO_Init+0x1d4>)
 8003be0:	f002 ffc4 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M6_Pin|M4_Pin, GPIO_PIN_RESET);
 8003be4:	2200      	movs	r2, #0
 8003be6:	f240 4101 	movw	r1, #1025	@ 0x401
 8003bea:	483f      	ldr	r0, [pc, #252]	@ (8003ce8 <MX_GPIO_Init+0x1d8>)
 8003bec:	f002 ffbe 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_Pin|M2_Pin, GPIO_PIN_RESET);
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 8003bf6:	483d      	ldr	r0, [pc, #244]	@ (8003cec <MX_GPIO_Init+0x1dc>)
 8003bf8:	f002 ffb8 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, M7_Pin|M8_Pin, GPIO_PIN_RESET);
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8003c02:	483b      	ldr	r0, [pc, #236]	@ (8003cf0 <MX_GPIO_Init+0x1e0>)
 8003c04:	f002 ffb2 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_OK_Pin LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_OK_Pin|LED_ERR_Pin;
 8003c08:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c12:	2300      	movs	r3, #0
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c16:	2300      	movs	r3, #0
 8003c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c1a:	f107 031c 	add.w	r3, r7, #28
 8003c1e:	4619      	mov	r1, r3
 8003c20:	482f      	ldr	r0, [pc, #188]	@ (8003ce0 <MX_GPIO_Init+0x1d0>)
 8003c22:	f002 fe07 	bl	8006834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003c26:	2308      	movs	r3, #8
 8003c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c32:	f107 031c 	add.w	r3, r7, #28
 8003c36:	4619      	mov	r1, r3
 8003c38:	482a      	ldr	r0, [pc, #168]	@ (8003ce4 <MX_GPIO_Init+0x1d4>)
 8003c3a:	f002 fdfb 	bl	8006834 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_Pin M5_Pin */
  GPIO_InitStruct.Pin = M3_Pin|M5_Pin;
 8003c3e:	2360      	movs	r3, #96	@ 0x60
 8003c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c42:	2301      	movs	r3, #1
 8003c44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c4e:	f107 031c 	add.w	r3, r7, #28
 8003c52:	4619      	mov	r1, r3
 8003c54:	4823      	ldr	r0, [pc, #140]	@ (8003ce4 <MX_GPIO_Init+0x1d4>)
 8003c56:	f002 fded 	bl	8006834 <HAL_GPIO_Init>

  /*Configure GPIO pins : M6_Pin M4_Pin */
  GPIO_InitStruct.Pin = M6_Pin|M4_Pin;
 8003c5a:	f240 4301 	movw	r3, #1025	@ 0x401
 8003c5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c60:	2301      	movs	r3, #1
 8003c62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c64:	2300      	movs	r3, #0
 8003c66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c6c:	f107 031c 	add.w	r3, r7, #28
 8003c70:	4619      	mov	r1, r3
 8003c72:	481d      	ldr	r0, [pc, #116]	@ (8003ce8 <MX_GPIO_Init+0x1d8>)
 8003c74:	f002 fdde 	bl	8006834 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin M2_Pin */
  GPIO_InitStruct.Pin = M1_Pin|M2_Pin;
 8003c78:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 8003c7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c82:	2300      	movs	r3, #0
 8003c84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c86:	2303      	movs	r3, #3
 8003c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c8a:	f107 031c 	add.w	r3, r7, #28
 8003c8e:	4619      	mov	r1, r3
 8003c90:	4816      	ldr	r0, [pc, #88]	@ (8003cec <MX_GPIO_Init+0x1dc>)
 8003c92:	f002 fdcf 	bl	8006834 <HAL_GPIO_Init>

  /*Configure GPIO pins : M7_Pin M8_Pin */
  GPIO_InitStruct.Pin = M7_Pin|M8_Pin;
 8003c96:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8003c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ca8:	f107 031c 	add.w	r3, r7, #28
 8003cac:	4619      	mov	r1, r3
 8003cae:	4810      	ldr	r0, [pc, #64]	@ (8003cf0 <MX_GPIO_Init+0x1e0>)
 8003cb0:	f002 fdc0 	bl	8006834 <HAL_GPIO_Init>

  /*Configure GPIO pins : M9_Pin M10_Pin */
  GPIO_InitStruct.Pin = M9_Pin|M10_Pin;
 8003cb4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8003cb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cc6:	f107 031c 	add.w	r3, r7, #28
 8003cca:	4619      	mov	r1, r3
 8003ccc:	4804      	ldr	r0, [pc, #16]	@ (8003ce0 <MX_GPIO_Init+0x1d0>)
 8003cce:	f002 fdb1 	bl	8006834 <HAL_GPIO_Init>

}
 8003cd2:	bf00      	nop
 8003cd4:	3730      	adds	r7, #48	@ 0x30
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	40023800 	.word	0x40023800
 8003ce0:	40020800 	.word	0x40020800
 8003ce4:	40020000 	.word	0x40020000
 8003ce8:	40020400 	.word	0x40020400
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	40020c00 	.word	0x40020c00

08003cf4 <ByteProtocol_DShotUpdateInt>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void ByteProtocol_DShotUpdateInt(uint8_t motor_idx, int32_t rpm) {
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	6039      	str	r1, [r7, #0]
 8003cfe:	71fb      	strb	r3, [r7, #7]
    if (motor_idx < MOTORS_COUNT) {
 8003d00:	79fb      	ldrb	r3, [r7, #7]
 8003d02:	2b09      	cmp	r3, #9
 8003d04:	d80a      	bhi.n	8003d1c <ByteProtocol_DShotUpdateInt+0x28>
    	pid_target_speed_rpms[motor_idx] = (float)rpm;
 8003d06:	79fb      	ldrb	r3, [r7, #7]
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	ee07 2a90 	vmov	s15, r2
 8003d0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d12:	4a05      	ldr	r2, [pc, #20]	@ (8003d28 <ByteProtocol_DShotUpdateInt+0x34>)
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4413      	add	r3, r2
 8003d18:	edc3 7a00 	vstr	s15, [r3]

    }
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr
 8003d28:	200018c0 	.word	0x200018c0

08003d2c <ByteProtocol_PWMUpdate>:

void ByteProtocol_PWMUpdate(uint8_t pwm_idx, uint16_t pulse_us) {
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	4603      	mov	r3, r0
 8003d34:	460a      	mov	r2, r1
 8003d36:	71fb      	strb	r3, [r7, #7]
 8003d38:	4613      	mov	r3, r2
 8003d3a:	80bb      	strh	r3, [r7, #4]
    if (pwm_idx < 4) {
 8003d3c:	79fb      	ldrb	r3, [r7, #7]
 8003d3e:	2b03      	cmp	r3, #3
 8003d40:	d804      	bhi.n	8003d4c <ByteProtocol_PWMUpdate+0x20>
    	pwm_targets[pwm_idx] = pulse_us;
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	4904      	ldr	r1, [pc, #16]	@ (8003d58 <ByteProtocol_PWMUpdate+0x2c>)
 8003d46:	88ba      	ldrh	r2, [r7, #4]
 8003d48:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr
 8003d58:	20000018 	.word	0x20000018

08003d5c <HAL_UARTEx_RxEventCallback>:

// ---------------------------------------------------------------------------

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1) {
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a04      	ldr	r2, [pc, #16]	@ (8003d80 <HAL_UARTEx_RxEventCallback+0x24>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d102      	bne.n	8003d78 <HAL_UARTEx_RxEventCallback+0x1c>
        ByteProtocol_IdleLineCallback(huart);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f7fd fa9e 	bl	80012b4 <ByteProtocol_IdleLineCallback>
    }
}
 8003d78:	bf00      	nop
 8003d7a:	3708      	adds	r7, #8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40011000 	.word	0x40011000

08003d84 <quick_battery_read>:

void quick_battery_read(void){
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
    // Read PA0
    HAL_ADC_Start(&hadc1);
 8003d88:	4823      	ldr	r0, [pc, #140]	@ (8003e18 <quick_battery_read+0x94>)
 8003d8a:	f001 fcb7 	bl	80056fc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8003d8e:	210a      	movs	r1, #10
 8003d90:	4821      	ldr	r0, [pc, #132]	@ (8003e18 <quick_battery_read+0x94>)
 8003d92:	f001 fd85 	bl	80058a0 <HAL_ADC_PollForConversion>
    bat1 = HAL_ADC_GetValue(&hadc1);
 8003d96:	4820      	ldr	r0, [pc, #128]	@ (8003e18 <quick_battery_read+0x94>)
 8003d98:	f001 fe0d 	bl	80059b6 <HAL_ADC_GetValue>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	4b1e      	ldr	r3, [pc, #120]	@ (8003e1c <quick_battery_read+0x98>)
 8003da2:	801a      	strh	r2, [r3, #0]

    // Read PA2
    HAL_ADC_Start(&hadc1);
 8003da4:	481c      	ldr	r0, [pc, #112]	@ (8003e18 <quick_battery_read+0x94>)
 8003da6:	f001 fca9 	bl	80056fc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8003daa:	210a      	movs	r1, #10
 8003dac:	481a      	ldr	r0, [pc, #104]	@ (8003e18 <quick_battery_read+0x94>)
 8003dae:	f001 fd77 	bl	80058a0 <HAL_ADC_PollForConversion>
    bat2 = HAL_ADC_GetValue(&hadc1);
 8003db2:	4819      	ldr	r0, [pc, #100]	@ (8003e18 <quick_battery_read+0x94>)
 8003db4:	f001 fdff 	bl	80059b6 <HAL_ADC_GetValue>
 8003db8:	4603      	mov	r3, r0
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	4b18      	ldr	r3, [pc, #96]	@ (8003e20 <quick_battery_read+0x9c>)
 8003dbe:	801a      	strh	r2, [r3, #0]

    Adc1 = ((bat1 * 3.3f) / 4095.0f)*11;
 8003dc0:	4b16      	ldr	r3, [pc, #88]	@ (8003e1c <quick_battery_read+0x98>)
 8003dc2:	881b      	ldrh	r3, [r3, #0]
 8003dc4:	ee07 3a90 	vmov	s15, r3
 8003dc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dcc:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8003e24 <quick_battery_read+0xa0>
 8003dd0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003dd4:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8003e28 <quick_battery_read+0xa4>
 8003dd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ddc:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8003de0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003de4:	4b11      	ldr	r3, [pc, #68]	@ (8003e2c <quick_battery_read+0xa8>)
 8003de6:	edc3 7a00 	vstr	s15, [r3]
    Adc2 = ((bat2 * 3.3f)/ 4095.0f)*11;
 8003dea:	4b0d      	ldr	r3, [pc, #52]	@ (8003e20 <quick_battery_read+0x9c>)
 8003dec:	881b      	ldrh	r3, [r3, #0]
 8003dee:	ee07 3a90 	vmov	s15, r3
 8003df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003df6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8003e24 <quick_battery_read+0xa0>
 8003dfa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003dfe:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8003e28 <quick_battery_read+0xa4>
 8003e02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e06:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8003e0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e0e:	4b08      	ldr	r3, [pc, #32]	@ (8003e30 <quick_battery_read+0xac>)
 8003e10:	edc3 7a00 	vstr	s15, [r3]


}
 8003e14:	bf00      	nop
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	20000210 	.word	0x20000210
 8003e1c:	200018f0 	.word	0x200018f0
 8003e20:	200018f2 	.word	0x200018f2
 8003e24:	40533333 	.word	0x40533333
 8003e28:	457ff000 	.word	0x457ff000
 8003e2c:	200018e8 	.word	0x200018e8
 8003e30:	200018ec 	.word	0x200018ec

08003e34 <send_battery_data>:


void send_battery_data(void) {
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
    BatteryData_t battery_data;

    battery_data.vbat1_adc = bat1;
 8003e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003e6c <send_battery_data+0x38>)
 8003e3c:	881b      	ldrh	r3, [r3, #0]
 8003e3e:	803b      	strh	r3, [r7, #0]
    battery_data.vbat2_adc = bat2;
 8003e40:	4b0b      	ldr	r3, [pc, #44]	@ (8003e70 <send_battery_data+0x3c>)
 8003e42:	881b      	ldrh	r3, [r3, #0]
 8003e44:	807b      	strh	r3, [r7, #2]
    battery_data.killswitch_state = (GPIOA->IDR & GPIO_PIN_3) ? true : false;
 8003e46:	4b0b      	ldr	r3, [pc, #44]	@ (8003e74 <send_battery_data+0x40>)
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	f003 0308 	and.w	r3, r3, #8
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	bf14      	ite	ne
 8003e52:	2301      	movne	r3, #1
 8003e54:	2300      	moveq	r3, #0
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	713b      	strb	r3, [r7, #4]

    ByteProtocol_TX_SendBatteryData(&battery_data);
 8003e5a:	463b      	mov	r3, r7
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7fd fb5d 	bl	800151c <ByteProtocol_TX_SendBatteryData>
}
 8003e62:	bf00      	nop
 8003e64:	3708      	adds	r7, #8
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	200018f0 	.word	0x200018f0
 8003e70:	200018f2 	.word	0x200018f2
 8003e74:	40020000 	.word	0x40020000

08003e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b092      	sub	sp, #72	@ 0x48
 8003e7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e7e:	f001 fb63 	bl	8005548 <HAL_Init>

  /* USER CODE BEGIN Init */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8003e82:	4ba6      	ldr	r3, [pc, #664]	@ (800411c <main+0x2a4>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	4aa5      	ldr	r2, [pc, #660]	@ (800411c <main+0x2a4>)
 8003e88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e8c:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8003e8e:	4ba4      	ldr	r3, [pc, #656]	@ (8004120 <main+0x2a8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4aa3      	ldr	r2, [pc, #652]	@ (8004120 <main+0x2a8>)
 8003e94:	f043 0301 	orr.w	r3, r3, #1
 8003e98:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e9a:	f000 f98f 	bl	80041bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e9e:	f7ff fe37 	bl	8003b10 <MX_GPIO_Init>
  MX_DMA_Init();
 8003ea2:	f7fd fb7b 	bl	800159c <MX_DMA_Init>
  MX_TIM1_Init();
 8003ea6:	f000 fbfd 	bl	80046a4 <MX_TIM1_Init>
  MX_TIM8_Init();
 8003eaa:	f000 fca3 	bl	80047f4 <MX_TIM8_Init>
  MX_TIM9_Init();
 8003eae:	f000 fcf1 	bl	8004894 <MX_TIM9_Init>
  MX_TIM12_Init();
 8003eb2:	f000 fd5d 	bl	8004970 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8003eb6:	f001 f96b 	bl	8005190 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003eba:	f001 f993 	bl	80051e4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8003ebe:	f7fd f8bf 	bl	8001040 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  UART_CMD_Init(&huart2);
 8003ec2:	4898      	ldr	r0, [pc, #608]	@ (8004124 <main+0x2ac>)
 8003ec4:	f000 ff8c 	bl	8004de0 <UART_CMD_Init>
  PWM_Init();
 8003ec8:	f000 fa0a 	bl	80042e0 <PWM_Init>

  ByteProtocol_TX_Init();
 8003ecc:	f7fd fb16 	bl	80014fc <ByteProtocol_TX_Init>
  ByteProtocol_Init();
 8003ed0:	f7fd f9c2 	bl	8001258 <ByteProtocol_Init>

  setup_Dshot_Tx_Only();
 8003ed4:	f7fd ff66 	bl	8001da4 <setup_Dshot_Tx_Only>
  preset_bb_Dshot_buffers();
 8003ed8:	f7fd fc6a 	bl	80017b0 <preset_bb_Dshot_buffers>
  pid_reset_all();
 8003edc:	f7fe faee 	bl	80024bc <pid_reset_all>


       for (int i = 0; i < MOTORS_COUNT; i++) {
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ee4:	e009      	b.n	8003efa <main+0x82>
           pid_target_speed_rpms[i] = value;
 8003ee6:	4b90      	ldr	r3, [pc, #576]	@ (8004128 <main+0x2b0>)
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	4990      	ldr	r1, [pc, #576]	@ (800412c <main+0x2b4>)
 8003eec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	440b      	add	r3, r1
 8003ef2:	601a      	str	r2, [r3, #0]
       for (int i = 0; i < MOTORS_COUNT; i++) {
 8003ef4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003efa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003efc:	2b09      	cmp	r3, #9
 8003efe:	ddf2      	ble.n	8003ee6 <main+0x6e>
       }

         for (int i = 0; i < MOTORS_COUNT; i++) {
 8003f00:	2300      	movs	r3, #0
 8003f02:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f04:	e00c      	b.n	8003f20 <main+0xa8>
              motor_values[i] = prepare_Dshot_package(0, false);
 8003f06:	2100      	movs	r1, #0
 8003f08:	2000      	movs	r0, #0
 8003f0a:	f7fd fe4b 	bl	8001ba4 <prepare_Dshot_package>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	4619      	mov	r1, r3
 8003f12:	4a87      	ldr	r2, [pc, #540]	@ (8004130 <main+0x2b8>)
 8003f14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f16:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         for (int i = 0; i < MOTORS_COUNT; i++) {
 8003f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f22:	2b09      	cmp	r3, #9
 8003f24:	ddef      	ble.n	8003f06 <main+0x8e>
          }


     uint32_t calibration_start_time = HAL_GetTick();
 8003f26:	f001 fb75 	bl	8005614 <HAL_GetTick>
 8003f2a:	6178      	str	r0, [r7, #20]
     while (HAL_GetTick() - calibration_start_time < 2000) {
 8003f2c:	e00a      	b.n	8003f44 <main+0xcc>
         update_motors_Tx_Only();
 8003f2e:	f7fd fea5 	bl	8001c7c <update_motors_Tx_Only>

        for (volatile int i = 0; i < 100; i++);
 8003f32:	2300      	movs	r3, #0
 8003f34:	603b      	str	r3, [r7, #0]
 8003f36:	e002      	b.n	8003f3e <main+0xc6>
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	603b      	str	r3, [r7, #0]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	2b63      	cmp	r3, #99	@ 0x63
 8003f42:	ddf9      	ble.n	8003f38 <main+0xc0>
     while (HAL_GetTick() - calibration_start_time < 2000) {
 8003f44:	f001 fb66 	bl	8005614 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003f52:	d3ec      	bcc.n	8003f2e <main+0xb6>

     }



     for (int i = 0; i < MOTORS_COUNT; i++) {
 8003f54:	2300      	movs	r3, #0
 8003f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f58:	e00c      	b.n	8003f74 <main+0xfc>
   	  motor_values[i] = prepare_Dshot_package(10, false);
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	200a      	movs	r0, #10
 8003f5e:	f7fd fe21 	bl	8001ba4 <prepare_Dshot_package>
 8003f62:	4603      	mov	r3, r0
 8003f64:	4619      	mov	r1, r3
 8003f66:	4a72      	ldr	r2, [pc, #456]	@ (8004130 <main+0x2b8>)
 8003f68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
     for (int i = 0; i < MOTORS_COUNT; i++) {
 8003f6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f70:	3301      	adds	r3, #1
 8003f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f76:	2b09      	cmp	r3, #9
 8003f78:	ddef      	ble.n	8003f5a <main+0xe2>
        }

      for (int t = 0; t < 6; t++){
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f7e:	e004      	b.n	8003f8a <main+0x112>
      update_motors_Tx_Only();
 8003f80:	f7fd fe7c 	bl	8001c7c <update_motors_Tx_Only>
      for (int t = 0; t < 6; t++){
 8003f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f86:	3301      	adds	r3, #1
 8003f88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f8c:	2b05      	cmp	r3, #5
 8003f8e:	ddf7      	ble.n	8003f80 <main+0x108>

      }


      for (int i = 0; i < MOTORS_COUNT; i++) {
 8003f90:	2300      	movs	r3, #0
 8003f92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f94:	e00c      	b.n	8003fb0 <main+0x138>
      	  motor_values[i] = prepare_Dshot_package(12, false);
 8003f96:	2100      	movs	r1, #0
 8003f98:	200c      	movs	r0, #12
 8003f9a:	f7fd fe03 	bl	8001ba4 <prepare_Dshot_package>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4a63      	ldr	r2, [pc, #396]	@ (8004130 <main+0x2b8>)
 8003fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for (int i = 0; i < MOTORS_COUNT; i++) {
 8003faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fac:	3301      	adds	r3, #1
 8003fae:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fb2:	2b09      	cmp	r3, #9
 8003fb4:	ddef      	ble.n	8003f96 <main+0x11e>
           }

      for (int t = 0; t < 6; t++){
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fba:	e004      	b.n	8003fc6 <main+0x14e>

      update_motors_Tx_Only();
 8003fbc:	f7fd fe5e 	bl	8001c7c <update_motors_Tx_Only>
      for (int t = 0; t < 6; t++){
 8003fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc8:	2b05      	cmp	r3, #5
 8003fca:	ddf7      	ble.n	8003fbc <main+0x144>

      }

      HAL_Delay(40);
 8003fcc:	2028      	movs	r0, #40	@ 0x28
 8003fce:	f001 fb2d 	bl	800562c <HAL_Delay>

      Debug_Send_DMA("--- STM32 DShot Controller Started -UART2---\r\n");
 8003fd2:	4858      	ldr	r0, [pc, #352]	@ (8004134 <main+0x2bc>)
 8003fd4:	f000 ff1c 	bl	8004e10 <Debug_Send_DMA>


      uint32_t last_50hz_time = 0;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
      uint32_t last_100hz_time = 0;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	62bb      	str	r3, [r7, #40]	@ 0x28
      uint32_t last_battery_tx_time = 0;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	627b      	str	r3, [r7, #36]	@ 0x24
      uint32_t now2 = HAL_GetTick();
 8003fe4:	f001 fb16 	bl	8005614 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]



      uint16_t count = 0;
 8003fea:	2300      	movs	r3, #0
 8003fec:	847b      	strh	r3, [r7, #34]	@ 0x22
      uint16_t err = 0;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	843b      	strh	r3, [r7, #32]



     GPIOC->MODER |= GPIO_MODER_MODER13_0;  // Output mode
 8003ff2:	4b51      	ldr	r3, [pc, #324]	@ (8004138 <main+0x2c0>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a50      	ldr	r2, [pc, #320]	@ (8004138 <main+0x2c0>)
 8003ff8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ffc:	6013      	str	r3, [r2, #0]
     GPIOC->MODER |= GPIO_MODER_MODER14_0;  // Output mode
 8003ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8004138 <main+0x2c0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a4d      	ldr	r2, [pc, #308]	@ (8004138 <main+0x2c0>)
 8004004:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004008:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    quick_battery_read();
 800400a:	f7ff febb 	bl	8003d84 <quick_battery_read>


	  if (uart_new_data_available){
 800400e:	4b4b      	ldr	r3, [pc, #300]	@ (800413c <main+0x2c4>)
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <main+0x1a4>

	      process_uart_command();
 8004018:	f000 ff34 	bl	8004e84 <process_uart_command>
	  }


	  if (telemetry_done_flag) {
 800401c:	4b48      	ldr	r3, [pc, #288]	@ (8004140 <main+0x2c8>)
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d04b      	beq.n	80040be <main+0x246>

         process_telemetry_with_new_method();
 8004026:	f7fe fa35 	bl	8002494 <process_telemetry_with_new_method>

	      for (int m = 0; m < MOTORS_COUNT; m++) {
 800402a:	2300      	movs	r3, #0
 800402c:	61fb      	str	r3, [r7, #28]
 800402e:	e032      	b.n	8004096 <main+0x21e>

	          uint32_t current_rpm = 0;
 8004030:	2300      	movs	r3, #0
 8004032:	61bb      	str	r3, [r7, #24]
	          float target_rpm = pid_target_speed_rpms[m];
 8004034:	4a3d      	ldr	r2, [pc, #244]	@ (800412c <main+0x2b4>)
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	4413      	add	r3, r2
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	60fb      	str	r3, [r7, #12]

	          if (motor_telemetry_data[m].valid_rpm) {
 8004040:	4a40      	ldr	r2, [pc, #256]	@ (8004144 <main+0x2cc>)
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d006      	beq.n	800405a <main+0x1e2>
	              current_rpm = motor_telemetry_data[m].raw_rpm_value;
 800404c:	4a3d      	ldr	r2, [pc, #244]	@ (8004144 <main+0x2cc>)
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4413      	add	r3, r2
 8004054:	885b      	ldrh	r3, [r3, #2]
 8004056:	61bb      	str	r3, [r7, #24]
 8004058:	e001      	b.n	800405e <main+0x1e6>
	              } else {
	              current_rpm = 0;
 800405a:	2300      	movs	r3, #0
 800405c:	61bb      	str	r3, [r7, #24]
	          }

	          float dt = 0.005f;
 800405e:	4b3a      	ldr	r3, [pc, #232]	@ (8004148 <main+0x2d0>)
 8004060:	60bb      	str	r3, [r7, #8]
	          uint16_t new_command = pid_calculate_command(m, current_rpm, target_rpm,dt);
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	b2db      	uxtb	r3, r3
 8004066:	edd7 0a02 	vldr	s1, [r7, #8]
 800406a:	ed97 0a03 	vldr	s0, [r7, #12]
 800406e:	69b9      	ldr	r1, [r7, #24]
 8004070:	4618      	mov	r0, r3
 8004072:	f7fe fa63 	bl	800253c <pid_calculate_command>
 8004076:	4603      	mov	r3, r0
 8004078:	80fb      	strh	r3, [r7, #6]

	          motor_values[m] = prepare_Dshot_package(new_command, true);
 800407a:	88fb      	ldrh	r3, [r7, #6]
 800407c:	2101      	movs	r1, #1
 800407e:	4618      	mov	r0, r3
 8004080:	f7fd fd90 	bl	8001ba4 <prepare_Dshot_package>
 8004084:	4603      	mov	r3, r0
 8004086:	4619      	mov	r1, r3
 8004088:	4a29      	ldr	r2, [pc, #164]	@ (8004130 <main+0x2b8>)
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      for (int m = 0; m < MOTORS_COUNT; m++) {
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	3301      	adds	r3, #1
 8004094:	61fb      	str	r3, [r7, #28]
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	2b09      	cmp	r3, #9
 800409a:	ddc9      	ble.n	8004030 <main+0x1b8>
	      }


	      update_motors_Tx_Only();
 800409c:	f7fd fdee 	bl	8001c7c <update_motors_Tx_Only>
	      GPIOC->ODR |= GPIO_ODR_OD13;
 80040a0:	4b25      	ldr	r3, [pc, #148]	@ (8004138 <main+0x2c0>)
 80040a2:	695b      	ldr	r3, [r3, #20]
 80040a4:	4a24      	ldr	r2, [pc, #144]	@ (8004138 <main+0x2c0>)
 80040a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040aa:	6153      	str	r3, [r2, #20]
	      GPIOC->ODR &= ~GPIO_ODR_OD14;
 80040ac:	4b22      	ldr	r3, [pc, #136]	@ (8004138 <main+0x2c0>)
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	4a21      	ldr	r2, [pc, #132]	@ (8004138 <main+0x2c0>)
 80040b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80040b6:	6153      	str	r3, [r2, #20]

               err=0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	843b      	strh	r3, [r7, #32]
 80040bc:	e012      	b.n	80040e4 <main+0x26c>
	      }else{

		  if(err>1000){
 80040be:	8c3b      	ldrh	r3, [r7, #32]
 80040c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040c4:	d90b      	bls.n	80040de <main+0x266>
	           GPIOC->ODR &= ~GPIO_ODR_OD13;
 80040c6:	4b1c      	ldr	r3, [pc, #112]	@ (8004138 <main+0x2c0>)
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004138 <main+0x2c0>)
 80040cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040d0:	6153      	str	r3, [r2, #20]
	           GPIOC->ODR |= GPIO_ODR_OD14;
 80040d2:	4b19      	ldr	r3, [pc, #100]	@ (8004138 <main+0x2c0>)
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	4a18      	ldr	r2, [pc, #96]	@ (8004138 <main+0x2c0>)
 80040d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040dc:	6153      	str	r3, [r2, #20]

	        }
		  err++;
 80040de:	8c3b      	ldrh	r3, [r7, #32]
 80040e0:	3301      	adds	r3, #1
 80040e2:	843b      	strh	r3, [r7, #32]
	  }



	  	      now2 = HAL_GetTick();
 80040e4:	f001 fa96 	bl	8005614 <HAL_GetTick>
 80040e8:	6138      	str	r0, [r7, #16]


	  	      if (now2 - last_50hz_time >= 20) {
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	2b13      	cmp	r3, #19
 80040f2:	d93d      	bls.n	8004170 <main+0x2f8>
	  	    	  if(count==0){
 80040f4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d12a      	bne.n	8004150 <main+0x2d8>

	  	    		PWM_SetDuty(&htim9, TIM_CHANNEL_1, 1000); // PE5
 80040fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80040fe:	2100      	movs	r1, #0
 8004100:	4812      	ldr	r0, [pc, #72]	@ (800414c <main+0x2d4>)
 8004102:	f000 f905 	bl	8004310 <PWM_SetDuty>
	  	    	    PWM_SetDuty(&htim9, TIM_CHANNEL_2, 1000); // PE6
 8004106:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800410a:	2104      	movs	r1, #4
 800410c:	480f      	ldr	r0, [pc, #60]	@ (800414c <main+0x2d4>)
 800410e:	f000 f8ff 	bl	8004310 <PWM_SetDuty>
	  	    	    count++;
 8004112:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004114:	3301      	adds	r3, #1
 8004116:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004118:	e028      	b.n	800416c <main+0x2f4>
 800411a:	bf00      	nop
 800411c:	e000edf0 	.word	0xe000edf0
 8004120:	e0001000 	.word	0xe0001000
 8004124:	20001d48 	.word	0x20001d48
 8004128:	20000014 	.word	0x20000014
 800412c:	200018c0 	.word	0x200018c0
 8004130:	20000378 	.word	0x20000378
 8004134:	0800e948 	.word	0x0800e948
 8004138:	40020800 	.word	0x40020800
 800413c:	20001c7a 	.word	0x20001c7a
 8004140:	2000038c 	.word	0x2000038c
 8004144:	20000390 	.word	0x20000390
 8004148:	3ba3d70a 	.word	0x3ba3d70a
 800414c:	20001988 	.word	0x20001988

	  	    	  }else{
	  	    	     PWM_SetDuty(&htim9, TIM_CHANNEL_1, pwm_targets[0]); // PE5
 8004150:	4b17      	ldr	r3, [pc, #92]	@ (80041b0 <main+0x338>)
 8004152:	881b      	ldrh	r3, [r3, #0]
 8004154:	461a      	mov	r2, r3
 8004156:	2100      	movs	r1, #0
 8004158:	4816      	ldr	r0, [pc, #88]	@ (80041b4 <main+0x33c>)
 800415a:	f000 f8d9 	bl	8004310 <PWM_SetDuty>
	  	    	     PWM_SetDuty(&htim9, TIM_CHANNEL_2, pwm_targets[1]); // PE6
 800415e:	4b14      	ldr	r3, [pc, #80]	@ (80041b0 <main+0x338>)
 8004160:	885b      	ldrh	r3, [r3, #2]
 8004162:	461a      	mov	r2, r3
 8004164:	2104      	movs	r1, #4
 8004166:	4813      	ldr	r0, [pc, #76]	@ (80041b4 <main+0x33c>)
 8004168:	f000 f8d2 	bl	8004310 <PWM_SetDuty>
	  	    	  }
	  	    	  last_50hz_time = now2;
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  	      }

	  	      if (now2 - last_100hz_time >= 10) {
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b09      	cmp	r3, #9
 8004178:	d90f      	bls.n	800419a <main+0x322>

	  	    	  PWM_SetDuty(&htim12, TIM_CHANNEL_1, pwm_targets[2]); // PB14
 800417a:	4b0d      	ldr	r3, [pc, #52]	@ (80041b0 <main+0x338>)
 800417c:	889b      	ldrh	r3, [r3, #4]
 800417e:	461a      	mov	r2, r3
 8004180:	2100      	movs	r1, #0
 8004182:	480d      	ldr	r0, [pc, #52]	@ (80041b8 <main+0x340>)
 8004184:	f000 f8c4 	bl	8004310 <PWM_SetDuty>
	  	    	  PWM_SetDuty(&htim12, TIM_CHANNEL_2, pwm_targets[3]); // PB15
 8004188:	4b09      	ldr	r3, [pc, #36]	@ (80041b0 <main+0x338>)
 800418a:	88db      	ldrh	r3, [r3, #6]
 800418c:	461a      	mov	r2, r3
 800418e:	2104      	movs	r1, #4
 8004190:	4809      	ldr	r0, [pc, #36]	@ (80041b8 <main+0x340>)
 8004192:	f000 f8bd 	bl	8004310 <PWM_SetDuty>
	  	    	  last_100hz_time = now2;
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	62bb      	str	r3, [r7, #40]	@ 0x28


	  	      }

	  	    if (now2 - last_battery_tx_time >= 100) {
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b63      	cmp	r3, #99	@ 0x63
 80041a2:	f67f af32 	bls.w	800400a <main+0x192>
	  	                send_battery_data();
 80041a6:	f7ff fe45 	bl	8003e34 <send_battery_data>
	  	                last_battery_tx_time = now2;
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	627b      	str	r3, [r7, #36]	@ 0x24
    quick_battery_read();
 80041ae:	e72c      	b.n	800400a <main+0x192>
 80041b0:	20000018 	.word	0x20000018
 80041b4:	20001988 	.word	0x20001988
 80041b8:	200019d0 	.word	0x200019d0

080041bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b094      	sub	sp, #80	@ 0x50
 80041c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041c2:	f107 0320 	add.w	r3, r7, #32
 80041c6:	2230      	movs	r2, #48	@ 0x30
 80041c8:	2100      	movs	r1, #0
 80041ca:	4618      	mov	r0, r3
 80041cc:	f006 fb76 	bl	800a8bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041d0:	f107 030c 	add.w	r3, r7, #12
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	605a      	str	r2, [r3, #4]
 80041da:	609a      	str	r2, [r3, #8]
 80041dc:	60da      	str	r2, [r3, #12]
 80041de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80041e0:	2300      	movs	r3, #0
 80041e2:	60bb      	str	r3, [r7, #8]
 80041e4:	4b28      	ldr	r3, [pc, #160]	@ (8004288 <SystemClock_Config+0xcc>)
 80041e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e8:	4a27      	ldr	r2, [pc, #156]	@ (8004288 <SystemClock_Config+0xcc>)
 80041ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80041f0:	4b25      	ldr	r3, [pc, #148]	@ (8004288 <SystemClock_Config+0xcc>)
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f8:	60bb      	str	r3, [r7, #8]
 80041fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041fc:	2300      	movs	r3, #0
 80041fe:	607b      	str	r3, [r7, #4]
 8004200:	4b22      	ldr	r3, [pc, #136]	@ (800428c <SystemClock_Config+0xd0>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a21      	ldr	r2, [pc, #132]	@ (800428c <SystemClock_Config+0xd0>)
 8004206:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800420a:	6013      	str	r3, [r2, #0]
 800420c:	4b1f      	ldr	r3, [pc, #124]	@ (800428c <SystemClock_Config+0xd0>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004214:	607b      	str	r3, [r7, #4]
 8004216:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004218:	2301      	movs	r3, #1
 800421a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800421c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004220:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004222:	2302      	movs	r3, #2
 8004224:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004226:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800422a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800422c:	2304      	movs	r3, #4
 800422e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004230:	23a8      	movs	r3, #168	@ 0xa8
 8004232:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004234:	2302      	movs	r3, #2
 8004236:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004238:	2304      	movs	r3, #4
 800423a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800423c:	f107 0320 	add.w	r3, r7, #32
 8004240:	4618      	mov	r0, r3
 8004242:	f002 fcad 	bl	8006ba0 <HAL_RCC_OscConfig>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d001      	beq.n	8004250 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800424c:	f000 f842 	bl	80042d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004250:	230f      	movs	r3, #15
 8004252:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004254:	2302      	movs	r3, #2
 8004256:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004258:	2300      	movs	r3, #0
 800425a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800425c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004260:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004266:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004268:	f107 030c 	add.w	r3, r7, #12
 800426c:	2105      	movs	r1, #5
 800426e:	4618      	mov	r0, r3
 8004270:	f002 ff0e 	bl	8007090 <HAL_RCC_ClockConfig>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800427a:	f000 f82b 	bl	80042d4 <Error_Handler>
  }
}
 800427e:	bf00      	nop
 8004280:	3750      	adds	r7, #80	@ 0x50
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	40023800 	.word	0x40023800
 800428c:	40007000 	.word	0x40007000

08004290 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a09      	ldr	r2, [pc, #36]	@ (80042c4 <HAL_UART_TxCpltCallback+0x34>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d102      	bne.n	80042a8 <HAL_UART_TxCpltCallback+0x18>
        debug_tx_busy = false;
 80042a2:	4b09      	ldr	r3, [pc, #36]	@ (80042c8 <HAL_UART_TxCpltCallback+0x38>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	701a      	strb	r2, [r3, #0]

    }

    if (huart->Instance == USART2)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a07      	ldr	r2, [pc, #28]	@ (80042cc <HAL_UART_TxCpltCallback+0x3c>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d102      	bne.n	80042b8 <HAL_UART_TxCpltCallback+0x28>
        {

            uart_tx2_busy = false;
 80042b2:	4b07      	ldr	r3, [pc, #28]	@ (80042d0 <HAL_UART_TxCpltCallback+0x40>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	701a      	strb	r2, [r3, #0]
        }
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	40011000 	.word	0x40011000
 80042c8:	200002af 	.word	0x200002af
 80042cc:	40004400 	.word	0x40004400
 80042d0:	20001c7b 	.word	0x20001c7b

080042d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80042d8:	b672      	cpsid	i
}
 80042da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042dc:	bf00      	nop
 80042de:	e7fd      	b.n	80042dc <Error_Handler+0x8>

080042e0 <PWM_Init>:
//  
extern TIM_HandleTypeDef htim9;
extern TIM_HandleTypeDef htim12;

void PWM_Init(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
    //  PWM 
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // PE6
 80042e4:	2104      	movs	r1, #4
 80042e6:	4808      	ldr	r0, [pc, #32]	@ (8004308 <PWM_Init+0x28>)
 80042e8:	f003 f990 	bl	800760c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // PE5
 80042ec:	2100      	movs	r1, #0
 80042ee:	4806      	ldr	r0, [pc, #24]	@ (8004308 <PWM_Init+0x28>)
 80042f0:	f003 f98c 	bl	800760c <HAL_TIM_PWM_Start>

     //Start 100Hz PWM channels (TIM12)
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1); // e.g., PB14- 100Hz
 80042f4:	2100      	movs	r1, #0
 80042f6:	4805      	ldr	r0, [pc, #20]	@ (800430c <PWM_Init+0x2c>)
 80042f8:	f003 f988 	bl	800760c <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2); // e.g., PB15- 100Hz
 80042fc:	2104      	movs	r1, #4
 80042fe:	4803      	ldr	r0, [pc, #12]	@ (800430c <PWM_Init+0x2c>)
 8004300:	f003 f984 	bl	800760c <HAL_TIM_PWM_Start>
}
 8004304:	bf00      	nop
 8004306:	bd80      	pop	{r7, pc}
 8004308:	20001988 	.word	0x20001988
 800430c:	200019d0 	.word	0x200019d0

08004310 <PWM_SetDuty>:

void PWM_SetDuty(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t pulse_us)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	4613      	mov	r3, r2
 800431c:	80fb      	strh	r3, [r7, #6]
    // Clamp pulse to servo-safe range
    if (pulse_us < 500) pulse_us = 500;
 800431e:	88fb      	ldrh	r3, [r7, #6]
 8004320:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004324:	d202      	bcs.n	800432c <PWM_SetDuty+0x1c>
 8004326:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800432a:	80fb      	strh	r3, [r7, #6]
    if (pulse_us > 2500) pulse_us = 2500;
 800432c:	88fb      	ldrh	r3, [r7, #6]
 800432e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8004332:	4293      	cmp	r3, r2
 8004334:	d902      	bls.n	800433c <PWM_SetDuty+0x2c>
 8004336:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800433a:	80fb      	strh	r3, [r7, #6]

    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d104      	bne.n	800434c <PWM_SetDuty+0x3c>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800434a:	e013      	b.n	8004374 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	2b04      	cmp	r3, #4
 8004350:	d104      	bne.n	800435c <PWM_SetDuty+0x4c>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	88fb      	ldrh	r3, [r7, #6]
 8004358:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800435a:	e00b      	b.n	8004374 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	2b08      	cmp	r3, #8
 8004360:	d104      	bne.n	800436c <PWM_SetDuty+0x5c>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	88fb      	ldrh	r3, [r7, #6]
 8004368:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800436a:	e003      	b.n	8004374 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	88fb      	ldrh	r3, [r7, #6]
 8004372:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8004374:	bf00      	nop
 8004376:	3714      	adds	r7, #20
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004386:	2300      	movs	r3, #0
 8004388:	607b      	str	r3, [r7, #4]
 800438a:	4b10      	ldr	r3, [pc, #64]	@ (80043cc <HAL_MspInit+0x4c>)
 800438c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438e:	4a0f      	ldr	r2, [pc, #60]	@ (80043cc <HAL_MspInit+0x4c>)
 8004390:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004394:	6453      	str	r3, [r2, #68]	@ 0x44
 8004396:	4b0d      	ldr	r3, [pc, #52]	@ (80043cc <HAL_MspInit+0x4c>)
 8004398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800439e:	607b      	str	r3, [r7, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043a2:	2300      	movs	r3, #0
 80043a4:	603b      	str	r3, [r7, #0]
 80043a6:	4b09      	ldr	r3, [pc, #36]	@ (80043cc <HAL_MspInit+0x4c>)
 80043a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043aa:	4a08      	ldr	r2, [pc, #32]	@ (80043cc <HAL_MspInit+0x4c>)
 80043ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80043b2:	4b06      	ldr	r3, [pc, #24]	@ (80043cc <HAL_MspInit+0x4c>)
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043ba:	603b      	str	r3, [r7, #0]
 80043bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	40023800 	.word	0x40023800

080043d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80043d4:	bf00      	nop
 80043d6:	e7fd      	b.n	80043d4 <NMI_Handler+0x4>

080043d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043d8:	b480      	push	{r7}
 80043da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043dc:	bf00      	nop
 80043de:	e7fd      	b.n	80043dc <HardFault_Handler+0x4>

080043e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043e0:	b480      	push	{r7}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043e4:	bf00      	nop
 80043e6:	e7fd      	b.n	80043e4 <MemManage_Handler+0x4>

080043e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043e8:	b480      	push	{r7}
 80043ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043ec:	bf00      	nop
 80043ee:	e7fd      	b.n	80043ec <BusFault_Handler+0x4>

080043f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043f4:	bf00      	nop
 80043f6:	e7fd      	b.n	80043f4 <UsageFault_Handler+0x4>

080043f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80043fc:	bf00      	nop
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr

08004406 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004406:	b480      	push	{r7}
 8004408:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800440a:	bf00      	nop
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004418:	bf00      	nop
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004426:	f001 f8e1 	bl	80055ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800442a:	bf00      	nop
 800442c:	bd80      	pop	{r7, pc}
	...

08004430 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004434:	4802      	ldr	r0, [pc, #8]	@ (8004440 <DMA1_Stream5_IRQHandler+0x10>)
 8004436:	f001 ff93 	bl	8006360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800443a:	bf00      	nop
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	20001e50 	.word	0x20001e50

08004444 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004448:	4802      	ldr	r0, [pc, #8]	@ (8004454 <DMA1_Stream6_IRQHandler+0x10>)
 800444a:	f001 ff89 	bl	8006360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800444e:	bf00      	nop
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	20001eb0 	.word	0x20001eb0

08004458 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800445c:	4802      	ldr	r0, [pc, #8]	@ (8004468 <USART1_IRQHandler+0x10>)
 800445e:	f004 f8e1 	bl	8008624 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004462:	bf00      	nop
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	20001d00 	.word	0x20001d00

0800446c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004470:	4802      	ldr	r0, [pc, #8]	@ (800447c <DMA2_Stream2_IRQHandler+0x10>)
 8004472:	f001 ff75 	bl	8006360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004476:	bf00      	nop
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	20001d90 	.word	0x20001d90

08004480 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004484:	4802      	ldr	r0, [pc, #8]	@ (8004490 <DMA2_Stream7_IRQHandler+0x10>)
 8004486:	f001 ff6b 	bl	8006360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800448a:	bf00      	nop
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	20001df0 	.word	0x20001df0

08004494 <USART2_IRQHandler>:

/* USER CODE BEGIN 1 */
void USART2_IRQHandler(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE) != RESET) {
 800449a:	4b13      	ldr	r3, [pc, #76]	@ (80044e8 <USART2_IRQHandler+0x54>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0310 	and.w	r3, r3, #16
 80044a4:	2b10      	cmp	r3, #16
 80044a6:	d118      	bne.n	80044da <USART2_IRQHandler+0x46>
    __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 80044a8:	2300      	movs	r3, #0
 80044aa:	603b      	str	r3, [r7, #0]
 80044ac:	4b0e      	ldr	r3, [pc, #56]	@ (80044e8 <USART2_IRQHandler+0x54>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	603b      	str	r3, [r7, #0]
 80044b4:	4b0c      	ldr	r3, [pc, #48]	@ (80044e8 <USART2_IRQHandler+0x54>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	603b      	str	r3, [r7, #0]
 80044bc:	683b      	ldr	r3, [r7, #0]

    uint16_t dma_remaining_bytes = __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 80044be:	4b0a      	ldr	r3, [pc, #40]	@ (80044e8 <USART2_IRQHandler+0x54>)
 80044c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	80fb      	strh	r3, [r7, #6]
    uart_rx2_write_pos = UART_RX2_BUFFER_SIZE - dma_remaining_bytes;
 80044c8:	88fb      	ldrh	r3, [r7, #6]
 80044ca:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80044ce:	b29a      	uxth	r2, r3
 80044d0:	4b06      	ldr	r3, [pc, #24]	@ (80044ec <USART2_IRQHandler+0x58>)
 80044d2:	801a      	strh	r2, [r3, #0]

    uart_new_data_available = true;
 80044d4:	4b06      	ldr	r3, [pc, #24]	@ (80044f0 <USART2_IRQHandler+0x5c>)
 80044d6:	2201      	movs	r2, #1
 80044d8:	701a      	strb	r2, [r3, #0]
  }

  HAL_UART_IRQHandler(&huart2);
 80044da:	4803      	ldr	r0, [pc, #12]	@ (80044e8 <USART2_IRQHandler+0x54>)
 80044dc:	f004 f8a2 	bl	8008624 <HAL_UART_IRQHandler>
}
 80044e0:	bf00      	nop
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	20001d48 	.word	0x20001d48
 80044ec:	20001c78 	.word	0x20001c78
 80044f0:	20001c7a 	.word	0x20001c7a

080044f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0
  return 1;
 80044f8:	2301      	movs	r3, #1
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <_kill>:

int _kill(int pid, int sig)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800450e:	f006 fa83 	bl	800aa18 <__errno>
 8004512:	4603      	mov	r3, r0
 8004514:	2216      	movs	r2, #22
 8004516:	601a      	str	r2, [r3, #0]
  return -1;
 8004518:	f04f 33ff 	mov.w	r3, #4294967295
}
 800451c:	4618      	mov	r0, r3
 800451e:	3708      	adds	r7, #8
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <_exit>:

void _exit (int status)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800452c:	f04f 31ff 	mov.w	r1, #4294967295
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f7ff ffe7 	bl	8004504 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004536:	bf00      	nop
 8004538:	e7fd      	b.n	8004536 <_exit+0x12>

0800453a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b086      	sub	sp, #24
 800453e:	af00      	add	r7, sp, #0
 8004540:	60f8      	str	r0, [r7, #12]
 8004542:	60b9      	str	r1, [r7, #8]
 8004544:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004546:	2300      	movs	r3, #0
 8004548:	617b      	str	r3, [r7, #20]
 800454a:	e00a      	b.n	8004562 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800454c:	f3af 8000 	nop.w
 8004550:	4601      	mov	r1, r0
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	1c5a      	adds	r2, r3, #1
 8004556:	60ba      	str	r2, [r7, #8]
 8004558:	b2ca      	uxtb	r2, r1
 800455a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	3301      	adds	r3, #1
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	429a      	cmp	r2, r3
 8004568:	dbf0      	blt.n	800454c <_read+0x12>
  }

  return len;
 800456a:	687b      	ldr	r3, [r7, #4]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	e009      	b.n	800459a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	1c5a      	adds	r2, r3, #1
 800458a:	60ba      	str	r2, [r7, #8]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	4618      	mov	r0, r3
 8004590:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	3301      	adds	r3, #1
 8004598:	617b      	str	r3, [r7, #20]
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	429a      	cmp	r2, r3
 80045a0:	dbf1      	blt.n	8004586 <_write+0x12>
  }
  return len;
 80045a2:	687b      	ldr	r3, [r7, #4]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3718      	adds	r7, #24
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <_close>:

int _close(int file)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80045b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80045d4:	605a      	str	r2, [r3, #4]
  return 0;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <_isatty>:

int _isatty(int file)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80045ec:	2301      	movs	r3, #1
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b085      	sub	sp, #20
 80045fe:	af00      	add	r7, sp, #0
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	60b9      	str	r1, [r7, #8]
 8004604:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3714      	adds	r7, #20
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800461c:	4a14      	ldr	r2, [pc, #80]	@ (8004670 <_sbrk+0x5c>)
 800461e:	4b15      	ldr	r3, [pc, #84]	@ (8004674 <_sbrk+0x60>)
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004628:	4b13      	ldr	r3, [pc, #76]	@ (8004678 <_sbrk+0x64>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d102      	bne.n	8004636 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004630:	4b11      	ldr	r3, [pc, #68]	@ (8004678 <_sbrk+0x64>)
 8004632:	4a12      	ldr	r2, [pc, #72]	@ (800467c <_sbrk+0x68>)
 8004634:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004636:	4b10      	ldr	r3, [pc, #64]	@ (8004678 <_sbrk+0x64>)
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4413      	add	r3, r2
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	429a      	cmp	r2, r3
 8004642:	d207      	bcs.n	8004654 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004644:	f006 f9e8 	bl	800aa18 <__errno>
 8004648:	4603      	mov	r3, r0
 800464a:	220c      	movs	r2, #12
 800464c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800464e:	f04f 33ff 	mov.w	r3, #4294967295
 8004652:	e009      	b.n	8004668 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004654:	4b08      	ldr	r3, [pc, #32]	@ (8004678 <_sbrk+0x64>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800465a:	4b07      	ldr	r3, [pc, #28]	@ (8004678 <_sbrk+0x64>)
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4413      	add	r3, r2
 8004662:	4a05      	ldr	r2, [pc, #20]	@ (8004678 <_sbrk+0x64>)
 8004664:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004666:	68fb      	ldr	r3, [r7, #12]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	20020000 	.word	0x20020000
 8004674:	00000400 	.word	0x00000400
 8004678:	200018f4 	.word	0x200018f4
 800467c:	20002060 	.word	0x20002060

08004680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004684:	4b06      	ldr	r3, [pc, #24]	@ (80046a0 <SystemInit+0x20>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468a:	4a05      	ldr	r2, [pc, #20]	@ (80046a0 <SystemInit+0x20>)
 800468c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004694:	bf00      	nop
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	e000ed00 	.word	0xe000ed00

080046a4 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch3;
DMA_HandleTypeDef hdma_tim8_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b096      	sub	sp, #88	@ 0x58
 80046a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80046aa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	605a      	str	r2, [r3, #4]
 80046b4:	609a      	str	r2, [r3, #8]
 80046b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046b8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80046c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046c6:	2200      	movs	r2, #0
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	605a      	str	r2, [r3, #4]
 80046cc:	609a      	str	r2, [r3, #8]
 80046ce:	60da      	str	r2, [r3, #12]
 80046d0:	611a      	str	r2, [r3, #16]
 80046d2:	615a      	str	r2, [r3, #20]
 80046d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80046d6:	1d3b      	adds	r3, r7, #4
 80046d8:	2220      	movs	r2, #32
 80046da:	2100      	movs	r1, #0
 80046dc:	4618      	mov	r0, r3
 80046de:	f006 f8ed 	bl	800a8bc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80046e2:	4b42      	ldr	r3, [pc, #264]	@ (80047ec <MX_TIM1_Init+0x148>)
 80046e4:	4a42      	ldr	r2, [pc, #264]	@ (80047f0 <MX_TIM1_Init+0x14c>)
 80046e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80046e8:	4b40      	ldr	r3, [pc, #256]	@ (80047ec <MX_TIM1_Init+0x148>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046ee:	4b3f      	ldr	r3, [pc, #252]	@ (80047ec <MX_TIM1_Init+0x148>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 34;
 80046f4:	4b3d      	ldr	r3, [pc, #244]	@ (80047ec <MX_TIM1_Init+0x148>)
 80046f6:	2222      	movs	r2, #34	@ 0x22
 80046f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046fa:	4b3c      	ldr	r3, [pc, #240]	@ (80047ec <MX_TIM1_Init+0x148>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004700:	4b3a      	ldr	r3, [pc, #232]	@ (80047ec <MX_TIM1_Init+0x148>)
 8004702:	2200      	movs	r2, #0
 8004704:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004706:	4b39      	ldr	r3, [pc, #228]	@ (80047ec <MX_TIM1_Init+0x148>)
 8004708:	2200      	movs	r2, #0
 800470a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800470c:	4837      	ldr	r0, [pc, #220]	@ (80047ec <MX_TIM1_Init+0x148>)
 800470e:	f002 fedf 	bl	80074d0 <HAL_TIM_Base_Init>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8004718:	f7ff fddc 	bl	80042d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800471c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004720:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004722:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004726:	4619      	mov	r1, r3
 8004728:	4830      	ldr	r0, [pc, #192]	@ (80047ec <MX_TIM1_Init+0x148>)
 800472a:	f003 f8f9 	bl	8007920 <HAL_TIM_ConfigClockSource>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d001      	beq.n	8004738 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8004734:	f7ff fdce 	bl	80042d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004738:	482c      	ldr	r0, [pc, #176]	@ (80047ec <MX_TIM1_Init+0x148>)
 800473a:	f002 ff18 	bl	800756e <HAL_TIM_PWM_Init>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8004744:	f7ff fdc6 	bl	80042d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004748:	2300      	movs	r3, #0
 800474a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800474c:	2300      	movs	r3, #0
 800474e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004750:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004754:	4619      	mov	r1, r3
 8004756:	4825      	ldr	r0, [pc, #148]	@ (80047ec <MX_TIM1_Init+0x148>)
 8004758:	f003 fcc0 	bl	80080dc <HAL_TIMEx_MasterConfigSynchronization>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8004762:	f7ff fdb7 	bl	80042d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004766:	2360      	movs	r3, #96	@ 0x60
 8004768:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800476a:	2300      	movs	r3, #0
 800476c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800476e:	2300      	movs	r3, #0
 8004770:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004772:	2300      	movs	r3, #0
 8004774:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004776:	2300      	movs	r3, #0
 8004778:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800477a:	2300      	movs	r3, #0
 800477c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800477e:	2300      	movs	r3, #0
 8004780:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004782:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004786:	2200      	movs	r2, #0
 8004788:	4619      	mov	r1, r3
 800478a:	4818      	ldr	r0, [pc, #96]	@ (80047ec <MX_TIM1_Init+0x148>)
 800478c:	f003 f806 	bl	800779c <HAL_TIM_PWM_ConfigChannel>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8004796:	f7ff fd9d 	bl	80042d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800479a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800479e:	2208      	movs	r2, #8
 80047a0:	4619      	mov	r1, r3
 80047a2:	4812      	ldr	r0, [pc, #72]	@ (80047ec <MX_TIM1_Init+0x148>)
 80047a4:	f002 fffa 	bl	800779c <HAL_TIM_PWM_ConfigChannel>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d001      	beq.n	80047b2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80047ae:	f7ff fd91 	bl	80042d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80047b2:	2300      	movs	r3, #0
 80047b4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80047b6:	2300      	movs	r3, #0
 80047b8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80047ba:	2300      	movs	r3, #0
 80047bc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80047be:	2300      	movs	r3, #0
 80047c0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80047c2:	2300      	movs	r3, #0
 80047c4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80047c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80047ca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80047cc:	2300      	movs	r3, #0
 80047ce:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80047d0:	1d3b      	adds	r3, r7, #4
 80047d2:	4619      	mov	r1, r3
 80047d4:	4805      	ldr	r0, [pc, #20]	@ (80047ec <MX_TIM1_Init+0x148>)
 80047d6:	f003 fcfd 	bl	80081d4 <HAL_TIMEx_ConfigBreakDeadTime>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80047e0:	f7ff fd78 	bl	80042d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80047e4:	bf00      	nop
 80047e6:	3758      	adds	r7, #88	@ 0x58
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	200018f8 	.word	0x200018f8
 80047f0:	40010000 	.word	0x40010000

080047f4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80047fa:	f107 0308 	add.w	r3, r7, #8
 80047fe:	2200      	movs	r2, #0
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	605a      	str	r2, [r3, #4]
 8004804:	609a      	str	r2, [r3, #8]
 8004806:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004808:	463b      	mov	r3, r7
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004810:	4b1e      	ldr	r3, [pc, #120]	@ (800488c <MX_TIM8_Init+0x98>)
 8004812:	4a1f      	ldr	r2, [pc, #124]	@ (8004890 <MX_TIM8_Init+0x9c>)
 8004814:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8004816:	4b1d      	ldr	r3, [pc, #116]	@ (800488c <MX_TIM8_Init+0x98>)
 8004818:	2200      	movs	r2, #0
 800481a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800481c:	4b1b      	ldr	r3, [pc, #108]	@ (800488c <MX_TIM8_Init+0x98>)
 800481e:	2200      	movs	r2, #0
 8004820:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 34;
 8004822:	4b1a      	ldr	r3, [pc, #104]	@ (800488c <MX_TIM8_Init+0x98>)
 8004824:	2222      	movs	r2, #34	@ 0x22
 8004826:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004828:	4b18      	ldr	r3, [pc, #96]	@ (800488c <MX_TIM8_Init+0x98>)
 800482a:	2200      	movs	r2, #0
 800482c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800482e:	4b17      	ldr	r3, [pc, #92]	@ (800488c <MX_TIM8_Init+0x98>)
 8004830:	2200      	movs	r2, #0
 8004832:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004834:	4b15      	ldr	r3, [pc, #84]	@ (800488c <MX_TIM8_Init+0x98>)
 8004836:	2200      	movs	r2, #0
 8004838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800483a:	4814      	ldr	r0, [pc, #80]	@ (800488c <MX_TIM8_Init+0x98>)
 800483c:	f002 fe48 	bl	80074d0 <HAL_TIM_Base_Init>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <MX_TIM8_Init+0x56>
  {
    Error_Handler();
 8004846:	f7ff fd45 	bl	80042d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800484a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800484e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004850:	f107 0308 	add.w	r3, r7, #8
 8004854:	4619      	mov	r1, r3
 8004856:	480d      	ldr	r0, [pc, #52]	@ (800488c <MX_TIM8_Init+0x98>)
 8004858:	f003 f862 	bl	8007920 <HAL_TIM_ConfigClockSource>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <MX_TIM8_Init+0x72>
  {
    Error_Handler();
 8004862:	f7ff fd37 	bl	80042d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004866:	2300      	movs	r3, #0
 8004868:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800486a:	2300      	movs	r3, #0
 800486c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800486e:	463b      	mov	r3, r7
 8004870:	4619      	mov	r1, r3
 8004872:	4806      	ldr	r0, [pc, #24]	@ (800488c <MX_TIM8_Init+0x98>)
 8004874:	f003 fc32 	bl	80080dc <HAL_TIMEx_MasterConfigSynchronization>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 800487e:	f7ff fd29 	bl	80042d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004882:	bf00      	nop
 8004884:	3718      	adds	r7, #24
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	20001940 	.word	0x20001940
 8004890:	40010400 	.word	0x40010400

08004894 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b08c      	sub	sp, #48	@ 0x30
 8004898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800489a:	f107 0320 	add.w	r3, r7, #32
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	605a      	str	r2, [r3, #4]
 80048a4:	609a      	str	r2, [r3, #8]
 80048a6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80048a8:	1d3b      	adds	r3, r7, #4
 80048aa:	2200      	movs	r2, #0
 80048ac:	601a      	str	r2, [r3, #0]
 80048ae:	605a      	str	r2, [r3, #4]
 80048b0:	609a      	str	r2, [r3, #8]
 80048b2:	60da      	str	r2, [r3, #12]
 80048b4:	611a      	str	r2, [r3, #16]
 80048b6:	615a      	str	r2, [r3, #20]
 80048b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80048ba:	4b2b      	ldr	r3, [pc, #172]	@ (8004968 <MX_TIM9_Init+0xd4>)
 80048bc:	4a2b      	ldr	r2, [pc, #172]	@ (800496c <MX_TIM9_Init+0xd8>)
 80048be:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 167;
 80048c0:	4b29      	ldr	r3, [pc, #164]	@ (8004968 <MX_TIM9_Init+0xd4>)
 80048c2:	22a7      	movs	r2, #167	@ 0xa7
 80048c4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048c6:	4b28      	ldr	r3, [pc, #160]	@ (8004968 <MX_TIM9_Init+0xd4>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 19999;
 80048cc:	4b26      	ldr	r3, [pc, #152]	@ (8004968 <MX_TIM9_Init+0xd4>)
 80048ce:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80048d2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048d4:	4b24      	ldr	r3, [pc, #144]	@ (8004968 <MX_TIM9_Init+0xd4>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048da:	4b23      	ldr	r3, [pc, #140]	@ (8004968 <MX_TIM9_Init+0xd4>)
 80048dc:	2200      	movs	r2, #0
 80048de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80048e0:	4821      	ldr	r0, [pc, #132]	@ (8004968 <MX_TIM9_Init+0xd4>)
 80048e2:	f002 fdf5 	bl	80074d0 <HAL_TIM_Base_Init>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80048ec:	f7ff fcf2 	bl	80042d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048f4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80048f6:	f107 0320 	add.w	r3, r7, #32
 80048fa:	4619      	mov	r1, r3
 80048fc:	481a      	ldr	r0, [pc, #104]	@ (8004968 <MX_TIM9_Init+0xd4>)
 80048fe:	f003 f80f 	bl	8007920 <HAL_TIM_ConfigClockSource>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8004908:	f7ff fce4 	bl	80042d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800490c:	4816      	ldr	r0, [pc, #88]	@ (8004968 <MX_TIM9_Init+0xd4>)
 800490e:	f002 fe2e 	bl	800756e <HAL_TIM_PWM_Init>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8004918:	f7ff fcdc 	bl	80042d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800491c:	2360      	movs	r3, #96	@ 0x60
 800491e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004920:	2300      	movs	r3, #0
 8004922:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004924:	2300      	movs	r3, #0
 8004926:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004928:	2300      	movs	r3, #0
 800492a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800492c:	1d3b      	adds	r3, r7, #4
 800492e:	2200      	movs	r2, #0
 8004930:	4619      	mov	r1, r3
 8004932:	480d      	ldr	r0, [pc, #52]	@ (8004968 <MX_TIM9_Init+0xd4>)
 8004934:	f002 ff32 	bl	800779c <HAL_TIM_PWM_ConfigChannel>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d001      	beq.n	8004942 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 800493e:	f7ff fcc9 	bl	80042d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004942:	1d3b      	adds	r3, r7, #4
 8004944:	2204      	movs	r2, #4
 8004946:	4619      	mov	r1, r3
 8004948:	4807      	ldr	r0, [pc, #28]	@ (8004968 <MX_TIM9_Init+0xd4>)
 800494a:	f002 ff27 	bl	800779c <HAL_TIM_PWM_ConfigChannel>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8004954:	f7ff fcbe 	bl	80042d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8004958:	4803      	ldr	r0, [pc, #12]	@ (8004968 <MX_TIM9_Init+0xd4>)
 800495a:	f000 f9df 	bl	8004d1c <HAL_TIM_MspPostInit>

}
 800495e:	bf00      	nop
 8004960:	3730      	adds	r7, #48	@ 0x30
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	20001988 	.word	0x20001988
 800496c:	40014000 	.word	0x40014000

08004970 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b088      	sub	sp, #32
 8004974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004976:	1d3b      	adds	r3, r7, #4
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	605a      	str	r2, [r3, #4]
 800497e:	609a      	str	r2, [r3, #8]
 8004980:	60da      	str	r2, [r3, #12]
 8004982:	611a      	str	r2, [r3, #16]
 8004984:	615a      	str	r2, [r3, #20]
 8004986:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8004988:	4b1f      	ldr	r3, [pc, #124]	@ (8004a08 <MX_TIM12_Init+0x98>)
 800498a:	4a20      	ldr	r2, [pc, #128]	@ (8004a0c <MX_TIM12_Init+0x9c>)
 800498c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 167;
 800498e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a08 <MX_TIM12_Init+0x98>)
 8004990:	22a7      	movs	r2, #167	@ 0xa7
 8004992:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004994:	4b1c      	ldr	r3, [pc, #112]	@ (8004a08 <MX_TIM12_Init+0x98>)
 8004996:	2200      	movs	r2, #0
 8004998:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4999;
 800499a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a08 <MX_TIM12_Init+0x98>)
 800499c:	f241 3287 	movw	r2, #4999	@ 0x1387
 80049a0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049a2:	4b19      	ldr	r3, [pc, #100]	@ (8004a08 <MX_TIM12_Init+0x98>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049a8:	4b17      	ldr	r3, [pc, #92]	@ (8004a08 <MX_TIM12_Init+0x98>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80049ae:	4816      	ldr	r0, [pc, #88]	@ (8004a08 <MX_TIM12_Init+0x98>)
 80049b0:	f002 fddd 	bl	800756e <HAL_TIM_PWM_Init>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80049ba:	f7ff fc8b 	bl	80042d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80049be:	2360      	movs	r3, #96	@ 0x60
 80049c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80049c2:	2300      	movs	r3, #0
 80049c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80049c6:	2300      	movs	r3, #0
 80049c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80049ca:	2300      	movs	r3, #0
 80049cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80049ce:	1d3b      	adds	r3, r7, #4
 80049d0:	2200      	movs	r2, #0
 80049d2:	4619      	mov	r1, r3
 80049d4:	480c      	ldr	r0, [pc, #48]	@ (8004a08 <MX_TIM12_Init+0x98>)
 80049d6:	f002 fee1 	bl	800779c <HAL_TIM_PWM_ConfigChannel>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d001      	beq.n	80049e4 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80049e0:	f7ff fc78 	bl	80042d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80049e4:	1d3b      	adds	r3, r7, #4
 80049e6:	2204      	movs	r2, #4
 80049e8:	4619      	mov	r1, r3
 80049ea:	4807      	ldr	r0, [pc, #28]	@ (8004a08 <MX_TIM12_Init+0x98>)
 80049ec:	f002 fed6 	bl	800779c <HAL_TIM_PWM_ConfigChannel>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d001      	beq.n	80049fa <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 80049f6:	f7ff fc6d 	bl	80042d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80049fa:	4803      	ldr	r0, [pc, #12]	@ (8004a08 <MX_TIM12_Init+0x98>)
 80049fc:	f000 f98e 	bl	8004d1c <HAL_TIM_MspPostInit>

}
 8004a00:	bf00      	nop
 8004a02:	3720      	adds	r7, #32
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	200019d0 	.word	0x200019d0
 8004a0c:	40001800 	.word	0x40001800

08004a10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a93      	ldr	r2, [pc, #588]	@ (8004c6c <HAL_TIM_Base_MspInit+0x25c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	f040 80df 	bne.w	8004be2 <HAL_TIM_Base_MspInit+0x1d2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]
 8004a28:	4b91      	ldr	r3, [pc, #580]	@ (8004c70 <HAL_TIM_Base_MspInit+0x260>)
 8004a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a2c:	4a90      	ldr	r2, [pc, #576]	@ (8004c70 <HAL_TIM_Base_MspInit+0x260>)
 8004a2e:	f043 0301 	orr.w	r3, r3, #1
 8004a32:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a34:	4b8e      	ldr	r3, [pc, #568]	@ (8004c70 <HAL_TIM_Base_MspInit+0x260>)
 8004a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	617b      	str	r3, [r7, #20]
 8004a3e:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8004a40:	4b8c      	ldr	r3, [pc, #560]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a42:	4a8d      	ldr	r2, [pc, #564]	@ (8004c78 <HAL_TIM_Base_MspInit+0x268>)
 8004a44:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8004a46:	4b8b      	ldr	r3, [pc, #556]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a48:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8004a4c:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a4e:	4b89      	ldr	r3, [pc, #548]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a54:	4b87      	ldr	r3, [pc, #540]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8004a5a:	4b86      	ldr	r3, [pc, #536]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a60:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004a62:	4b84      	ldr	r3, [pc, #528]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a64:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004a68:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004a6a:	4b82      	ldr	r3, [pc, #520]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a6c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004a70:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8004a72:	4b80      	ldr	r3, [pc, #512]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004a78:	4b7e      	ldr	r3, [pc, #504]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a7a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004a7e:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a80:	4b7c      	ldr	r3, [pc, #496]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8004a86:	487b      	ldr	r0, [pc, #492]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a88:	f001 fad2 	bl	8006030 <HAL_DMA_Init>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 8004a92:	f7ff fc1f 	bl	80042d4 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a76      	ldr	r2, [pc, #472]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a9a:	621a      	str	r2, [r3, #32]
 8004a9c:	4a75      	ldr	r2, [pc, #468]	@ (8004c74 <HAL_TIM_Base_MspInit+0x264>)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA2_Stream4;
 8004aa2:	4b76      	ldr	r3, [pc, #472]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004aa4:	4a76      	ldr	r2, [pc, #472]	@ (8004c80 <HAL_TIM_Base_MspInit+0x270>)
 8004aa6:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch4_trig_com.Init.Channel = DMA_CHANNEL_6;
 8004aa8:	4b74      	ldr	r3, [pc, #464]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004aaa:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8004aae:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ab0:	4b72      	ldr	r3, [pc, #456]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ab6:	4b71      	ldr	r3, [pc, #452]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8004abc:	4b6f      	ldr	r3, [pc, #444]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004abe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ac2:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004ac4:	4b6d      	ldr	r3, [pc, #436]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004ac6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004aca:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004acc:	4b6b      	ldr	r3, [pc, #428]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004ace:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004ad2:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_NORMAL;
 8004ad4:	4b69      	ldr	r3, [pc, #420]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004ada:	4b68      	ldr	r3, [pc, #416]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004adc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004ae0:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ae2:	4b66      	ldr	r3, [pc, #408]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8004ae8:	4864      	ldr	r0, [pc, #400]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004aea:	f001 faa1 	bl	8006030 <HAL_DMA_Init>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <HAL_TIM_Base_MspInit+0xe8>
    {
      Error_Handler();
 8004af4:	f7ff fbee 	bl	80042d4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a60      	ldr	r2, [pc, #384]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004afc:	631a      	str	r2, [r3, #48]	@ 0x30
 8004afe:	4a5f      	ldr	r2, [pc, #380]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a5d      	ldr	r2, [pc, #372]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004b08:	639a      	str	r2, [r3, #56]	@ 0x38
 8004b0a:	4a5c      	ldr	r2, [pc, #368]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a5a      	ldr	r2, [pc, #360]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004b14:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b16:	4a59      	ldr	r2, [pc, #356]	@ (8004c7c <HAL_TIM_Base_MspInit+0x26c>)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8004b1c:	4b59      	ldr	r3, [pc, #356]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b1e:	4a5a      	ldr	r2, [pc, #360]	@ (8004c88 <HAL_TIM_Base_MspInit+0x278>)
 8004b20:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8004b22:	4b58      	ldr	r3, [pc, #352]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b24:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8004b28:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b2a:	4b56      	ldr	r3, [pc, #344]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b30:	4b54      	ldr	r3, [pc, #336]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004b36:	4b53      	ldr	r3, [pc, #332]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b3c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004b3e:	4b51      	ldr	r3, [pc, #324]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b40:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004b44:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004b46:	4b4f      	ldr	r3, [pc, #316]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b48:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004b4c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8004b4e:	4b4d      	ldr	r3, [pc, #308]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004b54:	4b4b      	ldr	r3, [pc, #300]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b56:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004b5a:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b5c:	4b49      	ldr	r3, [pc, #292]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8004b62:	4848      	ldr	r0, [pc, #288]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b64:	f001 fa64 	bl	8006030 <HAL_DMA_Init>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d001      	beq.n	8004b72 <HAL_TIM_Base_MspInit+0x162>
    {
      Error_Handler();
 8004b6e:	f7ff fbb1 	bl	80042d4 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a43      	ldr	r2, [pc, #268]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b76:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b78:	4a42      	ldr	r2, [pc, #264]	@ (8004c84 <HAL_TIM_Base_MspInit+0x274>)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA2_Stream6;
 8004b7e:	4b43      	ldr	r3, [pc, #268]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004b80:	4a43      	ldr	r2, [pc, #268]	@ (8004c90 <HAL_TIM_Base_MspInit+0x280>)
 8004b82:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Channel = DMA_CHANNEL_6;
 8004b84:	4b41      	ldr	r3, [pc, #260]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004b86:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8004b8a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b8c:	4b3f      	ldr	r3, [pc, #252]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b92:	4b3e      	ldr	r3, [pc, #248]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8004b98:	4b3c      	ldr	r3, [pc, #240]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004b9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b9e:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004ba0:	4b3a      	ldr	r3, [pc, #232]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004ba2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004ba6:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004ba8:	4b38      	ldr	r3, [pc, #224]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004baa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004bae:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8004bb0:	4b36      	ldr	r3, [pc, #216]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004bb6:	4b35      	ldr	r3, [pc, #212]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004bb8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004bbc:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004bbe:	4b33      	ldr	r3, [pc, #204]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8004bc4:	4831      	ldr	r0, [pc, #196]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004bc6:	f001 fa33 	bl	8006030 <HAL_DMA_Init>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <HAL_TIM_Base_MspInit+0x1c4>
    {
      Error_Handler();
 8004bd0:	f7ff fb80 	bl	80042d4 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a2d      	ldr	r2, [pc, #180]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004bd8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004bda:	4a2c      	ldr	r2, [pc, #176]	@ (8004c8c <HAL_TIM_Base_MspInit+0x27c>)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8004be0:	e071      	b.n	8004cc6 <HAL_TIM_Base_MspInit+0x2b6>
  else if(tim_baseHandle->Instance==TIM8)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a2b      	ldr	r2, [pc, #172]	@ (8004c94 <HAL_TIM_Base_MspInit+0x284>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d159      	bne.n	8004ca0 <HAL_TIM_Base_MspInit+0x290>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004bec:	2300      	movs	r3, #0
 8004bee:	613b      	str	r3, [r7, #16]
 8004bf0:	4b1f      	ldr	r3, [pc, #124]	@ (8004c70 <HAL_TIM_Base_MspInit+0x260>)
 8004bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf4:	4a1e      	ldr	r2, [pc, #120]	@ (8004c70 <HAL_TIM_Base_MspInit+0x260>)
 8004bf6:	f043 0302 	orr.w	r3, r3, #2
 8004bfa:	6453      	str	r3, [r2, #68]	@ 0x44
 8004bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8004c70 <HAL_TIM_Base_MspInit+0x260>)
 8004bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	613b      	str	r3, [r7, #16]
 8004c06:	693b      	ldr	r3, [r7, #16]
    hdma_tim8_up.Instance = DMA2_Stream1;
 8004c08:	4b23      	ldr	r3, [pc, #140]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c0a:	4a24      	ldr	r2, [pc, #144]	@ (8004c9c <HAL_TIM_Base_MspInit+0x28c>)
 8004c0c:	601a      	str	r2, [r3, #0]
    hdma_tim8_up.Init.Channel = DMA_CHANNEL_7;
 8004c0e:	4b22      	ldr	r3, [pc, #136]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c10:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8004c14:	605a      	str	r2, [r3, #4]
    hdma_tim8_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c16:	4b20      	ldr	r3, [pc, #128]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	609a      	str	r2, [r3, #8]
    hdma_tim8_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	60da      	str	r2, [r3, #12]
    hdma_tim8_up.Init.MemInc = DMA_MINC_ENABLE;
 8004c22:	4b1d      	ldr	r3, [pc, #116]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c28:	611a      	str	r2, [r3, #16]
    hdma_tim8_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c2c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004c30:	615a      	str	r2, [r3, #20]
    hdma_tim8_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004c32:	4b19      	ldr	r3, [pc, #100]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004c38:	619a      	str	r2, [r3, #24]
    hdma_tim8_up.Init.Mode = DMA_NORMAL;
 8004c3a:	4b17      	ldr	r3, [pc, #92]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	61da      	str	r2, [r3, #28]
    hdma_tim8_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004c40:	4b15      	ldr	r3, [pc, #84]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c42:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004c46:	621a      	str	r2, [r3, #32]
    hdma_tim8_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c48:	4b13      	ldr	r3, [pc, #76]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_up) != HAL_OK)
 8004c4e:	4812      	ldr	r0, [pc, #72]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c50:	f001 f9ee 	bl	8006030 <HAL_DMA_Init>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_TIM_Base_MspInit+0x24e>
      Error_Handler();
 8004c5a:	f7ff fb3b 	bl	80042d4 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim8_up);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a0d      	ldr	r2, [pc, #52]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c62:	621a      	str	r2, [r3, #32]
 8004c64:	4a0c      	ldr	r2, [pc, #48]	@ (8004c98 <HAL_TIM_Base_MspInit+0x288>)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004c6a:	e02c      	b.n	8004cc6 <HAL_TIM_Base_MspInit+0x2b6>
 8004c6c:	40010000 	.word	0x40010000
 8004c70:	40023800 	.word	0x40023800
 8004c74:	20001a18 	.word	0x20001a18
 8004c78:	40026488 	.word	0x40026488
 8004c7c:	20001a78 	.word	0x20001a78
 8004c80:	40026470 	.word	0x40026470
 8004c84:	20001ad8 	.word	0x20001ad8
 8004c88:	40026458 	.word	0x40026458
 8004c8c:	20001b38 	.word	0x20001b38
 8004c90:	400264a0 	.word	0x400264a0
 8004c94:	40010400 	.word	0x40010400
 8004c98:	20001b98 	.word	0x20001b98
 8004c9c:	40026428 	.word	0x40026428
  else if(tim_baseHandle->Instance==TIM9)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8004cd0 <HAL_TIM_Base_MspInit+0x2c0>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d10d      	bne.n	8004cc6 <HAL_TIM_Base_MspInit+0x2b6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004caa:	2300      	movs	r3, #0
 8004cac:	60fb      	str	r3, [r7, #12]
 8004cae:	4b09      	ldr	r3, [pc, #36]	@ (8004cd4 <HAL_TIM_Base_MspInit+0x2c4>)
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb2:	4a08      	ldr	r2, [pc, #32]	@ (8004cd4 <HAL_TIM_Base_MspInit+0x2c4>)
 8004cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cba:	4b06      	ldr	r3, [pc, #24]	@ (8004cd4 <HAL_TIM_Base_MspInit+0x2c4>)
 8004cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
}
 8004cc6:	bf00      	nop
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	40014000 	.word	0x40014000
 8004cd4:	40023800 	.word	0x40023800

08004cd8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8004d14 <HAL_TIM_PWM_MspInit+0x3c>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d10d      	bne.n	8004d06 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004cea:	2300      	movs	r3, #0
 8004cec:	60fb      	str	r3, [r7, #12]
 8004cee:	4b0a      	ldr	r3, [pc, #40]	@ (8004d18 <HAL_TIM_PWM_MspInit+0x40>)
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf2:	4a09      	ldr	r2, [pc, #36]	@ (8004d18 <HAL_TIM_PWM_MspInit+0x40>)
 8004cf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cfa:	4b07      	ldr	r3, [pc, #28]	@ (8004d18 <HAL_TIM_PWM_MspInit+0x40>)
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8004d06:	bf00      	nop
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	40001800 	.word	0x40001800
 8004d18:	40023800 	.word	0x40023800

08004d1c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b08a      	sub	sp, #40	@ 0x28
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d24:	f107 0314 	add.w	r3, r7, #20
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]
 8004d2c:	605a      	str	r2, [r3, #4]
 8004d2e:	609a      	str	r2, [r3, #8]
 8004d30:	60da      	str	r2, [r3, #12]
 8004d32:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a24      	ldr	r2, [pc, #144]	@ (8004dcc <HAL_TIM_MspPostInit+0xb0>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d11e      	bne.n	8004d7c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004d3e:	2300      	movs	r3, #0
 8004d40:	613b      	str	r3, [r7, #16]
 8004d42:	4b23      	ldr	r3, [pc, #140]	@ (8004dd0 <HAL_TIM_MspPostInit+0xb4>)
 8004d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d46:	4a22      	ldr	r2, [pc, #136]	@ (8004dd0 <HAL_TIM_MspPostInit+0xb4>)
 8004d48:	f043 0310 	orr.w	r3, r3, #16
 8004d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d4e:	4b20      	ldr	r3, [pc, #128]	@ (8004dd0 <HAL_TIM_MspPostInit+0xb4>)
 8004d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	613b      	str	r3, [r7, #16]
 8004d58:	693b      	ldr	r3, [r7, #16]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8004d5a:	2360      	movs	r3, #96	@ 0x60
 8004d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d5e:	2302      	movs	r3, #2
 8004d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d62:	2300      	movs	r3, #0
 8004d64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d66:	2300      	movs	r3, #0
 8004d68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d6e:	f107 0314 	add.w	r3, r7, #20
 8004d72:	4619      	mov	r1, r3
 8004d74:	4817      	ldr	r0, [pc, #92]	@ (8004dd4 <HAL_TIM_MspPostInit+0xb8>)
 8004d76:	f001 fd5d 	bl	8006834 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004d7a:	e023      	b.n	8004dc4 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a15      	ldr	r2, [pc, #84]	@ (8004dd8 <HAL_TIM_MspPostInit+0xbc>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d11e      	bne.n	8004dc4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d86:	2300      	movs	r3, #0
 8004d88:	60fb      	str	r3, [r7, #12]
 8004d8a:	4b11      	ldr	r3, [pc, #68]	@ (8004dd0 <HAL_TIM_MspPostInit+0xb4>)
 8004d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8e:	4a10      	ldr	r2, [pc, #64]	@ (8004dd0 <HAL_TIM_MspPostInit+0xb4>)
 8004d90:	f043 0302 	orr.w	r3, r3, #2
 8004d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d96:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd0 <HAL_TIM_MspPostInit+0xb4>)
 8004d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 8004da2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da8:	2302      	movs	r3, #2
 8004daa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dac:	2300      	movs	r3, #0
 8004dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004db0:	2300      	movs	r3, #0
 8004db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004db4:	2309      	movs	r3, #9
 8004db6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004db8:	f107 0314 	add.w	r3, r7, #20
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	4807      	ldr	r0, [pc, #28]	@ (8004ddc <HAL_TIM_MspPostInit+0xc0>)
 8004dc0:	f001 fd38 	bl	8006834 <HAL_GPIO_Init>
}
 8004dc4:	bf00      	nop
 8004dc6:	3728      	adds	r7, #40	@ 0x28
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	40014000 	.word	0x40014000
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	40001800 	.word	0x40001800
 8004ddc:	40020400 	.word	0x40020400

08004de0 <UART_CMD_Init>:
extern UART_HandleTypeDef huart2;
extern volatile float pid_target_speed_rpms[MOTORS_COUNT];
extern uint16_t pwm_targets[4];


void UART_CMD_Init(UART_HandleTypeDef *huart) {
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, uart_rx2_buffer, UART_RX2_BUFFER_SIZE);
 8004de8:	2280      	movs	r2, #128	@ 0x80
 8004dea:	4908      	ldr	r1, [pc, #32]	@ (8004e0c <UART_CMD_Init+0x2c>)
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f003 fb9b 	bl	8008528 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68da      	ldr	r2, [r3, #12]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f042 0210 	orr.w	r2, r2, #16
 8004e00:	60da      	str	r2, [r3, #12]
}
 8004e02:	bf00      	nop
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	20001bf8 	.word	0x20001bf8

08004e10 <Debug_Send_DMA>:

// Non-blocking UART transmit with timeout protection
void Debug_Send_DMA(const char* format, ...) {
 8004e10:	b40f      	push	{r0, r1, r2, r3}
 8004e12:	b580      	push	{r7, lr}
 8004e14:	b084      	sub	sp, #16
 8004e16:	af00      	add	r7, sp, #0
    // If UART is busy, skip this message to avoid blocking
    if (uart_tx2_busy) {
 8004e18:	4b17      	ldr	r3, [pc, #92]	@ (8004e78 <Debug_Send_DMA+0x68>)
 8004e1a:	781b      	ldrb	r3, [r3, #0]
      //  return;
    }

    va_list args;
    va_start(args, format);
 8004e1c:	f107 031c 	add.w	r3, r7, #28
 8004e20:	607b      	str	r3, [r7, #4]
    int len = vsnprintf(uart_tx2_buffer, sizeof(uart_tx2_buffer), format, args);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69ba      	ldr	r2, [r7, #24]
 8004e26:	2180      	movs	r1, #128	@ 0x80
 8004e28:	4814      	ldr	r0, [pc, #80]	@ (8004e7c <Debug_Send_DMA+0x6c>)
 8004e2a:	f005 fd39 	bl	800a8a0 <vsniprintf>
 8004e2e:	60f8      	str	r0, [r7, #12]
    va_end(args);

    if (len > 0 && len < (int)sizeof(uart_tx2_buffer)) {
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	dd18      	ble.n	8004e68 <Debug_Send_DMA+0x58>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e3a:	dc15      	bgt.n	8004e68 <Debug_Send_DMA+0x58>
        uart_tx2_busy = true;
 8004e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8004e78 <Debug_Send_DMA+0x68>)
 8004e3e:	2201      	movs	r2, #1
 8004e40:	701a      	strb	r2, [r3, #0]

        // Use HAL_UART_Transmit with reasonable timeout
        // This will block briefly but not disrupt DShot timing too much
        HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t*)uart_tx2_buffer, len,10);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	b29a      	uxth	r2, r3
 8004e46:	230a      	movs	r3, #10
 8004e48:	490c      	ldr	r1, [pc, #48]	@ (8004e7c <Debug_Send_DMA+0x6c>)
 8004e4a:	480d      	ldr	r0, [pc, #52]	@ (8004e80 <Debug_Send_DMA+0x70>)
 8004e4c:	f003 fa64 	bl	8008318 <HAL_UART_Transmit>
 8004e50:	4603      	mov	r3, r0
 8004e52:	72fb      	strb	r3, [r7, #11]

        if (status != HAL_OK) {
 8004e54:	7afb      	ldrb	r3, [r7, #11]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d003      	beq.n	8004e62 <Debug_Send_DMA+0x52>
            // Transmission failed or timed out
            uart_tx2_busy = false;
 8004e5a:	4b07      	ldr	r3, [pc, #28]	@ (8004e78 <Debug_Send_DMA+0x68>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	701a      	strb	r2, [r3, #0]
        } else {
            uart_tx2_busy = false;
        }
    }
}
 8004e60:	e002      	b.n	8004e68 <Debug_Send_DMA+0x58>
            uart_tx2_busy = false;
 8004e62:	4b05      	ldr	r3, [pc, #20]	@ (8004e78 <Debug_Send_DMA+0x68>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	701a      	strb	r2, [r3, #0]
}
 8004e68:	bf00      	nop
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e72:	b004      	add	sp, #16
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	20001c7b 	.word	0x20001c7b
 8004e7c:	20001c7c 	.word	0x20001c7c
 8004e80:	20001d48 	.word	0x20001d48

08004e84 <process_uart_command>:

    if (len > 0) {
        HAL_UART_Transmit_IT(&huart2, (uint8_t*)dma_tx_buffer, len);
    }
}
void process_uart_command(void) {
 8004e84:	b590      	push	{r4, r7, lr}
 8004e86:	b0ab      	sub	sp, #172	@ 0xac
 8004e88:	af00      	add	r7, sp, #0
    static uint16_t read_pos_tracker = 0;
    uint16_t current_end_pos = uart_rx2_write_pos;
 8004e8a:	4baf      	ldr	r3, [pc, #700]	@ (8005148 <process_uart_command+0x2c4>)
 8004e8c:	881b      	ldrh	r3, [r3, #0]
 8004e8e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    uint16_t bytes_received;
    if (current_end_pos >= read_pos_tracker)
 8004e92:	4bae      	ldr	r3, [pc, #696]	@ (800514c <process_uart_command+0x2c8>)
 8004e94:	881b      	ldrh	r3, [r3, #0]
 8004e96:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d307      	bcc.n	8004eae <process_uart_command+0x2a>
        bytes_received = current_end_pos - read_pos_tracker;
 8004e9e:	4bab      	ldr	r3, [pc, #684]	@ (800514c <process_uart_command+0x2c8>)
 8004ea0:	881b      	ldrh	r3, [r3, #0]
 8004ea2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8004eac:	e008      	b.n	8004ec0 <process_uart_command+0x3c>
    else
        bytes_received = UART_RX2_BUFFER_SIZE - read_pos_tracker + current_end_pos;
 8004eae:	4ba7      	ldr	r3, [pc, #668]	@ (800514c <process_uart_command+0x2c8>)
 8004eb0:	881b      	ldrh	r3, [r3, #0]
 8004eb2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3380      	adds	r3, #128	@ 0x80
 8004ebc:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

    uart_new_data_available = false;
 8004ec0:	4ba3      	ldr	r3, [pc, #652]	@ (8005150 <process_uart_command+0x2cc>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	701a      	strb	r2, [r3, #0]
    if (bytes_received == 0) return;
 8004ec6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f000 8137 	beq.w	800513e <process_uart_command+0x2ba>

    char temp_buffer[UART_RX2_BUFFER_SIZE + 1];
    if (current_end_pos >= read_pos_tracker) {
 8004ed0:	4b9e      	ldr	r3, [pc, #632]	@ (800514c <process_uart_command+0x2c8>)
 8004ed2:	881b      	ldrh	r3, [r3, #0]
 8004ed4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d30c      	bcc.n	8004ef6 <process_uart_command+0x72>
        memcpy(temp_buffer, &uart_rx2_buffer[read_pos_tracker], bytes_received);
 8004edc:	4b9b      	ldr	r3, [pc, #620]	@ (800514c <process_uart_command+0x2c8>)
 8004ede:	881b      	ldrh	r3, [r3, #0]
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	4b9c      	ldr	r3, [pc, #624]	@ (8005154 <process_uart_command+0x2d0>)
 8004ee4:	18d1      	adds	r1, r2, r3
 8004ee6:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8004eea:	f107 030c 	add.w	r3, r7, #12
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f005 fdbf 	bl	800aa72 <memcpy>
 8004ef4:	e01c      	b.n	8004f30 <process_uart_command+0xac>
    } else {
        memcpy(temp_buffer, &uart_rx2_buffer[read_pos_tracker], UART_RX2_BUFFER_SIZE - read_pos_tracker);
 8004ef6:	4b95      	ldr	r3, [pc, #596]	@ (800514c <process_uart_command+0x2c8>)
 8004ef8:	881b      	ldrh	r3, [r3, #0]
 8004efa:	461a      	mov	r2, r3
 8004efc:	4b95      	ldr	r3, [pc, #596]	@ (8005154 <process_uart_command+0x2d0>)
 8004efe:	18d1      	adds	r1, r2, r3
 8004f00:	4b92      	ldr	r3, [pc, #584]	@ (800514c <process_uart_command+0x2c8>)
 8004f02:	881b      	ldrh	r3, [r3, #0]
 8004f04:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8004f08:	461a      	mov	r2, r3
 8004f0a:	f107 030c 	add.w	r3, r7, #12
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f005 fdaf 	bl	800aa72 <memcpy>
        memcpy(temp_buffer + (UART_RX2_BUFFER_SIZE - read_pos_tracker), uart_rx2_buffer, current_end_pos);
 8004f14:	4b8d      	ldr	r3, [pc, #564]	@ (800514c <process_uart_command+0x2c8>)
 8004f16:	881b      	ldrh	r3, [r3, #0]
 8004f18:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	f107 030c 	add.w	r3, r7, #12
 8004f22:	4413      	add	r3, r2
 8004f24:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8004f28:	498a      	ldr	r1, [pc, #552]	@ (8005154 <process_uart_command+0x2d0>)
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f005 fda1 	bl	800aa72 <memcpy>
    }
    temp_buffer[bytes_received] = '\0';
 8004f30:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8004f34:	33a8      	adds	r3, #168	@ 0xa8
 8004f36:	443b      	add	r3, r7
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f803 2c9c 	strb.w	r2, [r3, #-156]
    read_pos_tracker = current_end_pos;
 8004f3e:	4a83      	ldr	r2, [pc, #524]	@ (800514c <process_uart_command+0x2c8>)
 8004f40:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004f44:	8013      	strh	r3, [r2, #0]

    char *line = strtok(temp_buffer, "\r\n");
 8004f46:	f107 030c 	add.w	r3, r7, #12
 8004f4a:	4983      	ldr	r1, [pc, #524]	@ (8005158 <process_uart_command+0x2d4>)
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f005 fcbd 	bl	800a8cc <strtok>
 8004f52:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 8004f56:	e0ec      	b.n	8005132 <process_uart_command+0x2ae>
        while (*line == ' ' || *line == '\t') line++;
 8004f58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	2b20      	cmp	r3, #32
 8004f6a:	d0f5      	beq.n	8004f58 <process_uart_command+0xd4>
 8004f6c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	2b09      	cmp	r3, #9
 8004f74:	d0f0      	beq.n	8004f58 <process_uart_command+0xd4>
        size_t len = strlen(line);
 8004f76:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004f7a:	f7fb f989 	bl	8000290 <strlen>
 8004f7e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        while (len > 0 && (line[len - 1] == ' ' || line[len - 1] == '\t')) line[--len] = '\0';
 8004f82:	e00b      	b.n	8004f9c <process_uart_command+0x118>
 8004f84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f8e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004f92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f96:	4413      	add	r3, r2
 8004f98:	2200      	movs	r2, #0
 8004f9a:	701a      	strb	r2, [r3, #0]
 8004f9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d011      	beq.n	8004fc8 <process_uart_command+0x144>
 8004fa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004fae:	4413      	add	r3, r2
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	2b20      	cmp	r3, #32
 8004fb4:	d0e6      	beq.n	8004f84 <process_uart_command+0x100>
 8004fb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004fc0:	4413      	add	r3, r2
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	2b09      	cmp	r3, #9
 8004fc6:	d0dd      	beq.n	8004f84 <process_uart_command+0x100>
        if (len == 0) { line = strtok(NULL, "\r\n"); continue; }
 8004fc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d106      	bne.n	8004fde <process_uart_command+0x15a>
 8004fd0:	4961      	ldr	r1, [pc, #388]	@ (8005158 <process_uart_command+0x2d4>)
 8004fd2:	2000      	movs	r0, #0
 8004fd4:	f005 fc7a 	bl	800a8cc <strtok>
 8004fd8:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
 8004fdc:	e0a9      	b.n	8005132 <process_uart_command+0x2ae>

        if (strcmp(line, "0.00") == 0) {
 8004fde:	495f      	ldr	r1, [pc, #380]	@ (800515c <process_uart_command+0x2d8>)
 8004fe0:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004fe4:	f7fb f8f4 	bl	80001d0 <strcmp>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d128      	bne.n	8005040 <process_uart_command+0x1bc>
            for (unsigned int i = 0; i < MOTORS_COUNT; i++) pid_target_speed_rpms[i] = 0.0f;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ff4:	e00c      	b.n	8005010 <process_uart_command+0x18c>
 8004ff6:	4a5a      	ldr	r2, [pc, #360]	@ (8005160 <process_uart_command+0x2dc>)
 8004ff8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	4413      	add	r3, r2
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800500a:	3301      	adds	r3, #1
 800500c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005010:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005014:	2b09      	cmp	r3, #9
 8005016:	d9ee      	bls.n	8004ff6 <process_uart_command+0x172>
            pwm_targets[0] = pwm_targets[1] = pwm_targets[2] = pwm_targets[3] = 1500; // neutral
 8005018:	4b52      	ldr	r3, [pc, #328]	@ (8005164 <process_uart_command+0x2e0>)
 800501a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800501e:	80da      	strh	r2, [r3, #6]
 8005020:	4b50      	ldr	r3, [pc, #320]	@ (8005164 <process_uart_command+0x2e0>)
 8005022:	88da      	ldrh	r2, [r3, #6]
 8005024:	4b4f      	ldr	r3, [pc, #316]	@ (8005164 <process_uart_command+0x2e0>)
 8005026:	809a      	strh	r2, [r3, #4]
 8005028:	4b4e      	ldr	r3, [pc, #312]	@ (8005164 <process_uart_command+0x2e0>)
 800502a:	889a      	ldrh	r2, [r3, #4]
 800502c:	4b4d      	ldr	r3, [pc, #308]	@ (8005164 <process_uart_command+0x2e0>)
 800502e:	805a      	strh	r2, [r3, #2]
 8005030:	4b4c      	ldr	r3, [pc, #304]	@ (8005164 <process_uart_command+0x2e0>)
 8005032:	885a      	ldrh	r2, [r3, #2]
 8005034:	4b4b      	ldr	r3, [pc, #300]	@ (8005164 <process_uart_command+0x2e0>)
 8005036:	801a      	strh	r2, [r3, #0]
            Debug_Send_DMA("CMD: Reset all motors\r\n");
 8005038:	484b      	ldr	r0, [pc, #300]	@ (8005168 <process_uart_command+0x2e4>)
 800503a:	f7ff fee9 	bl	8004e10 <Debug_Send_DMA>
 800503e:	e072      	b.n	8005126 <process_uart_command+0x2a2>
        } else {
            unsigned int motor_idx;
            float new_value;
            int parsed = sscanf(line, "%u.%f", &motor_idx, &new_value);
 8005040:	1d3b      	adds	r3, r7, #4
 8005042:	f107 0208 	add.w	r2, r7, #8
 8005046:	4949      	ldr	r1, [pc, #292]	@ (800516c <process_uart_command+0x2e8>)
 8005048:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800504c:	f005 fb88 	bl	800a760 <siscanf>
 8005050:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

            if (parsed == 2) {
 8005054:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005058:	2b02      	cmp	r3, #2
 800505a:	d161      	bne.n	8005120 <process_uart_command+0x29c>
                // --- Handle DShot motors (09)
                if (motor_idx < MOTORS_COUNT) {
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	2b09      	cmp	r3, #9
 8005060:	d81c      	bhi.n	800509c <process_uart_command+0x218>
                    if (fabsf(new_value) <= 10000.0f) {
 8005062:	edd7 7a01 	vldr	s15, [r7, #4]
 8005066:	eef0 7ae7 	vabs.f32	s15, s15
 800506a:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8005170 <process_uart_command+0x2ec>
 800506e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005076:	d856      	bhi.n	8005126 <process_uart_command+0x2a2>
                        pid_target_speed_rpms[motor_idx] = new_value;
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	4938      	ldr	r1, [pc, #224]	@ (8005160 <process_uart_command+0x2dc>)
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	601a      	str	r2, [r3, #0]
                        Debug_Send_DMA("CMD: M%u -> %.0f RPM\r\n", motor_idx, new_value);
 8005084:	68bc      	ldr	r4, [r7, #8]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4618      	mov	r0, r3
 800508a:	f7fb fa6d 	bl	8000568 <__aeabi_f2d>
 800508e:	4602      	mov	r2, r0
 8005090:	460b      	mov	r3, r1
 8005092:	4621      	mov	r1, r4
 8005094:	4837      	ldr	r0, [pc, #220]	@ (8005174 <process_uart_command+0x2f0>)
 8005096:	f7ff febb 	bl	8004e10 <Debug_Send_DMA>
 800509a:	e044      	b.n	8005126 <process_uart_command+0x2a2>
                    }
                }
                // --- Handle PWM motors (1013)
                else if (motor_idx >= 10 && motor_idx <= 13) {
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	2b09      	cmp	r3, #9
 80050a0:	d938      	bls.n	8005114 <process_uart_command+0x290>
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	2b0d      	cmp	r3, #13
 80050a6:	d835      	bhi.n	8005114 <process_uart_command+0x290>
                    if (new_value >= 500 && new_value <= 2500) {
 80050a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80050ac:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8005178 <process_uart_command+0x2f4>
 80050b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050b8:	db22      	blt.n	8005100 <process_uart_command+0x27c>
 80050ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80050be:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800517c <process_uart_command+0x2f8>
 80050c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ca:	d819      	bhi.n	8005100 <process_uart_command+0x27c>
                        pwm_targets[motor_idx - 10] = (uint16_t)new_value;
 80050cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	3b0a      	subs	r3, #10
 80050d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050d8:	ee17 2a90 	vmov	r2, s15
 80050dc:	b291      	uxth	r1, r2
 80050de:	4a21      	ldr	r2, [pc, #132]	@ (8005164 <process_uart_command+0x2e0>)
 80050e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        Debug_Send_DMA("CMD: PWM%u -> %.0f us\r\n", motor_idx - 9, new_value);
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f1a3 0409 	sub.w	r4, r3, #9
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4618      	mov	r0, r3
 80050ee:	f7fb fa3b 	bl	8000568 <__aeabi_f2d>
 80050f2:	4602      	mov	r2, r0
 80050f4:	460b      	mov	r3, r1
 80050f6:	4621      	mov	r1, r4
 80050f8:	4821      	ldr	r0, [pc, #132]	@ (8005180 <process_uart_command+0x2fc>)
 80050fa:	f7ff fe89 	bl	8004e10 <Debug_Send_DMA>
                    if (new_value >= 500 && new_value <= 2500) {
 80050fe:	e012      	b.n	8005126 <process_uart_command+0x2a2>
                    } else {
                        Debug_Send_DMA("CMD: PWM value %.0f out of range\r\n", new_value);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4618      	mov	r0, r3
 8005104:	f7fb fa30 	bl	8000568 <__aeabi_f2d>
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	481d      	ldr	r0, [pc, #116]	@ (8005184 <process_uart_command+0x300>)
 800510e:	f7ff fe7f 	bl	8004e10 <Debug_Send_DMA>
                    if (new_value >= 500 && new_value <= 2500) {
 8005112:	e008      	b.n	8005126 <process_uart_command+0x2a2>
                    }
                } else {
                    Debug_Send_DMA("CMD: Invalid motor index %u\r\n", motor_idx);
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	4619      	mov	r1, r3
 8005118:	481b      	ldr	r0, [pc, #108]	@ (8005188 <process_uart_command+0x304>)
 800511a:	f7ff fe79 	bl	8004e10 <Debug_Send_DMA>
 800511e:	e002      	b.n	8005126 <process_uart_command+0x2a2>
                }
            } else {
                Debug_Send_DMA("CMD: Bad format. Use <motor>.<value>\r\n");
 8005120:	481a      	ldr	r0, [pc, #104]	@ (800518c <process_uart_command+0x308>)
 8005122:	f7ff fe75 	bl	8004e10 <Debug_Send_DMA>
            }
        }
        line = strtok(NULL, "\r\n");
 8005126:	490c      	ldr	r1, [pc, #48]	@ (8005158 <process_uart_command+0x2d4>)
 8005128:	2000      	movs	r0, #0
 800512a:	f005 fbcf 	bl	800a8cc <strtok>
 800512e:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 8005132:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005136:	2b00      	cmp	r3, #0
 8005138:	f47f af13 	bne.w	8004f62 <process_uart_command+0xde>
 800513c:	e000      	b.n	8005140 <process_uart_command+0x2bc>
    if (bytes_received == 0) return;
 800513e:	bf00      	nop
    }
}
 8005140:	37ac      	adds	r7, #172	@ 0xac
 8005142:	46bd      	mov	sp, r7
 8005144:	bd90      	pop	{r4, r7, pc}
 8005146:	bf00      	nop
 8005148:	20001c78 	.word	0x20001c78
 800514c:	20001cfc 	.word	0x20001cfc
 8005150:	20001c7a 	.word	0x20001c7a
 8005154:	20001bf8 	.word	0x20001bf8
 8005158:	0800e978 	.word	0x0800e978
 800515c:	0800e97c 	.word	0x0800e97c
 8005160:	200018c0 	.word	0x200018c0
 8005164:	20000018 	.word	0x20000018
 8005168:	0800e984 	.word	0x0800e984
 800516c:	0800e99c 	.word	0x0800e99c
 8005170:	461c4000 	.word	0x461c4000
 8005174:	0800e9a4 	.word	0x0800e9a4
 8005178:	43fa0000 	.word	0x43fa0000
 800517c:	451c4000 	.word	0x451c4000
 8005180:	0800e9bc 	.word	0x0800e9bc
 8005184:	0800e9d4 	.word	0x0800e9d4
 8005188:	0800e9f8 	.word	0x0800e9f8
 800518c:	0800ea18 	.word	0x0800ea18

08005190 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005194:	4b11      	ldr	r3, [pc, #68]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 8005196:	4a12      	ldr	r2, [pc, #72]	@ (80051e0 <MX_USART1_UART_Init+0x50>)
 8005198:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800519a:	4b10      	ldr	r3, [pc, #64]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 800519c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80051a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80051a2:	4b0e      	ldr	r3, [pc, #56]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80051a8:	4b0c      	ldr	r3, [pc, #48]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 80051aa:	2200      	movs	r2, #0
 80051ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80051ae:	4b0b      	ldr	r3, [pc, #44]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80051b4:	4b09      	ldr	r3, [pc, #36]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 80051b6:	220c      	movs	r2, #12
 80051b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051ba:	4b08      	ldr	r3, [pc, #32]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 80051bc:	2200      	movs	r2, #0
 80051be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80051c0:	4b06      	ldr	r3, [pc, #24]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80051c6:	4805      	ldr	r0, [pc, #20]	@ (80051dc <MX_USART1_UART_Init+0x4c>)
 80051c8:	f003 f856 	bl	8008278 <HAL_UART_Init>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80051d2:	f7ff f87f 	bl	80042d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80051d6:	bf00      	nop
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	20001d00 	.word	0x20001d00
 80051e0:	40011000 	.word	0x40011000

080051e4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80051e8:	4b11      	ldr	r3, [pc, #68]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 80051ea:	4a12      	ldr	r2, [pc, #72]	@ (8005234 <MX_USART2_UART_Init+0x50>)
 80051ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80051ee:	4b10      	ldr	r3, [pc, #64]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 80051f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80051f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80051f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80051fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 80051fe:	2200      	movs	r2, #0
 8005200:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005202:	4b0b      	ldr	r3, [pc, #44]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 8005204:	2200      	movs	r2, #0
 8005206:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005208:	4b09      	ldr	r3, [pc, #36]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 800520a:	220c      	movs	r2, #12
 800520c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800520e:	4b08      	ldr	r3, [pc, #32]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 8005210:	2200      	movs	r2, #0
 8005212:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005214:	4b06      	ldr	r3, [pc, #24]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 8005216:	2200      	movs	r2, #0
 8005218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800521a:	4805      	ldr	r0, [pc, #20]	@ (8005230 <MX_USART2_UART_Init+0x4c>)
 800521c:	f003 f82c 	bl	8008278 <HAL_UART_Init>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005226:	f7ff f855 	bl	80042d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800522a:	bf00      	nop
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	20001d48 	.word	0x20001d48
 8005234:	40004400 	.word	0x40004400

08005238 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b08c      	sub	sp, #48	@ 0x30
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005240:	f107 031c 	add.w	r3, r7, #28
 8005244:	2200      	movs	r2, #0
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	605a      	str	r2, [r3, #4]
 800524a:	609a      	str	r2, [r3, #8]
 800524c:	60da      	str	r2, [r3, #12]
 800524e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a9a      	ldr	r2, [pc, #616]	@ (80054c0 <HAL_UART_MspInit+0x288>)
 8005256:	4293      	cmp	r3, r2
 8005258:	f040 8095 	bne.w	8005386 <HAL_UART_MspInit+0x14e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800525c:	2300      	movs	r3, #0
 800525e:	61bb      	str	r3, [r7, #24]
 8005260:	4b98      	ldr	r3, [pc, #608]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 8005262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005264:	4a97      	ldr	r2, [pc, #604]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 8005266:	f043 0310 	orr.w	r3, r3, #16
 800526a:	6453      	str	r3, [r2, #68]	@ 0x44
 800526c:	4b95      	ldr	r3, [pc, #596]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 800526e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005270:	f003 0310 	and.w	r3, r3, #16
 8005274:	61bb      	str	r3, [r7, #24]
 8005276:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005278:	2300      	movs	r3, #0
 800527a:	617b      	str	r3, [r7, #20]
 800527c:	4b91      	ldr	r3, [pc, #580]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 800527e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005280:	4a90      	ldr	r2, [pc, #576]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 8005282:	f043 0301 	orr.w	r3, r3, #1
 8005286:	6313      	str	r3, [r2, #48]	@ 0x30
 8005288:	4b8e      	ldr	r3, [pc, #568]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 800528a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	617b      	str	r3, [r7, #20]
 8005292:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005294:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800529a:	2302      	movs	r3, #2
 800529c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800529e:	2300      	movs	r3, #0
 80052a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052a2:	2303      	movs	r3, #3
 80052a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80052a6:	2307      	movs	r3, #7
 80052a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052aa:	f107 031c 	add.w	r3, r7, #28
 80052ae:	4619      	mov	r1, r3
 80052b0:	4885      	ldr	r0, [pc, #532]	@ (80054c8 <HAL_UART_MspInit+0x290>)
 80052b2:	f001 fabf 	bl	8006834 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80052b6:	4b85      	ldr	r3, [pc, #532]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052b8:	4a85      	ldr	r2, [pc, #532]	@ (80054d0 <HAL_UART_MspInit+0x298>)
 80052ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80052bc:	4b83      	ldr	r3, [pc, #524]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80052c2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052c4:	4b81      	ldr	r3, [pc, #516]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052ca:	4b80      	ldr	r3, [pc, #512]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80052d0:	4b7e      	ldr	r3, [pc, #504]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80052d8:	4b7c      	ldr	r3, [pc, #496]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052da:	2200      	movs	r2, #0
 80052dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052de:	4b7b      	ldr	r3, [pc, #492]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80052e4:	4b79      	ldr	r3, [pc, #484]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052ea:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80052ec:	4b77      	ldr	r3, [pc, #476]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052ee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80052f2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80052f4:	4b75      	ldr	r3, [pc, #468]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80052fa:	4874      	ldr	r0, [pc, #464]	@ (80054cc <HAL_UART_MspInit+0x294>)
 80052fc:	f000 fe98 	bl	8006030 <HAL_DMA_Init>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 8005306:	f7fe ffe5 	bl	80042d4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a6f      	ldr	r2, [pc, #444]	@ (80054cc <HAL_UART_MspInit+0x294>)
 800530e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005310:	4a6e      	ldr	r2, [pc, #440]	@ (80054cc <HAL_UART_MspInit+0x294>)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8005316:	4b6f      	ldr	r3, [pc, #444]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 8005318:	4a6f      	ldr	r2, [pc, #444]	@ (80054d8 <HAL_UART_MspInit+0x2a0>)
 800531a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800531c:	4b6d      	ldr	r3, [pc, #436]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 800531e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005322:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005324:	4b6b      	ldr	r3, [pc, #428]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 8005326:	2240      	movs	r2, #64	@ 0x40
 8005328:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800532a:	4b6a      	ldr	r3, [pc, #424]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 800532c:	2200      	movs	r2, #0
 800532e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005330:	4b68      	ldr	r3, [pc, #416]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 8005332:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005336:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005338:	4b66      	ldr	r3, [pc, #408]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 800533a:	2200      	movs	r2, #0
 800533c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800533e:	4b65      	ldr	r3, [pc, #404]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 8005340:	2200      	movs	r2, #0
 8005342:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005344:	4b63      	ldr	r3, [pc, #396]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 8005346:	2200      	movs	r2, #0
 8005348:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800534a:	4b62      	ldr	r3, [pc, #392]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 800534c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005350:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005352:	4b60      	ldr	r3, [pc, #384]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 8005354:	2200      	movs	r2, #0
 8005356:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005358:	485e      	ldr	r0, [pc, #376]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 800535a:	f000 fe69 	bl	8006030 <HAL_DMA_Init>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d001      	beq.n	8005368 <HAL_UART_MspInit+0x130>
    {
      Error_Handler();
 8005364:	f7fe ffb6 	bl	80042d4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a5a      	ldr	r2, [pc, #360]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 800536c:	639a      	str	r2, [r3, #56]	@ 0x38
 800536e:	4a59      	ldr	r2, [pc, #356]	@ (80054d4 <HAL_UART_MspInit+0x29c>)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005374:	2200      	movs	r2, #0
 8005376:	2100      	movs	r1, #0
 8005378:	2025      	movs	r0, #37	@ 0x25
 800537a:	f000 fe22 	bl	8005fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800537e:	2025      	movs	r0, #37	@ 0x25
 8005380:	f000 fe3b 	bl	8005ffa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005384:	e097      	b.n	80054b6 <HAL_UART_MspInit+0x27e>
  else if(uartHandle->Instance==USART2)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a54      	ldr	r2, [pc, #336]	@ (80054dc <HAL_UART_MspInit+0x2a4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	f040 8092 	bne.w	80054b6 <HAL_UART_MspInit+0x27e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005392:	2300      	movs	r3, #0
 8005394:	613b      	str	r3, [r7, #16]
 8005396:	4b4b      	ldr	r3, [pc, #300]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 8005398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539a:	4a4a      	ldr	r2, [pc, #296]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 800539c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80053a2:	4b48      	ldr	r3, [pc, #288]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053aa:	613b      	str	r3, [r7, #16]
 80053ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80053ae:	2300      	movs	r3, #0
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	4b44      	ldr	r3, [pc, #272]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 80053b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b6:	4a43      	ldr	r2, [pc, #268]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 80053b8:	f043 0308 	orr.w	r3, r3, #8
 80053bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80053be:	4b41      	ldr	r3, [pc, #260]	@ (80054c4 <HAL_UART_MspInit+0x28c>)
 80053c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80053ca:	2360      	movs	r3, #96	@ 0x60
 80053cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ce:	2302      	movs	r3, #2
 80053d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d2:	2300      	movs	r3, #0
 80053d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053d6:	2303      	movs	r3, #3
 80053d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80053da:	2307      	movs	r3, #7
 80053dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053de:	f107 031c 	add.w	r3, r7, #28
 80053e2:	4619      	mov	r1, r3
 80053e4:	483e      	ldr	r0, [pc, #248]	@ (80054e0 <HAL_UART_MspInit+0x2a8>)
 80053e6:	f001 fa25 	bl	8006834 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80053ea:	4b3e      	ldr	r3, [pc, #248]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 80053ec:	4a3e      	ldr	r2, [pc, #248]	@ (80054e8 <HAL_UART_MspInit+0x2b0>)
 80053ee:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80053f0:	4b3c      	ldr	r3, [pc, #240]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 80053f2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80053f6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80053f8:	4b3a      	ldr	r3, [pc, #232]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053fe:	4b39      	ldr	r3, [pc, #228]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 8005400:	2200      	movs	r2, #0
 8005402:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005404:	4b37      	ldr	r3, [pc, #220]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 8005406:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800540a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800540c:	4b35      	ldr	r3, [pc, #212]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 800540e:	2200      	movs	r2, #0
 8005410:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005412:	4b34      	ldr	r3, [pc, #208]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 8005414:	2200      	movs	r2, #0
 8005416:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005418:	4b32      	ldr	r3, [pc, #200]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 800541a:	2200      	movs	r2, #0
 800541c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800541e:	4b31      	ldr	r3, [pc, #196]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 8005420:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005424:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005426:	4b2f      	ldr	r3, [pc, #188]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 8005428:	2200      	movs	r2, #0
 800542a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800542c:	482d      	ldr	r0, [pc, #180]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 800542e:	f000 fdff 	bl	8006030 <HAL_DMA_Init>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <HAL_UART_MspInit+0x204>
      Error_Handler();
 8005438:	f7fe ff4c 	bl	80042d4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a29      	ldr	r2, [pc, #164]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 8005440:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005442:	4a28      	ldr	r2, [pc, #160]	@ (80054e4 <HAL_UART_MspInit+0x2ac>)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005448:	4b28      	ldr	r3, [pc, #160]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 800544a:	4a29      	ldr	r2, [pc, #164]	@ (80054f0 <HAL_UART_MspInit+0x2b8>)
 800544c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800544e:	4b27      	ldr	r3, [pc, #156]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 8005450:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005454:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005456:	4b25      	ldr	r3, [pc, #148]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 8005458:	2240      	movs	r2, #64	@ 0x40
 800545a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800545c:	4b23      	ldr	r3, [pc, #140]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 800545e:	2200      	movs	r2, #0
 8005460:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005462:	4b22      	ldr	r3, [pc, #136]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 8005464:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005468:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800546a:	4b20      	ldr	r3, [pc, #128]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 800546c:	2200      	movs	r2, #0
 800546e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005470:	4b1e      	ldr	r3, [pc, #120]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 8005472:	2200      	movs	r2, #0
 8005474:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005476:	4b1d      	ldr	r3, [pc, #116]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 8005478:	2200      	movs	r2, #0
 800547a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800547c:	4b1b      	ldr	r3, [pc, #108]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 800547e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005482:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005484:	4b19      	ldr	r3, [pc, #100]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 8005486:	2200      	movs	r2, #0
 8005488:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800548a:	4818      	ldr	r0, [pc, #96]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 800548c:	f000 fdd0 	bl	8006030 <HAL_DMA_Init>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d001      	beq.n	800549a <HAL_UART_MspInit+0x262>
      Error_Handler();
 8005496:	f7fe ff1d 	bl	80042d4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a13      	ldr	r2, [pc, #76]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 800549e:	639a      	str	r2, [r3, #56]	@ 0x38
 80054a0:	4a12      	ldr	r2, [pc, #72]	@ (80054ec <HAL_UART_MspInit+0x2b4>)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80054a6:	2200      	movs	r2, #0
 80054a8:	2100      	movs	r1, #0
 80054aa:	2026      	movs	r0, #38	@ 0x26
 80054ac:	f000 fd89 	bl	8005fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80054b0:	2026      	movs	r0, #38	@ 0x26
 80054b2:	f000 fda2 	bl	8005ffa <HAL_NVIC_EnableIRQ>
}
 80054b6:	bf00      	nop
 80054b8:	3730      	adds	r7, #48	@ 0x30
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40011000 	.word	0x40011000
 80054c4:	40023800 	.word	0x40023800
 80054c8:	40020000 	.word	0x40020000
 80054cc:	20001d90 	.word	0x20001d90
 80054d0:	40026440 	.word	0x40026440
 80054d4:	20001df0 	.word	0x20001df0
 80054d8:	400264b8 	.word	0x400264b8
 80054dc:	40004400 	.word	0x40004400
 80054e0:	40020c00 	.word	0x40020c00
 80054e4:	20001e50 	.word	0x20001e50
 80054e8:	40026088 	.word	0x40026088
 80054ec:	20001eb0 	.word	0x20001eb0
 80054f0:	400260a0 	.word	0x400260a0

080054f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80054f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800552c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80054f8:	f7ff f8c2 	bl	8004680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80054fc:	480c      	ldr	r0, [pc, #48]	@ (8005530 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80054fe:	490d      	ldr	r1, [pc, #52]	@ (8005534 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005500:	4a0d      	ldr	r2, [pc, #52]	@ (8005538 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005504:	e002      	b.n	800550c <LoopCopyDataInit>

08005506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800550a:	3304      	adds	r3, #4

0800550c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800550c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800550e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005510:	d3f9      	bcc.n	8005506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005512:	4a0a      	ldr	r2, [pc, #40]	@ (800553c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005514:	4c0a      	ldr	r4, [pc, #40]	@ (8005540 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005518:	e001      	b.n	800551e <LoopFillZerobss>

0800551a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800551a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800551c:	3204      	adds	r2, #4

0800551e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800551e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005520:	d3fb      	bcc.n	800551a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005522:	f005 fa7f 	bl	800aa24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005526:	f7fe fca7 	bl	8003e78 <main>
  bx  lr    
 800552a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800552c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005534:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8005538:	0800efb4 	.word	0x0800efb4
  ldr r2, =_sbss
 800553c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8005540:	20002060 	.word	0x20002060

08005544 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005544:	e7fe      	b.n	8005544 <ADC_IRQHandler>
	...

08005548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800554c:	4b0e      	ldr	r3, [pc, #56]	@ (8005588 <HAL_Init+0x40>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a0d      	ldr	r2, [pc, #52]	@ (8005588 <HAL_Init+0x40>)
 8005552:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005556:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005558:	4b0b      	ldr	r3, [pc, #44]	@ (8005588 <HAL_Init+0x40>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a0a      	ldr	r2, [pc, #40]	@ (8005588 <HAL_Init+0x40>)
 800555e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005562:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005564:	4b08      	ldr	r3, [pc, #32]	@ (8005588 <HAL_Init+0x40>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a07      	ldr	r2, [pc, #28]	@ (8005588 <HAL_Init+0x40>)
 800556a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800556e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005570:	2003      	movs	r0, #3
 8005572:	f000 fd1b 	bl	8005fac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005576:	200f      	movs	r0, #15
 8005578:	f000 f808 	bl	800558c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800557c:	f7fe ff00 	bl	8004380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	40023c00 	.word	0x40023c00

0800558c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005594:	4b12      	ldr	r3, [pc, #72]	@ (80055e0 <HAL_InitTick+0x54>)
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	4b12      	ldr	r3, [pc, #72]	@ (80055e4 <HAL_InitTick+0x58>)
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	4619      	mov	r1, r3
 800559e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80055a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80055a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 fd33 	bl	8006016 <HAL_SYSTICK_Config>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e00e      	b.n	80055d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b0f      	cmp	r3, #15
 80055be:	d80a      	bhi.n	80055d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055c0:	2200      	movs	r2, #0
 80055c2:	6879      	ldr	r1, [r7, #4]
 80055c4:	f04f 30ff 	mov.w	r0, #4294967295
 80055c8:	f000 fcfb 	bl	8005fc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80055cc:	4a06      	ldr	r2, [pc, #24]	@ (80055e8 <HAL_InitTick+0x5c>)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
 80055d4:	e000      	b.n	80055d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3708      	adds	r7, #8
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	20000020 	.word	0x20000020
 80055e4:	20000028 	.word	0x20000028
 80055e8:	20000024 	.word	0x20000024

080055ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055ec:	b480      	push	{r7}
 80055ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055f0:	4b06      	ldr	r3, [pc, #24]	@ (800560c <HAL_IncTick+0x20>)
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	461a      	mov	r2, r3
 80055f6:	4b06      	ldr	r3, [pc, #24]	@ (8005610 <HAL_IncTick+0x24>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4413      	add	r3, r2
 80055fc:	4a04      	ldr	r2, [pc, #16]	@ (8005610 <HAL_IncTick+0x24>)
 80055fe:	6013      	str	r3, [r2, #0]
}
 8005600:	bf00      	nop
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	20000028 	.word	0x20000028
 8005610:	20001f10 	.word	0x20001f10

08005614 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005614:	b480      	push	{r7}
 8005616:	af00      	add	r7, sp, #0
  return uwTick;
 8005618:	4b03      	ldr	r3, [pc, #12]	@ (8005628 <HAL_GetTick+0x14>)
 800561a:	681b      	ldr	r3, [r3, #0]
}
 800561c:	4618      	mov	r0, r3
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	20001f10 	.word	0x20001f10

0800562c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005634:	f7ff ffee 	bl	8005614 <HAL_GetTick>
 8005638:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005644:	d005      	beq.n	8005652 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005646:	4b0a      	ldr	r3, [pc, #40]	@ (8005670 <HAL_Delay+0x44>)
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	461a      	mov	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	4413      	add	r3, r2
 8005650:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005652:	bf00      	nop
 8005654:	f7ff ffde 	bl	8005614 <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	429a      	cmp	r2, r3
 8005662:	d8f7      	bhi.n	8005654 <HAL_Delay+0x28>
  {
  }
}
 8005664:	bf00      	nop
 8005666:	bf00      	nop
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	20000028 	.word	0x20000028

08005674 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800567c:	2300      	movs	r3, #0
 800567e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e033      	b.n	80056f2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	2b00      	cmp	r3, #0
 8005690:	d109      	bne.n	80056a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7fb fd26 	bl	80010e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056aa:	f003 0310 	and.w	r3, r3, #16
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d118      	bne.n	80056e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80056ba:	f023 0302 	bic.w	r3, r3, #2
 80056be:	f043 0202 	orr.w	r2, r3, #2
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 faa4 	bl	8005c14 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d6:	f023 0303 	bic.w	r3, r3, #3
 80056da:	f043 0201 	orr.w	r2, r3, #1
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80056e2:	e001      	b.n	80056e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80056f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
	...

080056fc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800570e:	2b01      	cmp	r3, #1
 8005710:	d101      	bne.n	8005716 <HAL_ADC_Start+0x1a>
 8005712:	2302      	movs	r3, #2
 8005714:	e0b2      	b.n	800587c <HAL_ADC_Start+0x180>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b01      	cmp	r3, #1
 800572a:	d018      	beq.n	800575e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	689a      	ldr	r2, [r3, #8]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f042 0201 	orr.w	r2, r2, #1
 800573a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800573c:	4b52      	ldr	r3, [pc, #328]	@ (8005888 <HAL_ADC_Start+0x18c>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a52      	ldr	r2, [pc, #328]	@ (800588c <HAL_ADC_Start+0x190>)
 8005742:	fba2 2303 	umull	r2, r3, r2, r3
 8005746:	0c9a      	lsrs	r2, r3, #18
 8005748:	4613      	mov	r3, r2
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	4413      	add	r3, r2
 800574e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005750:	e002      	b.n	8005758 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	3b01      	subs	r3, #1
 8005756:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1f9      	bne.n	8005752 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f003 0301 	and.w	r3, r3, #1
 8005768:	2b01      	cmp	r3, #1
 800576a:	d17a      	bne.n	8005862 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005770:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005774:	f023 0301 	bic.w	r3, r3, #1
 8005778:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800578a:	2b00      	cmp	r3, #0
 800578c:	d007      	beq.n	800579e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005792:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005796:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057aa:	d106      	bne.n	80057ba <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057b0:	f023 0206 	bic.w	r2, r3, #6
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	645a      	str	r2, [r3, #68]	@ 0x44
 80057b8:	e002      	b.n	80057c0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057c8:	4b31      	ldr	r3, [pc, #196]	@ (8005890 <HAL_ADC_Start+0x194>)
 80057ca:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80057d4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f003 031f 	and.w	r3, r3, #31
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d12a      	bne.n	8005838 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005894 <HAL_ADC_Start+0x198>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d015      	beq.n	8005818 <HAL_ADC_Start+0x11c>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a29      	ldr	r2, [pc, #164]	@ (8005898 <HAL_ADC_Start+0x19c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d105      	bne.n	8005802 <HAL_ADC_Start+0x106>
 80057f6:	4b26      	ldr	r3, [pc, #152]	@ (8005890 <HAL_ADC_Start+0x194>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f003 031f 	and.w	r3, r3, #31
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00a      	beq.n	8005818 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a25      	ldr	r2, [pc, #148]	@ (800589c <HAL_ADC_Start+0x1a0>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d136      	bne.n	800587a <HAL_ADC_Start+0x17e>
 800580c:	4b20      	ldr	r3, [pc, #128]	@ (8005890 <HAL_ADC_Start+0x194>)
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f003 0310 	and.w	r3, r3, #16
 8005814:	2b00      	cmp	r3, #0
 8005816:	d130      	bne.n	800587a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d129      	bne.n	800587a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	689a      	ldr	r2, [r3, #8]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005834:	609a      	str	r2, [r3, #8]
 8005836:	e020      	b.n	800587a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a15      	ldr	r2, [pc, #84]	@ (8005894 <HAL_ADC_Start+0x198>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d11b      	bne.n	800587a <HAL_ADC_Start+0x17e>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d114      	bne.n	800587a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689a      	ldr	r2, [r3, #8]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800585e:	609a      	str	r2, [r3, #8]
 8005860:	e00b      	b.n	800587a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005866:	f043 0210 	orr.w	r2, r3, #16
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005872:	f043 0201 	orr.w	r2, r3, #1
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3714      	adds	r7, #20
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	20000020 	.word	0x20000020
 800588c:	431bde83 	.word	0x431bde83
 8005890:	40012300 	.word	0x40012300
 8005894:	40012000 	.word	0x40012000
 8005898:	40012100 	.word	0x40012100
 800589c:	40012200 	.word	0x40012200

080058a0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058bc:	d113      	bne.n	80058e6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80058c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058cc:	d10b      	bne.n	80058e6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d2:	f043 0220 	orr.w	r2, r3, #32
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e063      	b.n	80059ae <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80058e6:	f7ff fe95 	bl	8005614 <HAL_GetTick>
 80058ea:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80058ec:	e021      	b.n	8005932 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f4:	d01d      	beq.n	8005932 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d007      	beq.n	800590c <HAL_ADC_PollForConversion+0x6c>
 80058fc:	f7ff fe8a 	bl	8005614 <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	683a      	ldr	r2, [r7, #0]
 8005908:	429a      	cmp	r2, r3
 800590a:	d212      	bcs.n	8005932 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b02      	cmp	r3, #2
 8005918:	d00b      	beq.n	8005932 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591e:	f043 0204 	orr.w	r2, r3, #4
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e03d      	b.n	80059ae <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b02      	cmp	r3, #2
 800593e:	d1d6      	bne.n	80058ee <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f06f 0212 	mvn.w	r2, #18
 8005948:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d123      	bne.n	80059ac <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005968:	2b00      	cmp	r3, #0
 800596a:	d11f      	bne.n	80059ac <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005972:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005976:	2b00      	cmp	r3, #0
 8005978:	d006      	beq.n	8005988 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005984:	2b00      	cmp	r3, #0
 8005986:	d111      	bne.n	80059ac <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005998:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d105      	bne.n	80059ac <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a4:	f043 0201 	orr.w	r2, r3, #1
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b083      	sub	sp, #12
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80059da:	2300      	movs	r3, #0
 80059dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d101      	bne.n	80059ec <HAL_ADC_ConfigChannel+0x1c>
 80059e8:	2302      	movs	r3, #2
 80059ea:	e105      	b.n	8005bf8 <HAL_ADC_ConfigChannel+0x228>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2b09      	cmp	r3, #9
 80059fa:	d925      	bls.n	8005a48 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68d9      	ldr	r1, [r3, #12]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	461a      	mov	r2, r3
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	005b      	lsls	r3, r3, #1
 8005a0e:	4413      	add	r3, r2
 8005a10:	3b1e      	subs	r3, #30
 8005a12:	2207      	movs	r2, #7
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	43da      	mvns	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	400a      	ands	r2, r1
 8005a20:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68d9      	ldr	r1, [r3, #12]
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	4618      	mov	r0, r3
 8005a34:	4603      	mov	r3, r0
 8005a36:	005b      	lsls	r3, r3, #1
 8005a38:	4403      	add	r3, r0
 8005a3a:	3b1e      	subs	r3, #30
 8005a3c:	409a      	lsls	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	60da      	str	r2, [r3, #12]
 8005a46:	e022      	b.n	8005a8e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6919      	ldr	r1, [r3, #16]
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	461a      	mov	r2, r3
 8005a56:	4613      	mov	r3, r2
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	4413      	add	r3, r2
 8005a5c:	2207      	movs	r2, #7
 8005a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a62:	43da      	mvns	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	400a      	ands	r2, r1
 8005a6a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	6919      	ldr	r1, [r3, #16]
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	689a      	ldr	r2, [r3, #8]
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	4603      	mov	r3, r0
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	4403      	add	r3, r0
 8005a84:	409a      	lsls	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	2b06      	cmp	r3, #6
 8005a94:	d824      	bhi.n	8005ae0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	4413      	add	r3, r2
 8005aa6:	3b05      	subs	r3, #5
 8005aa8:	221f      	movs	r2, #31
 8005aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005aae:	43da      	mvns	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	400a      	ands	r2, r1
 8005ab6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	4613      	mov	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	4413      	add	r3, r2
 8005ad0:	3b05      	subs	r3, #5
 8005ad2:	fa00 f203 	lsl.w	r2, r0, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ade:	e04c      	b.n	8005b7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2b0c      	cmp	r3, #12
 8005ae6:	d824      	bhi.n	8005b32 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	4613      	mov	r3, r2
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	4413      	add	r3, r2
 8005af8:	3b23      	subs	r3, #35	@ 0x23
 8005afa:	221f      	movs	r2, #31
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	43da      	mvns	r2, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	400a      	ands	r2, r1
 8005b08:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	4618      	mov	r0, r3
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685a      	ldr	r2, [r3, #4]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	4413      	add	r3, r2
 8005b22:	3b23      	subs	r3, #35	@ 0x23
 8005b24:	fa00 f203 	lsl.w	r2, r0, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	430a      	orrs	r2, r1
 8005b2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b30:	e023      	b.n	8005b7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	685a      	ldr	r2, [r3, #4]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	4413      	add	r3, r2
 8005b42:	3b41      	subs	r3, #65	@ 0x41
 8005b44:	221f      	movs	r2, #31
 8005b46:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4a:	43da      	mvns	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	400a      	ands	r2, r1
 8005b52:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	4618      	mov	r0, r3
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	4613      	mov	r3, r2
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	4413      	add	r3, r2
 8005b6c:	3b41      	subs	r3, #65	@ 0x41
 8005b6e:	fa00 f203 	lsl.w	r2, r0, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005b7a:	4b22      	ldr	r3, [pc, #136]	@ (8005c04 <HAL_ADC_ConfigChannel+0x234>)
 8005b7c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a21      	ldr	r2, [pc, #132]	@ (8005c08 <HAL_ADC_ConfigChannel+0x238>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d109      	bne.n	8005b9c <HAL_ADC_ConfigChannel+0x1cc>
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2b12      	cmp	r3, #18
 8005b8e:	d105      	bne.n	8005b9c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a19      	ldr	r2, [pc, #100]	@ (8005c08 <HAL_ADC_ConfigChannel+0x238>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d123      	bne.n	8005bee <HAL_ADC_ConfigChannel+0x21e>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2b10      	cmp	r3, #16
 8005bac:	d003      	beq.n	8005bb6 <HAL_ADC_ConfigChannel+0x1e6>
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b11      	cmp	r3, #17
 8005bb4:	d11b      	bne.n	8005bee <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2b10      	cmp	r3, #16
 8005bc8:	d111      	bne.n	8005bee <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005bca:	4b10      	ldr	r3, [pc, #64]	@ (8005c0c <HAL_ADC_ConfigChannel+0x23c>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a10      	ldr	r2, [pc, #64]	@ (8005c10 <HAL_ADC_ConfigChannel+0x240>)
 8005bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd4:	0c9a      	lsrs	r2, r3, #18
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4413      	add	r3, r2
 8005bdc:	005b      	lsls	r3, r3, #1
 8005bde:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005be0:	e002      	b.n	8005be8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	3b01      	subs	r3, #1
 8005be6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1f9      	bne.n	8005be2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	40012300 	.word	0x40012300
 8005c08:	40012000 	.word	0x40012000
 8005c0c:	20000020 	.word	0x20000020
 8005c10:	431bde83 	.word	0x431bde83

08005c14 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005c1c:	4b79      	ldr	r3, [pc, #484]	@ (8005e04 <ADC_Init+0x1f0>)
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	685a      	ldr	r2, [r3, #4]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	431a      	orrs	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6859      	ldr	r1, [r3, #4]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	021a      	lsls	r2, r3, #8
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005c6c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	6859      	ldr	r1, [r3, #4]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	689a      	ldr	r2, [r3, #8]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689a      	ldr	r2, [r3, #8]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6899      	ldr	r1, [r3, #8]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68da      	ldr	r2, [r3, #12]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca6:	4a58      	ldr	r2, [pc, #352]	@ (8005e08 <ADC_Init+0x1f4>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d022      	beq.n	8005cf2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689a      	ldr	r2, [r3, #8]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005cba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6899      	ldr	r1, [r3, #8]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005cdc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	6899      	ldr	r1, [r3, #8]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	609a      	str	r2, [r3, #8]
 8005cf0:	e00f      	b.n	8005d12 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	689a      	ldr	r2, [r3, #8]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005d00:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005d10:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 0202 	bic.w	r2, r2, #2
 8005d20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	6899      	ldr	r1, [r3, #8]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	7e1b      	ldrb	r3, [r3, #24]
 8005d2c:	005a      	lsls	r2, r3, #1
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	430a      	orrs	r2, r1
 8005d34:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d01b      	beq.n	8005d78 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685a      	ldr	r2, [r3, #4]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d4e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005d5e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6859      	ldr	r1, [r3, #4]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	035a      	lsls	r2, r3, #13
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	605a      	str	r2, [r3, #4]
 8005d76:	e007      	b.n	8005d88 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d86:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005d96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	3b01      	subs	r3, #1
 8005da4:	051a      	lsls	r2, r3, #20
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	689a      	ldr	r2, [r3, #8]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005dbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6899      	ldr	r1, [r3, #8]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005dca:	025a      	lsls	r2, r3, #9
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	430a      	orrs	r2, r1
 8005dd2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689a      	ldr	r2, [r3, #8]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005de2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6899      	ldr	r1, [r3, #8]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	029a      	lsls	r2, r3, #10
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	609a      	str	r2, [r3, #8]
}
 8005df8:	bf00      	nop
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	40012300 	.word	0x40012300
 8005e08:	0f000001 	.word	0x0f000001

08005e0c <__NVIC_SetPriorityGrouping>:
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f003 0307 	and.w	r3, r3, #7
 8005e1a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e50 <__NVIC_SetPriorityGrouping+0x44>)
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005e28:	4013      	ands	r3, r2
 8005e2a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e3e:	4a04      	ldr	r2, [pc, #16]	@ (8005e50 <__NVIC_SetPriorityGrouping+0x44>)
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	60d3      	str	r3, [r2, #12]
}
 8005e44:	bf00      	nop
 8005e46:	3714      	adds	r7, #20
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr
 8005e50:	e000ed00 	.word	0xe000ed00

08005e54 <__NVIC_GetPriorityGrouping>:
{
 8005e54:	b480      	push	{r7}
 8005e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e58:	4b04      	ldr	r3, [pc, #16]	@ (8005e6c <__NVIC_GetPriorityGrouping+0x18>)
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	0a1b      	lsrs	r3, r3, #8
 8005e5e:	f003 0307 	and.w	r3, r3, #7
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	e000ed00 	.word	0xe000ed00

08005e70 <__NVIC_EnableIRQ>:
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	4603      	mov	r3, r0
 8005e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	db0b      	blt.n	8005e9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e82:	79fb      	ldrb	r3, [r7, #7]
 8005e84:	f003 021f 	and.w	r2, r3, #31
 8005e88:	4907      	ldr	r1, [pc, #28]	@ (8005ea8 <__NVIC_EnableIRQ+0x38>)
 8005e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e8e:	095b      	lsrs	r3, r3, #5
 8005e90:	2001      	movs	r0, #1
 8005e92:	fa00 f202 	lsl.w	r2, r0, r2
 8005e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005e9a:	bf00      	nop
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	e000e100 	.word	0xe000e100

08005eac <__NVIC_SetPriority>:
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	6039      	str	r1, [r7, #0]
 8005eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	db0a      	blt.n	8005ed6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	b2da      	uxtb	r2, r3
 8005ec4:	490c      	ldr	r1, [pc, #48]	@ (8005ef8 <__NVIC_SetPriority+0x4c>)
 8005ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eca:	0112      	lsls	r2, r2, #4
 8005ecc:	b2d2      	uxtb	r2, r2
 8005ece:	440b      	add	r3, r1
 8005ed0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005ed4:	e00a      	b.n	8005eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	b2da      	uxtb	r2, r3
 8005eda:	4908      	ldr	r1, [pc, #32]	@ (8005efc <__NVIC_SetPriority+0x50>)
 8005edc:	79fb      	ldrb	r3, [r7, #7]
 8005ede:	f003 030f 	and.w	r3, r3, #15
 8005ee2:	3b04      	subs	r3, #4
 8005ee4:	0112      	lsls	r2, r2, #4
 8005ee6:	b2d2      	uxtb	r2, r2
 8005ee8:	440b      	add	r3, r1
 8005eea:	761a      	strb	r2, [r3, #24]
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	e000e100 	.word	0xe000e100
 8005efc:	e000ed00 	.word	0xe000ed00

08005f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b089      	sub	sp, #36	@ 0x24
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f003 0307 	and.w	r3, r3, #7
 8005f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	f1c3 0307 	rsb	r3, r3, #7
 8005f1a:	2b04      	cmp	r3, #4
 8005f1c:	bf28      	it	cs
 8005f1e:	2304      	movcs	r3, #4
 8005f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	3304      	adds	r3, #4
 8005f26:	2b06      	cmp	r3, #6
 8005f28:	d902      	bls.n	8005f30 <NVIC_EncodePriority+0x30>
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	3b03      	subs	r3, #3
 8005f2e:	e000      	b.n	8005f32 <NVIC_EncodePriority+0x32>
 8005f30:	2300      	movs	r3, #0
 8005f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f34:	f04f 32ff 	mov.w	r2, #4294967295
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3e:	43da      	mvns	r2, r3
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	401a      	ands	r2, r3
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f48:	f04f 31ff 	mov.w	r1, #4294967295
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f52:	43d9      	mvns	r1, r3
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f58:	4313      	orrs	r3, r2
         );
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3724      	adds	r7, #36	@ 0x24
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
	...

08005f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	3b01      	subs	r3, #1
 8005f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f78:	d301      	bcc.n	8005f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e00f      	b.n	8005f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8005fa8 <SysTick_Config+0x40>)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	3b01      	subs	r3, #1
 8005f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f86:	210f      	movs	r1, #15
 8005f88:	f04f 30ff 	mov.w	r0, #4294967295
 8005f8c:	f7ff ff8e 	bl	8005eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f90:	4b05      	ldr	r3, [pc, #20]	@ (8005fa8 <SysTick_Config+0x40>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f96:	4b04      	ldr	r3, [pc, #16]	@ (8005fa8 <SysTick_Config+0x40>)
 8005f98:	2207      	movs	r2, #7
 8005f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3708      	adds	r7, #8
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	e000e010 	.word	0xe000e010

08005fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f7ff ff29 	bl	8005e0c <__NVIC_SetPriorityGrouping>
}
 8005fba:	bf00      	nop
 8005fbc:	3708      	adds	r7, #8
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	b086      	sub	sp, #24
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	4603      	mov	r3, r0
 8005fca:	60b9      	str	r1, [r7, #8]
 8005fcc:	607a      	str	r2, [r7, #4]
 8005fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005fd4:	f7ff ff3e 	bl	8005e54 <__NVIC_GetPriorityGrouping>
 8005fd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	68b9      	ldr	r1, [r7, #8]
 8005fde:	6978      	ldr	r0, [r7, #20]
 8005fe0:	f7ff ff8e 	bl	8005f00 <NVIC_EncodePriority>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fea:	4611      	mov	r1, r2
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7ff ff5d 	bl	8005eac <__NVIC_SetPriority>
}
 8005ff2:	bf00      	nop
 8005ff4:	3718      	adds	r7, #24
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b082      	sub	sp, #8
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	4603      	mov	r3, r0
 8006002:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006008:	4618      	mov	r0, r3
 800600a:	f7ff ff31 	bl	8005e70 <__NVIC_EnableIRQ>
}
 800600e:	bf00      	nop
 8006010:	3708      	adds	r7, #8
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}

08006016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b082      	sub	sp, #8
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7ff ffa2 	bl	8005f68 <SysTick_Config>
 8006024:	4603      	mov	r3, r0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
	...

08006030 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b086      	sub	sp, #24
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006038:	2300      	movs	r3, #0
 800603a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800603c:	f7ff faea 	bl	8005614 <HAL_GetTick>
 8006040:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d101      	bne.n	800604c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e099      	b.n	8006180 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f022 0201 	bic.w	r2, r2, #1
 800606a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800606c:	e00f      	b.n	800608e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800606e:	f7ff fad1 	bl	8005614 <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	2b05      	cmp	r3, #5
 800607a:	d908      	bls.n	800608e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2220      	movs	r2, #32
 8006080:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2203      	movs	r2, #3
 8006086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e078      	b.n	8006180 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 0301 	and.w	r3, r3, #1
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1e8      	bne.n	800606e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80060a4:	697a      	ldr	r2, [r7, #20]
 80060a6:	4b38      	ldr	r3, [pc, #224]	@ (8006188 <HAL_DMA_Init+0x158>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	691b      	ldr	r3, [r3, #16]
 80060c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a1b      	ldr	r3, [r3, #32]
 80060d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	4313      	orrs	r3, r2
 80060de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e4:	2b04      	cmp	r3, #4
 80060e6:	d107      	bne.n	80060f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060f0:	4313      	orrs	r3, r2
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	697a      	ldr	r2, [r7, #20]
 80060fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f023 0307 	bic.w	r3, r3, #7
 800610e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	4313      	orrs	r3, r2
 8006118:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800611e:	2b04      	cmp	r3, #4
 8006120:	d117      	bne.n	8006152 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	4313      	orrs	r3, r2
 800612a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00e      	beq.n	8006152 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 fb01 	bl	800673c <DMA_CheckFifoParam>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d008      	beq.n	8006152 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2240      	movs	r2, #64	@ 0x40
 8006144:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2201      	movs	r2, #1
 800614a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800614e:	2301      	movs	r3, #1
 8006150:	e016      	b.n	8006180 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 fab8 	bl	80066d0 <DMA_CalcBaseAndBitshift>
 8006160:	4603      	mov	r3, r0
 8006162:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006168:	223f      	movs	r2, #63	@ 0x3f
 800616a:	409a      	lsls	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3718      	adds	r7, #24
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	f010803f 	.word	0xf010803f

0800618c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b086      	sub	sp, #24
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
 8006198:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d101      	bne.n	80061b2 <HAL_DMA_Start_IT+0x26>
 80061ae:	2302      	movs	r3, #2
 80061b0:	e040      	b.n	8006234 <HAL_DMA_Start_IT+0xa8>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d12f      	bne.n	8006226 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2202      	movs	r2, #2
 80061ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	68b9      	ldr	r1, [r7, #8]
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f000 fa4a 	bl	8006674 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061e4:	223f      	movs	r2, #63	@ 0x3f
 80061e6:	409a      	lsls	r2, r3
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f042 0216 	orr.w	r2, r2, #22
 80061fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006200:	2b00      	cmp	r3, #0
 8006202:	d007      	beq.n	8006214 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f042 0208 	orr.w	r2, r2, #8
 8006212:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 0201 	orr.w	r2, r2, #1
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	e005      	b.n	8006232 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800622e:	2302      	movs	r3, #2
 8006230:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006232:	7dfb      	ldrb	r3, [r7, #23]
}
 8006234:	4618      	mov	r0, r3
 8006236:	3718      	adds	r7, #24
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006248:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800624a:	f7ff f9e3 	bl	8005614 <HAL_GetTick>
 800624e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b02      	cmp	r3, #2
 800625a:	d008      	beq.n	800626e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2280      	movs	r2, #128	@ 0x80
 8006260:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e052      	b.n	8006314 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0216 	bic.w	r2, r2, #22
 800627c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	695a      	ldr	r2, [r3, #20]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800628c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006292:	2b00      	cmp	r3, #0
 8006294:	d103      	bne.n	800629e <HAL_DMA_Abort+0x62>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800629a:	2b00      	cmp	r3, #0
 800629c:	d007      	beq.n	80062ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f022 0208 	bic.w	r2, r2, #8
 80062ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0201 	bic.w	r2, r2, #1
 80062bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062be:	e013      	b.n	80062e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80062c0:	f7ff f9a8 	bl	8005614 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b05      	cmp	r3, #5
 80062cc:	d90c      	bls.n	80062e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2220      	movs	r2, #32
 80062d2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2203      	movs	r2, #3
 80062d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e015      	b.n	8006314 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1e4      	bne.n	80062c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062fa:	223f      	movs	r2, #63	@ 0x3f
 80062fc:	409a      	lsls	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2201      	movs	r2, #1
 8006306:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006312:	2300      	movs	r3, #0
}
 8006314:	4618      	mov	r0, r3
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b02      	cmp	r3, #2
 800632e:	d004      	beq.n	800633a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2280      	movs	r2, #128	@ 0x80
 8006334:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e00c      	b.n	8006354 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2205      	movs	r2, #5
 800633e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 0201 	bic.w	r2, r2, #1
 8006350:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006368:	2300      	movs	r3, #0
 800636a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800636c:	4b8e      	ldr	r3, [pc, #568]	@ (80065a8 <HAL_DMA_IRQHandler+0x248>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a8e      	ldr	r2, [pc, #568]	@ (80065ac <HAL_DMA_IRQHandler+0x24c>)
 8006372:	fba2 2303 	umull	r2, r3, r2, r3
 8006376:	0a9b      	lsrs	r3, r3, #10
 8006378:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800637e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800638a:	2208      	movs	r2, #8
 800638c:	409a      	lsls	r2, r3
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	4013      	ands	r3, r2
 8006392:	2b00      	cmp	r3, #0
 8006394:	d01a      	beq.n	80063cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d013      	beq.n	80063cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f022 0204 	bic.w	r2, r2, #4
 80063b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b8:	2208      	movs	r2, #8
 80063ba:	409a      	lsls	r2, r3
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c4:	f043 0201 	orr.w	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063d0:	2201      	movs	r2, #1
 80063d2:	409a      	lsls	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4013      	ands	r3, r2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d012      	beq.n	8006402 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d00b      	beq.n	8006402 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ee:	2201      	movs	r2, #1
 80063f0:	409a      	lsls	r2, r3
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063fa:	f043 0202 	orr.w	r2, r3, #2
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006406:	2204      	movs	r2, #4
 8006408:	409a      	lsls	r2, r3
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	4013      	ands	r3, r2
 800640e:	2b00      	cmp	r3, #0
 8006410:	d012      	beq.n	8006438 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0302 	and.w	r3, r3, #2
 800641c:	2b00      	cmp	r3, #0
 800641e:	d00b      	beq.n	8006438 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006424:	2204      	movs	r2, #4
 8006426:	409a      	lsls	r2, r3
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006430:	f043 0204 	orr.w	r2, r3, #4
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800643c:	2210      	movs	r2, #16
 800643e:	409a      	lsls	r2, r3
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	4013      	ands	r3, r2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d043      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0308 	and.w	r3, r3, #8
 8006452:	2b00      	cmp	r3, #0
 8006454:	d03c      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800645a:	2210      	movs	r2, #16
 800645c:	409a      	lsls	r2, r3
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d018      	beq.n	80064a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d108      	bne.n	8006490 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006482:	2b00      	cmp	r3, #0
 8006484:	d024      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	4798      	blx	r3
 800648e:	e01f      	b.n	80064d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006494:	2b00      	cmp	r3, #0
 8006496:	d01b      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	4798      	blx	r3
 80064a0:	e016      	b.n	80064d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d107      	bne.n	80064c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f022 0208 	bic.w	r2, r2, #8
 80064be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d003      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064d4:	2220      	movs	r2, #32
 80064d6:	409a      	lsls	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	4013      	ands	r3, r2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 808f 	beq.w	8006600 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0310 	and.w	r3, r3, #16
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f000 8087 	beq.w	8006600 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064f6:	2220      	movs	r2, #32
 80064f8:	409a      	lsls	r2, r3
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b05      	cmp	r3, #5
 8006508:	d136      	bne.n	8006578 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 0216 	bic.w	r2, r2, #22
 8006518:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	695a      	ldr	r2, [r3, #20]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006528:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652e:	2b00      	cmp	r3, #0
 8006530:	d103      	bne.n	800653a <HAL_DMA_IRQHandler+0x1da>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006536:	2b00      	cmp	r3, #0
 8006538:	d007      	beq.n	800654a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 0208 	bic.w	r2, r2, #8
 8006548:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800654e:	223f      	movs	r2, #63	@ 0x3f
 8006550:	409a      	lsls	r2, r3
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800656a:	2b00      	cmp	r3, #0
 800656c:	d07e      	beq.n	800666c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	4798      	blx	r3
        }
        return;
 8006576:	e079      	b.n	800666c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d01d      	beq.n	80065c2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d10d      	bne.n	80065b0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006598:	2b00      	cmp	r3, #0
 800659a:	d031      	beq.n	8006600 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	4798      	blx	r3
 80065a4:	e02c      	b.n	8006600 <HAL_DMA_IRQHandler+0x2a0>
 80065a6:	bf00      	nop
 80065a8:	20000020 	.word	0x20000020
 80065ac:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d023      	beq.n	8006600 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	4798      	blx	r3
 80065c0:	e01e      	b.n	8006600 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d10f      	bne.n	80065f0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0210 	bic.w	r2, r2, #16
 80065de:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d003      	beq.n	8006600 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006604:	2b00      	cmp	r3, #0
 8006606:	d032      	beq.n	800666e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800660c:	f003 0301 	and.w	r3, r3, #1
 8006610:	2b00      	cmp	r3, #0
 8006612:	d022      	beq.n	800665a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2205      	movs	r2, #5
 8006618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f022 0201 	bic.w	r2, r2, #1
 800662a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	3301      	adds	r3, #1
 8006630:	60bb      	str	r3, [r7, #8]
 8006632:	697a      	ldr	r2, [r7, #20]
 8006634:	429a      	cmp	r2, r3
 8006636:	d307      	bcc.n	8006648 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1f2      	bne.n	800662c <HAL_DMA_IRQHandler+0x2cc>
 8006646:	e000      	b.n	800664a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006648:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800665e:	2b00      	cmp	r3, #0
 8006660:	d005      	beq.n	800666e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	4798      	blx	r3
 800666a:	e000      	b.n	800666e <HAL_DMA_IRQHandler+0x30e>
        return;
 800666c:	bf00      	nop
    }
  }
}
 800666e:	3718      	adds	r7, #24
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006674:	b480      	push	{r7}
 8006676:	b085      	sub	sp, #20
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
 8006680:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006690:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	683a      	ldr	r2, [r7, #0]
 8006698:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	2b40      	cmp	r3, #64	@ 0x40
 80066a0:	d108      	bne.n	80066b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80066b2:	e007      	b.n	80066c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	60da      	str	r2, [r3, #12]
}
 80066c4:	bf00      	nop
 80066c6:	3714      	adds	r7, #20
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b085      	sub	sp, #20
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	3b10      	subs	r3, #16
 80066e0:	4a14      	ldr	r2, [pc, #80]	@ (8006734 <DMA_CalcBaseAndBitshift+0x64>)
 80066e2:	fba2 2303 	umull	r2, r3, r2, r3
 80066e6:	091b      	lsrs	r3, r3, #4
 80066e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80066ea:	4a13      	ldr	r2, [pc, #76]	@ (8006738 <DMA_CalcBaseAndBitshift+0x68>)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4413      	add	r3, r2
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	461a      	mov	r2, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2b03      	cmp	r3, #3
 80066fc:	d909      	bls.n	8006712 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006706:	f023 0303 	bic.w	r3, r3, #3
 800670a:	1d1a      	adds	r2, r3, #4
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	659a      	str	r2, [r3, #88]	@ 0x58
 8006710:	e007      	b.n	8006722 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800671a:	f023 0303 	bic.w	r3, r3, #3
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006726:	4618      	mov	r0, r3
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	aaaaaaab 	.word	0xaaaaaaab
 8006738:	0800eafc 	.word	0x0800eafc

0800673c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006744:	2300      	movs	r3, #0
 8006746:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d11f      	bne.n	8006796 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	2b03      	cmp	r3, #3
 800675a:	d856      	bhi.n	800680a <DMA_CheckFifoParam+0xce>
 800675c:	a201      	add	r2, pc, #4	@ (adr r2, 8006764 <DMA_CheckFifoParam+0x28>)
 800675e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006762:	bf00      	nop
 8006764:	08006775 	.word	0x08006775
 8006768:	08006787 	.word	0x08006787
 800676c:	08006775 	.word	0x08006775
 8006770:	0800680b 	.word	0x0800680b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006778:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800677c:	2b00      	cmp	r3, #0
 800677e:	d046      	beq.n	800680e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006784:	e043      	b.n	800680e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800678e:	d140      	bne.n	8006812 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006794:	e03d      	b.n	8006812 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800679e:	d121      	bne.n	80067e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	2b03      	cmp	r3, #3
 80067a4:	d837      	bhi.n	8006816 <DMA_CheckFifoParam+0xda>
 80067a6:	a201      	add	r2, pc, #4	@ (adr r2, 80067ac <DMA_CheckFifoParam+0x70>)
 80067a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ac:	080067bd 	.word	0x080067bd
 80067b0:	080067c3 	.word	0x080067c3
 80067b4:	080067bd 	.word	0x080067bd
 80067b8:	080067d5 	.word	0x080067d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	73fb      	strb	r3, [r7, #15]
      break;
 80067c0:	e030      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d025      	beq.n	800681a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067d2:	e022      	b.n	800681a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80067dc:	d11f      	bne.n	800681e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80067e2:	e01c      	b.n	800681e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d903      	bls.n	80067f2 <DMA_CheckFifoParam+0xb6>
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	2b03      	cmp	r3, #3
 80067ee:	d003      	beq.n	80067f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80067f0:	e018      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	73fb      	strb	r3, [r7, #15]
      break;
 80067f6:	e015      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00e      	beq.n	8006822 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	73fb      	strb	r3, [r7, #15]
      break;
 8006808:	e00b      	b.n	8006822 <DMA_CheckFifoParam+0xe6>
      break;
 800680a:	bf00      	nop
 800680c:	e00a      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
      break;
 800680e:	bf00      	nop
 8006810:	e008      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
      break;
 8006812:	bf00      	nop
 8006814:	e006      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
      break;
 8006816:	bf00      	nop
 8006818:	e004      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
      break;
 800681a:	bf00      	nop
 800681c:	e002      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
      break;   
 800681e:	bf00      	nop
 8006820:	e000      	b.n	8006824 <DMA_CheckFifoParam+0xe8>
      break;
 8006822:	bf00      	nop
    }
  } 
  
  return status; 
 8006824:	7bfb      	ldrb	r3, [r7, #15]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3714      	adds	r7, #20
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop

08006834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006834:	b480      	push	{r7}
 8006836:	b089      	sub	sp, #36	@ 0x24
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800683e:	2300      	movs	r3, #0
 8006840:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006842:	2300      	movs	r3, #0
 8006844:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006846:	2300      	movs	r3, #0
 8006848:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800684a:	2300      	movs	r3, #0
 800684c:	61fb      	str	r3, [r7, #28]
 800684e:	e16b      	b.n	8006b28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006850:	2201      	movs	r2, #1
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	fa02 f303 	lsl.w	r3, r2, r3
 8006858:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	4013      	ands	r3, r2
 8006862:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	429a      	cmp	r2, r3
 800686a:	f040 815a 	bne.w	8006b22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f003 0303 	and.w	r3, r3, #3
 8006876:	2b01      	cmp	r3, #1
 8006878:	d005      	beq.n	8006886 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006882:	2b02      	cmp	r3, #2
 8006884:	d130      	bne.n	80068e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	005b      	lsls	r3, r3, #1
 8006890:	2203      	movs	r2, #3
 8006892:	fa02 f303 	lsl.w	r3, r2, r3
 8006896:	43db      	mvns	r3, r3
 8006898:	69ba      	ldr	r2, [r7, #24]
 800689a:	4013      	ands	r3, r2
 800689c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	68da      	ldr	r2, [r3, #12]
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	005b      	lsls	r3, r3, #1
 80068a6:	fa02 f303 	lsl.w	r3, r2, r3
 80068aa:	69ba      	ldr	r2, [r7, #24]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	69ba      	ldr	r2, [r7, #24]
 80068b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80068bc:	2201      	movs	r2, #1
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	fa02 f303 	lsl.w	r3, r2, r3
 80068c4:	43db      	mvns	r3, r3
 80068c6:	69ba      	ldr	r2, [r7, #24]
 80068c8:	4013      	ands	r3, r2
 80068ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	091b      	lsrs	r3, r3, #4
 80068d2:	f003 0201 	and.w	r2, r3, #1
 80068d6:	69fb      	ldr	r3, [r7, #28]
 80068d8:	fa02 f303 	lsl.w	r3, r2, r3
 80068dc:	69ba      	ldr	r2, [r7, #24]
 80068de:	4313      	orrs	r3, r2
 80068e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	69ba      	ldr	r2, [r7, #24]
 80068e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	f003 0303 	and.w	r3, r3, #3
 80068f0:	2b03      	cmp	r3, #3
 80068f2:	d017      	beq.n	8006924 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	68db      	ldr	r3, [r3, #12]
 80068f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	005b      	lsls	r3, r3, #1
 80068fe:	2203      	movs	r2, #3
 8006900:	fa02 f303 	lsl.w	r3, r2, r3
 8006904:	43db      	mvns	r3, r3
 8006906:	69ba      	ldr	r2, [r7, #24]
 8006908:	4013      	ands	r3, r2
 800690a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	689a      	ldr	r2, [r3, #8]
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	005b      	lsls	r3, r3, #1
 8006914:	fa02 f303 	lsl.w	r3, r2, r3
 8006918:	69ba      	ldr	r2, [r7, #24]
 800691a:	4313      	orrs	r3, r2
 800691c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	69ba      	ldr	r2, [r7, #24]
 8006922:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	f003 0303 	and.w	r3, r3, #3
 800692c:	2b02      	cmp	r3, #2
 800692e:	d123      	bne.n	8006978 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	08da      	lsrs	r2, r3, #3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	3208      	adds	r2, #8
 8006938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800693c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	f003 0307 	and.w	r3, r3, #7
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	220f      	movs	r2, #15
 8006948:	fa02 f303 	lsl.w	r3, r2, r3
 800694c:	43db      	mvns	r3, r3
 800694e:	69ba      	ldr	r2, [r7, #24]
 8006950:	4013      	ands	r3, r2
 8006952:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	691a      	ldr	r2, [r3, #16]
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	f003 0307 	and.w	r3, r3, #7
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	fa02 f303 	lsl.w	r3, r2, r3
 8006964:	69ba      	ldr	r2, [r7, #24]
 8006966:	4313      	orrs	r3, r2
 8006968:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	08da      	lsrs	r2, r3, #3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	3208      	adds	r2, #8
 8006972:	69b9      	ldr	r1, [r7, #24]
 8006974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	005b      	lsls	r3, r3, #1
 8006982:	2203      	movs	r2, #3
 8006984:	fa02 f303 	lsl.w	r3, r2, r3
 8006988:	43db      	mvns	r3, r3
 800698a:	69ba      	ldr	r2, [r7, #24]
 800698c:	4013      	ands	r3, r2
 800698e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f003 0203 	and.w	r2, r3, #3
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	fa02 f303 	lsl.w	r3, r2, r3
 80069a0:	69ba      	ldr	r2, [r7, #24]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	69ba      	ldr	r2, [r7, #24]
 80069aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 80b4 	beq.w	8006b22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069ba:	2300      	movs	r3, #0
 80069bc:	60fb      	str	r3, [r7, #12]
 80069be:	4b60      	ldr	r3, [pc, #384]	@ (8006b40 <HAL_GPIO_Init+0x30c>)
 80069c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069c2:	4a5f      	ldr	r2, [pc, #380]	@ (8006b40 <HAL_GPIO_Init+0x30c>)
 80069c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80069c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80069ca:	4b5d      	ldr	r3, [pc, #372]	@ (8006b40 <HAL_GPIO_Init+0x30c>)
 80069cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069d2:	60fb      	str	r3, [r7, #12]
 80069d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80069d6:	4a5b      	ldr	r2, [pc, #364]	@ (8006b44 <HAL_GPIO_Init+0x310>)
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	089b      	lsrs	r3, r3, #2
 80069dc:	3302      	adds	r3, #2
 80069de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	f003 0303 	and.w	r3, r3, #3
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	220f      	movs	r2, #15
 80069ee:	fa02 f303 	lsl.w	r3, r2, r3
 80069f2:	43db      	mvns	r3, r3
 80069f4:	69ba      	ldr	r2, [r7, #24]
 80069f6:	4013      	ands	r3, r2
 80069f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a52      	ldr	r2, [pc, #328]	@ (8006b48 <HAL_GPIO_Init+0x314>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d02b      	beq.n	8006a5a <HAL_GPIO_Init+0x226>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a51      	ldr	r2, [pc, #324]	@ (8006b4c <HAL_GPIO_Init+0x318>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d025      	beq.n	8006a56 <HAL_GPIO_Init+0x222>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a50      	ldr	r2, [pc, #320]	@ (8006b50 <HAL_GPIO_Init+0x31c>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d01f      	beq.n	8006a52 <HAL_GPIO_Init+0x21e>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a4f      	ldr	r2, [pc, #316]	@ (8006b54 <HAL_GPIO_Init+0x320>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d019      	beq.n	8006a4e <HAL_GPIO_Init+0x21a>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a4e      	ldr	r2, [pc, #312]	@ (8006b58 <HAL_GPIO_Init+0x324>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d013      	beq.n	8006a4a <HAL_GPIO_Init+0x216>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a4d      	ldr	r2, [pc, #308]	@ (8006b5c <HAL_GPIO_Init+0x328>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d00d      	beq.n	8006a46 <HAL_GPIO_Init+0x212>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4a4c      	ldr	r2, [pc, #304]	@ (8006b60 <HAL_GPIO_Init+0x32c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d007      	beq.n	8006a42 <HAL_GPIO_Init+0x20e>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	4a4b      	ldr	r2, [pc, #300]	@ (8006b64 <HAL_GPIO_Init+0x330>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d101      	bne.n	8006a3e <HAL_GPIO_Init+0x20a>
 8006a3a:	2307      	movs	r3, #7
 8006a3c:	e00e      	b.n	8006a5c <HAL_GPIO_Init+0x228>
 8006a3e:	2308      	movs	r3, #8
 8006a40:	e00c      	b.n	8006a5c <HAL_GPIO_Init+0x228>
 8006a42:	2306      	movs	r3, #6
 8006a44:	e00a      	b.n	8006a5c <HAL_GPIO_Init+0x228>
 8006a46:	2305      	movs	r3, #5
 8006a48:	e008      	b.n	8006a5c <HAL_GPIO_Init+0x228>
 8006a4a:	2304      	movs	r3, #4
 8006a4c:	e006      	b.n	8006a5c <HAL_GPIO_Init+0x228>
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e004      	b.n	8006a5c <HAL_GPIO_Init+0x228>
 8006a52:	2302      	movs	r3, #2
 8006a54:	e002      	b.n	8006a5c <HAL_GPIO_Init+0x228>
 8006a56:	2301      	movs	r3, #1
 8006a58:	e000      	b.n	8006a5c <HAL_GPIO_Init+0x228>
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	69fa      	ldr	r2, [r7, #28]
 8006a5e:	f002 0203 	and.w	r2, r2, #3
 8006a62:	0092      	lsls	r2, r2, #2
 8006a64:	4093      	lsls	r3, r2
 8006a66:	69ba      	ldr	r2, [r7, #24]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a6c:	4935      	ldr	r1, [pc, #212]	@ (8006b44 <HAL_GPIO_Init+0x310>)
 8006a6e:	69fb      	ldr	r3, [r7, #28]
 8006a70:	089b      	lsrs	r3, r3, #2
 8006a72:	3302      	adds	r3, #2
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006a7a:	4b3b      	ldr	r3, [pc, #236]	@ (8006b68 <HAL_GPIO_Init+0x334>)
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	43db      	mvns	r3, r3
 8006a84:	69ba      	ldr	r2, [r7, #24]
 8006a86:	4013      	ands	r3, r2
 8006a88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d003      	beq.n	8006a9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006a96:	69ba      	ldr	r2, [r7, #24]
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006a9e:	4a32      	ldr	r2, [pc, #200]	@ (8006b68 <HAL_GPIO_Init+0x334>)
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006aa4:	4b30      	ldr	r3, [pc, #192]	@ (8006b68 <HAL_GPIO_Init+0x334>)
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	43db      	mvns	r3, r3
 8006aae:	69ba      	ldr	r2, [r7, #24]
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d003      	beq.n	8006ac8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006ac0:	69ba      	ldr	r2, [r7, #24]
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006ac8:	4a27      	ldr	r2, [pc, #156]	@ (8006b68 <HAL_GPIO_Init+0x334>)
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006ace:	4b26      	ldr	r3, [pc, #152]	@ (8006b68 <HAL_GPIO_Init+0x334>)
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	43db      	mvns	r3, r3
 8006ad8:	69ba      	ldr	r2, [r7, #24]
 8006ada:	4013      	ands	r3, r2
 8006adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d003      	beq.n	8006af2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006aea:	69ba      	ldr	r2, [r7, #24]
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006af2:	4a1d      	ldr	r2, [pc, #116]	@ (8006b68 <HAL_GPIO_Init+0x334>)
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006af8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b68 <HAL_GPIO_Init+0x334>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	43db      	mvns	r3, r3
 8006b02:	69ba      	ldr	r2, [r7, #24]
 8006b04:	4013      	ands	r3, r2
 8006b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d003      	beq.n	8006b1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006b14:	69ba      	ldr	r2, [r7, #24]
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006b1c:	4a12      	ldr	r2, [pc, #72]	@ (8006b68 <HAL_GPIO_Init+0x334>)
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	3301      	adds	r3, #1
 8006b26:	61fb      	str	r3, [r7, #28]
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	2b0f      	cmp	r3, #15
 8006b2c:	f67f ae90 	bls.w	8006850 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006b30:	bf00      	nop
 8006b32:	bf00      	nop
 8006b34:	3724      	adds	r7, #36	@ 0x24
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	40023800 	.word	0x40023800
 8006b44:	40013800 	.word	0x40013800
 8006b48:	40020000 	.word	0x40020000
 8006b4c:	40020400 	.word	0x40020400
 8006b50:	40020800 	.word	0x40020800
 8006b54:	40020c00 	.word	0x40020c00
 8006b58:	40021000 	.word	0x40021000
 8006b5c:	40021400 	.word	0x40021400
 8006b60:	40021800 	.word	0x40021800
 8006b64:	40021c00 	.word	0x40021c00
 8006b68:	40013c00 	.word	0x40013c00

08006b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	460b      	mov	r3, r1
 8006b76:	807b      	strh	r3, [r7, #2]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b7c:	787b      	ldrb	r3, [r7, #1]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d003      	beq.n	8006b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b82:	887a      	ldrh	r2, [r7, #2]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006b88:	e003      	b.n	8006b92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006b8a:	887b      	ldrh	r3, [r7, #2]
 8006b8c:	041a      	lsls	r2, r3, #16
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	619a      	str	r2, [r3, #24]
}
 8006b92:	bf00      	nop
 8006b94:	370c      	adds	r7, #12
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
	...

08006ba0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b086      	sub	sp, #24
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d101      	bne.n	8006bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e267      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d075      	beq.n	8006caa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006bbe:	4b88      	ldr	r3, [pc, #544]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f003 030c 	and.w	r3, r3, #12
 8006bc6:	2b04      	cmp	r3, #4
 8006bc8:	d00c      	beq.n	8006be4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006bca:	4b85      	ldr	r3, [pc, #532]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006bd2:	2b08      	cmp	r3, #8
 8006bd4:	d112      	bne.n	8006bfc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006bd6:	4b82      	ldr	r3, [pc, #520]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006be2:	d10b      	bne.n	8006bfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006be4:	4b7e      	ldr	r3, [pc, #504]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d05b      	beq.n	8006ca8 <HAL_RCC_OscConfig+0x108>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d157      	bne.n	8006ca8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e242      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c04:	d106      	bne.n	8006c14 <HAL_RCC_OscConfig+0x74>
 8006c06:	4b76      	ldr	r3, [pc, #472]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a75      	ldr	r2, [pc, #468]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c10:	6013      	str	r3, [r2, #0]
 8006c12:	e01d      	b.n	8006c50 <HAL_RCC_OscConfig+0xb0>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c1c:	d10c      	bne.n	8006c38 <HAL_RCC_OscConfig+0x98>
 8006c1e:	4b70      	ldr	r3, [pc, #448]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a6f      	ldr	r2, [pc, #444]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c28:	6013      	str	r3, [r2, #0]
 8006c2a:	4b6d      	ldr	r3, [pc, #436]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a6c      	ldr	r2, [pc, #432]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c34:	6013      	str	r3, [r2, #0]
 8006c36:	e00b      	b.n	8006c50 <HAL_RCC_OscConfig+0xb0>
 8006c38:	4b69      	ldr	r3, [pc, #420]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a68      	ldr	r2, [pc, #416]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c42:	6013      	str	r3, [r2, #0]
 8006c44:	4b66      	ldr	r3, [pc, #408]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a65      	ldr	r2, [pc, #404]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d013      	beq.n	8006c80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c58:	f7fe fcdc 	bl	8005614 <HAL_GetTick>
 8006c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c5e:	e008      	b.n	8006c72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c60:	f7fe fcd8 	bl	8005614 <HAL_GetTick>
 8006c64:	4602      	mov	r2, r0
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	2b64      	cmp	r3, #100	@ 0x64
 8006c6c:	d901      	bls.n	8006c72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c6e:	2303      	movs	r3, #3
 8006c70:	e207      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c72:	4b5b      	ldr	r3, [pc, #364]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d0f0      	beq.n	8006c60 <HAL_RCC_OscConfig+0xc0>
 8006c7e:	e014      	b.n	8006caa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c80:	f7fe fcc8 	bl	8005614 <HAL_GetTick>
 8006c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c86:	e008      	b.n	8006c9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c88:	f7fe fcc4 	bl	8005614 <HAL_GetTick>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	2b64      	cmp	r3, #100	@ 0x64
 8006c94:	d901      	bls.n	8006c9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c96:	2303      	movs	r3, #3
 8006c98:	e1f3      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c9a:	4b51      	ldr	r3, [pc, #324]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1f0      	bne.n	8006c88 <HAL_RCC_OscConfig+0xe8>
 8006ca6:	e000      	b.n	8006caa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0302 	and.w	r3, r3, #2
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d063      	beq.n	8006d7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006cb6:	4b4a      	ldr	r3, [pc, #296]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f003 030c 	and.w	r3, r3, #12
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d00b      	beq.n	8006cda <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006cc2:	4b47      	ldr	r3, [pc, #284]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006cca:	2b08      	cmp	r3, #8
 8006ccc:	d11c      	bne.n	8006d08 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006cce:	4b44      	ldr	r3, [pc, #272]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d116      	bne.n	8006d08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006cda:	4b41      	ldr	r3, [pc, #260]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 0302 	and.w	r3, r3, #2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d005      	beq.n	8006cf2 <HAL_RCC_OscConfig+0x152>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d001      	beq.n	8006cf2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e1c7      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	00db      	lsls	r3, r3, #3
 8006d00:	4937      	ldr	r1, [pc, #220]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006d02:	4313      	orrs	r3, r2
 8006d04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d06:	e03a      	b.n	8006d7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d020      	beq.n	8006d52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d10:	4b34      	ldr	r3, [pc, #208]	@ (8006de4 <HAL_RCC_OscConfig+0x244>)
 8006d12:	2201      	movs	r2, #1
 8006d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d16:	f7fe fc7d 	bl	8005614 <HAL_GetTick>
 8006d1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d1c:	e008      	b.n	8006d30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d1e:	f7fe fc79 	bl	8005614 <HAL_GetTick>
 8006d22:	4602      	mov	r2, r0
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	1ad3      	subs	r3, r2, r3
 8006d28:	2b02      	cmp	r3, #2
 8006d2a:	d901      	bls.n	8006d30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e1a8      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d30:	4b2b      	ldr	r3, [pc, #172]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0302 	and.w	r3, r3, #2
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d0f0      	beq.n	8006d1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d3c:	4b28      	ldr	r3, [pc, #160]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	00db      	lsls	r3, r3, #3
 8006d4a:	4925      	ldr	r1, [pc, #148]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	600b      	str	r3, [r1, #0]
 8006d50:	e015      	b.n	8006d7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d52:	4b24      	ldr	r3, [pc, #144]	@ (8006de4 <HAL_RCC_OscConfig+0x244>)
 8006d54:	2200      	movs	r2, #0
 8006d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d58:	f7fe fc5c 	bl	8005614 <HAL_GetTick>
 8006d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d5e:	e008      	b.n	8006d72 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d60:	f7fe fc58 	bl	8005614 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d901      	bls.n	8006d72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006d6e:	2303      	movs	r3, #3
 8006d70:	e187      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d72:	4b1b      	ldr	r3, [pc, #108]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0302 	and.w	r3, r3, #2
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1f0      	bne.n	8006d60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 0308 	and.w	r3, r3, #8
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d036      	beq.n	8006df8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d016      	beq.n	8006dc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d92:	4b15      	ldr	r3, [pc, #84]	@ (8006de8 <HAL_RCC_OscConfig+0x248>)
 8006d94:	2201      	movs	r2, #1
 8006d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d98:	f7fe fc3c 	bl	8005614 <HAL_GetTick>
 8006d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d9e:	e008      	b.n	8006db2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006da0:	f7fe fc38 	bl	8005614 <HAL_GetTick>
 8006da4:	4602      	mov	r2, r0
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	1ad3      	subs	r3, r2, r3
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d901      	bls.n	8006db2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e167      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006db2:	4b0b      	ldr	r3, [pc, #44]	@ (8006de0 <HAL_RCC_OscConfig+0x240>)
 8006db4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006db6:	f003 0302 	and.w	r3, r3, #2
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d0f0      	beq.n	8006da0 <HAL_RCC_OscConfig+0x200>
 8006dbe:	e01b      	b.n	8006df8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006dc0:	4b09      	ldr	r3, [pc, #36]	@ (8006de8 <HAL_RCC_OscConfig+0x248>)
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006dc6:	f7fe fc25 	bl	8005614 <HAL_GetTick>
 8006dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006dcc:	e00e      	b.n	8006dec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006dce:	f7fe fc21 	bl	8005614 <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	2b02      	cmp	r3, #2
 8006dda:	d907      	bls.n	8006dec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e150      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
 8006de0:	40023800 	.word	0x40023800
 8006de4:	42470000 	.word	0x42470000
 8006de8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006dec:	4b88      	ldr	r3, [pc, #544]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006dee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1ea      	bne.n	8006dce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f003 0304 	and.w	r3, r3, #4
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f000 8097 	beq.w	8006f34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e06:	2300      	movs	r3, #0
 8006e08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e0a:	4b81      	ldr	r3, [pc, #516]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10f      	bne.n	8006e36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e16:	2300      	movs	r3, #0
 8006e18:	60bb      	str	r3, [r7, #8]
 8006e1a:	4b7d      	ldr	r3, [pc, #500]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1e:	4a7c      	ldr	r2, [pc, #496]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006e20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e24:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e26:	4b7a      	ldr	r3, [pc, #488]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e2e:	60bb      	str	r3, [r7, #8]
 8006e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e32:	2301      	movs	r3, #1
 8006e34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e36:	4b77      	ldr	r3, [pc, #476]	@ (8007014 <HAL_RCC_OscConfig+0x474>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d118      	bne.n	8006e74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e42:	4b74      	ldr	r3, [pc, #464]	@ (8007014 <HAL_RCC_OscConfig+0x474>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a73      	ldr	r2, [pc, #460]	@ (8007014 <HAL_RCC_OscConfig+0x474>)
 8006e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e4e:	f7fe fbe1 	bl	8005614 <HAL_GetTick>
 8006e52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e54:	e008      	b.n	8006e68 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e56:	f7fe fbdd 	bl	8005614 <HAL_GetTick>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	d901      	bls.n	8006e68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006e64:	2303      	movs	r3, #3
 8006e66:	e10c      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e68:	4b6a      	ldr	r3, [pc, #424]	@ (8007014 <HAL_RCC_OscConfig+0x474>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d0f0      	beq.n	8006e56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d106      	bne.n	8006e8a <HAL_RCC_OscConfig+0x2ea>
 8006e7c:	4b64      	ldr	r3, [pc, #400]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006e7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e80:	4a63      	ldr	r2, [pc, #396]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006e82:	f043 0301 	orr.w	r3, r3, #1
 8006e86:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e88:	e01c      	b.n	8006ec4 <HAL_RCC_OscConfig+0x324>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	2b05      	cmp	r3, #5
 8006e90:	d10c      	bne.n	8006eac <HAL_RCC_OscConfig+0x30c>
 8006e92:	4b5f      	ldr	r3, [pc, #380]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e96:	4a5e      	ldr	r2, [pc, #376]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006e98:	f043 0304 	orr.w	r3, r3, #4
 8006e9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e9e:	4b5c      	ldr	r3, [pc, #368]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ea2:	4a5b      	ldr	r2, [pc, #364]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006ea4:	f043 0301 	orr.w	r3, r3, #1
 8006ea8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006eaa:	e00b      	b.n	8006ec4 <HAL_RCC_OscConfig+0x324>
 8006eac:	4b58      	ldr	r3, [pc, #352]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eb0:	4a57      	ldr	r2, [pc, #348]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006eb2:	f023 0301 	bic.w	r3, r3, #1
 8006eb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8006eb8:	4b55      	ldr	r3, [pc, #340]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ebc:	4a54      	ldr	r2, [pc, #336]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006ebe:	f023 0304 	bic.w	r3, r3, #4
 8006ec2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d015      	beq.n	8006ef8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ecc:	f7fe fba2 	bl	8005614 <HAL_GetTick>
 8006ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ed2:	e00a      	b.n	8006eea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ed4:	f7fe fb9e 	bl	8005614 <HAL_GetTick>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d901      	bls.n	8006eea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e0cb      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006eea:	4b49      	ldr	r3, [pc, #292]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eee:	f003 0302 	and.w	r3, r3, #2
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d0ee      	beq.n	8006ed4 <HAL_RCC_OscConfig+0x334>
 8006ef6:	e014      	b.n	8006f22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ef8:	f7fe fb8c 	bl	8005614 <HAL_GetTick>
 8006efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006efe:	e00a      	b.n	8006f16 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f00:	f7fe fb88 	bl	8005614 <HAL_GetTick>
 8006f04:	4602      	mov	r2, r0
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d901      	bls.n	8006f16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	e0b5      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f16:	4b3e      	ldr	r3, [pc, #248]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f1a:	f003 0302 	and.w	r3, r3, #2
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1ee      	bne.n	8006f00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006f22:	7dfb      	ldrb	r3, [r7, #23]
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d105      	bne.n	8006f34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f28:	4b39      	ldr	r3, [pc, #228]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f2c:	4a38      	ldr	r2, [pc, #224]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006f2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	f000 80a1 	beq.w	8007080 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f3e:	4b34      	ldr	r3, [pc, #208]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f003 030c 	and.w	r3, r3, #12
 8006f46:	2b08      	cmp	r3, #8
 8006f48:	d05c      	beq.n	8007004 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	699b      	ldr	r3, [r3, #24]
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d141      	bne.n	8006fd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f52:	4b31      	ldr	r3, [pc, #196]	@ (8007018 <HAL_RCC_OscConfig+0x478>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f58:	f7fe fb5c 	bl	8005614 <HAL_GetTick>
 8006f5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f5e:	e008      	b.n	8006f72 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f60:	f7fe fb58 	bl	8005614 <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d901      	bls.n	8006f72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e087      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f72:	4b27      	ldr	r3, [pc, #156]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d1f0      	bne.n	8006f60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	69da      	ldr	r2, [r3, #28]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a1b      	ldr	r3, [r3, #32]
 8006f86:	431a      	orrs	r2, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f8c:	019b      	lsls	r3, r3, #6
 8006f8e:	431a      	orrs	r2, r3
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f94:	085b      	lsrs	r3, r3, #1
 8006f96:	3b01      	subs	r3, #1
 8006f98:	041b      	lsls	r3, r3, #16
 8006f9a:	431a      	orrs	r2, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa0:	061b      	lsls	r3, r3, #24
 8006fa2:	491b      	ldr	r1, [pc, #108]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8007018 <HAL_RCC_OscConfig+0x478>)
 8006faa:	2201      	movs	r2, #1
 8006fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fae:	f7fe fb31 	bl	8005614 <HAL_GetTick>
 8006fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006fb4:	e008      	b.n	8006fc8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fb6:	f7fe fb2d 	bl	8005614 <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d901      	bls.n	8006fc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	e05c      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006fc8:	4b11      	ldr	r3, [pc, #68]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d0f0      	beq.n	8006fb6 <HAL_RCC_OscConfig+0x416>
 8006fd4:	e054      	b.n	8007080 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fd6:	4b10      	ldr	r3, [pc, #64]	@ (8007018 <HAL_RCC_OscConfig+0x478>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fdc:	f7fe fb1a 	bl	8005614 <HAL_GetTick>
 8006fe0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fe2:	e008      	b.n	8006ff6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fe4:	f7fe fb16 	bl	8005614 <HAL_GetTick>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	1ad3      	subs	r3, r2, r3
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	d901      	bls.n	8006ff6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	e045      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ff6:	4b06      	ldr	r3, [pc, #24]	@ (8007010 <HAL_RCC_OscConfig+0x470>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1f0      	bne.n	8006fe4 <HAL_RCC_OscConfig+0x444>
 8007002:	e03d      	b.n	8007080 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	699b      	ldr	r3, [r3, #24]
 8007008:	2b01      	cmp	r3, #1
 800700a:	d107      	bne.n	800701c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e038      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
 8007010:	40023800 	.word	0x40023800
 8007014:	40007000 	.word	0x40007000
 8007018:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800701c:	4b1b      	ldr	r3, [pc, #108]	@ (800708c <HAL_RCC_OscConfig+0x4ec>)
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	2b01      	cmp	r3, #1
 8007028:	d028      	beq.n	800707c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007034:	429a      	cmp	r2, r3
 8007036:	d121      	bne.n	800707c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007042:	429a      	cmp	r2, r3
 8007044:	d11a      	bne.n	800707c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007046:	68fa      	ldr	r2, [r7, #12]
 8007048:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800704c:	4013      	ands	r3, r2
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007052:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007054:	4293      	cmp	r3, r2
 8007056:	d111      	bne.n	800707c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007062:	085b      	lsrs	r3, r3, #1
 8007064:	3b01      	subs	r3, #1
 8007066:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007068:	429a      	cmp	r2, r3
 800706a:	d107      	bne.n	800707c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007076:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007078:	429a      	cmp	r2, r3
 800707a:	d001      	beq.n	8007080 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e000      	b.n	8007082 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007080:	2300      	movs	r3, #0
}
 8007082:	4618      	mov	r0, r3
 8007084:	3718      	adds	r7, #24
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	40023800 	.word	0x40023800

08007090 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d101      	bne.n	80070a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e0cc      	b.n	800723e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80070a4:	4b68      	ldr	r3, [pc, #416]	@ (8007248 <HAL_RCC_ClockConfig+0x1b8>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 0307 	and.w	r3, r3, #7
 80070ac:	683a      	ldr	r2, [r7, #0]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d90c      	bls.n	80070cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070b2:	4b65      	ldr	r3, [pc, #404]	@ (8007248 <HAL_RCC_ClockConfig+0x1b8>)
 80070b4:	683a      	ldr	r2, [r7, #0]
 80070b6:	b2d2      	uxtb	r2, r2
 80070b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070ba:	4b63      	ldr	r3, [pc, #396]	@ (8007248 <HAL_RCC_ClockConfig+0x1b8>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0307 	and.w	r3, r3, #7
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d001      	beq.n	80070cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	e0b8      	b.n	800723e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0302 	and.w	r3, r3, #2
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d020      	beq.n	800711a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 0304 	and.w	r3, r3, #4
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d005      	beq.n	80070f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80070e4:	4b59      	ldr	r3, [pc, #356]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	4a58      	ldr	r2, [pc, #352]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 80070ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80070ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 0308 	and.w	r3, r3, #8
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d005      	beq.n	8007108 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80070fc:	4b53      	ldr	r3, [pc, #332]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	4a52      	ldr	r2, [pc, #328]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 8007102:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007106:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007108:	4b50      	ldr	r3, [pc, #320]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	494d      	ldr	r1, [pc, #308]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 8007116:	4313      	orrs	r3, r2
 8007118:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0301 	and.w	r3, r3, #1
 8007122:	2b00      	cmp	r3, #0
 8007124:	d044      	beq.n	80071b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d107      	bne.n	800713e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800712e:	4b47      	ldr	r3, [pc, #284]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007136:	2b00      	cmp	r3, #0
 8007138:	d119      	bne.n	800716e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e07f      	b.n	800723e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	2b02      	cmp	r3, #2
 8007144:	d003      	beq.n	800714e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800714a:	2b03      	cmp	r3, #3
 800714c:	d107      	bne.n	800715e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800714e:	4b3f      	ldr	r3, [pc, #252]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d109      	bne.n	800716e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e06f      	b.n	800723e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800715e:	4b3b      	ldr	r3, [pc, #236]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 0302 	and.w	r3, r3, #2
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e067      	b.n	800723e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800716e:	4b37      	ldr	r3, [pc, #220]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	f023 0203 	bic.w	r2, r3, #3
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	4934      	ldr	r1, [pc, #208]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 800717c:	4313      	orrs	r3, r2
 800717e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007180:	f7fe fa48 	bl	8005614 <HAL_GetTick>
 8007184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007186:	e00a      	b.n	800719e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007188:	f7fe fa44 	bl	8005614 <HAL_GetTick>
 800718c:	4602      	mov	r2, r0
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007196:	4293      	cmp	r3, r2
 8007198:	d901      	bls.n	800719e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e04f      	b.n	800723e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800719e:	4b2b      	ldr	r3, [pc, #172]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 020c 	and.w	r2, r3, #12
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d1eb      	bne.n	8007188 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071b0:	4b25      	ldr	r3, [pc, #148]	@ (8007248 <HAL_RCC_ClockConfig+0x1b8>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 0307 	and.w	r3, r3, #7
 80071b8:	683a      	ldr	r2, [r7, #0]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d20c      	bcs.n	80071d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071be:	4b22      	ldr	r3, [pc, #136]	@ (8007248 <HAL_RCC_ClockConfig+0x1b8>)
 80071c0:	683a      	ldr	r2, [r7, #0]
 80071c2:	b2d2      	uxtb	r2, r2
 80071c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071c6:	4b20      	ldr	r3, [pc, #128]	@ (8007248 <HAL_RCC_ClockConfig+0x1b8>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 0307 	and.w	r3, r3, #7
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d001      	beq.n	80071d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e032      	b.n	800723e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0304 	and.w	r3, r3, #4
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d008      	beq.n	80071f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80071e4:	4b19      	ldr	r3, [pc, #100]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	4916      	ldr	r1, [pc, #88]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0308 	and.w	r3, r3, #8
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d009      	beq.n	8007216 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007202:	4b12      	ldr	r3, [pc, #72]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	00db      	lsls	r3, r3, #3
 8007210:	490e      	ldr	r1, [pc, #56]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 8007212:	4313      	orrs	r3, r2
 8007214:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007216:	f000 f821 	bl	800725c <HAL_RCC_GetSysClockFreq>
 800721a:	4602      	mov	r2, r0
 800721c:	4b0b      	ldr	r3, [pc, #44]	@ (800724c <HAL_RCC_ClockConfig+0x1bc>)
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	091b      	lsrs	r3, r3, #4
 8007222:	f003 030f 	and.w	r3, r3, #15
 8007226:	490a      	ldr	r1, [pc, #40]	@ (8007250 <HAL_RCC_ClockConfig+0x1c0>)
 8007228:	5ccb      	ldrb	r3, [r1, r3]
 800722a:	fa22 f303 	lsr.w	r3, r2, r3
 800722e:	4a09      	ldr	r2, [pc, #36]	@ (8007254 <HAL_RCC_ClockConfig+0x1c4>)
 8007230:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007232:	4b09      	ldr	r3, [pc, #36]	@ (8007258 <HAL_RCC_ClockConfig+0x1c8>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4618      	mov	r0, r3
 8007238:	f7fe f9a8 	bl	800558c <HAL_InitTick>

  return HAL_OK;
 800723c:	2300      	movs	r3, #0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	40023c00 	.word	0x40023c00
 800724c:	40023800 	.word	0x40023800
 8007250:	0800eae4 	.word	0x0800eae4
 8007254:	20000020 	.word	0x20000020
 8007258:	20000024 	.word	0x20000024

0800725c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800725c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007260:	b094      	sub	sp, #80	@ 0x50
 8007262:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007264:	2300      	movs	r3, #0
 8007266:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007268:	2300      	movs	r3, #0
 800726a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007270:	2300      	movs	r3, #0
 8007272:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007274:	4b79      	ldr	r3, [pc, #484]	@ (800745c <HAL_RCC_GetSysClockFreq+0x200>)
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f003 030c 	and.w	r3, r3, #12
 800727c:	2b08      	cmp	r3, #8
 800727e:	d00d      	beq.n	800729c <HAL_RCC_GetSysClockFreq+0x40>
 8007280:	2b08      	cmp	r3, #8
 8007282:	f200 80e1 	bhi.w	8007448 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007286:	2b00      	cmp	r3, #0
 8007288:	d002      	beq.n	8007290 <HAL_RCC_GetSysClockFreq+0x34>
 800728a:	2b04      	cmp	r3, #4
 800728c:	d003      	beq.n	8007296 <HAL_RCC_GetSysClockFreq+0x3a>
 800728e:	e0db      	b.n	8007448 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007290:	4b73      	ldr	r3, [pc, #460]	@ (8007460 <HAL_RCC_GetSysClockFreq+0x204>)
 8007292:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007294:	e0db      	b.n	800744e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007296:	4b73      	ldr	r3, [pc, #460]	@ (8007464 <HAL_RCC_GetSysClockFreq+0x208>)
 8007298:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800729a:	e0d8      	b.n	800744e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800729c:	4b6f      	ldr	r3, [pc, #444]	@ (800745c <HAL_RCC_GetSysClockFreq+0x200>)
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80072a6:	4b6d      	ldr	r3, [pc, #436]	@ (800745c <HAL_RCC_GetSysClockFreq+0x200>)
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d063      	beq.n	800737a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072b2:	4b6a      	ldr	r3, [pc, #424]	@ (800745c <HAL_RCC_GetSysClockFreq+0x200>)
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	099b      	lsrs	r3, r3, #6
 80072b8:	2200      	movs	r2, #0
 80072ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80072be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80072c6:	2300      	movs	r3, #0
 80072c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80072ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80072ce:	4622      	mov	r2, r4
 80072d0:	462b      	mov	r3, r5
 80072d2:	f04f 0000 	mov.w	r0, #0
 80072d6:	f04f 0100 	mov.w	r1, #0
 80072da:	0159      	lsls	r1, r3, #5
 80072dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80072e0:	0150      	lsls	r0, r2, #5
 80072e2:	4602      	mov	r2, r0
 80072e4:	460b      	mov	r3, r1
 80072e6:	4621      	mov	r1, r4
 80072e8:	1a51      	subs	r1, r2, r1
 80072ea:	6139      	str	r1, [r7, #16]
 80072ec:	4629      	mov	r1, r5
 80072ee:	eb63 0301 	sbc.w	r3, r3, r1
 80072f2:	617b      	str	r3, [r7, #20]
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	f04f 0300 	mov.w	r3, #0
 80072fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007300:	4659      	mov	r1, fp
 8007302:	018b      	lsls	r3, r1, #6
 8007304:	4651      	mov	r1, sl
 8007306:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800730a:	4651      	mov	r1, sl
 800730c:	018a      	lsls	r2, r1, #6
 800730e:	4651      	mov	r1, sl
 8007310:	ebb2 0801 	subs.w	r8, r2, r1
 8007314:	4659      	mov	r1, fp
 8007316:	eb63 0901 	sbc.w	r9, r3, r1
 800731a:	f04f 0200 	mov.w	r2, #0
 800731e:	f04f 0300 	mov.w	r3, #0
 8007322:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007326:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800732a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800732e:	4690      	mov	r8, r2
 8007330:	4699      	mov	r9, r3
 8007332:	4623      	mov	r3, r4
 8007334:	eb18 0303 	adds.w	r3, r8, r3
 8007338:	60bb      	str	r3, [r7, #8]
 800733a:	462b      	mov	r3, r5
 800733c:	eb49 0303 	adc.w	r3, r9, r3
 8007340:	60fb      	str	r3, [r7, #12]
 8007342:	f04f 0200 	mov.w	r2, #0
 8007346:	f04f 0300 	mov.w	r3, #0
 800734a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800734e:	4629      	mov	r1, r5
 8007350:	024b      	lsls	r3, r1, #9
 8007352:	4621      	mov	r1, r4
 8007354:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007358:	4621      	mov	r1, r4
 800735a:	024a      	lsls	r2, r1, #9
 800735c:	4610      	mov	r0, r2
 800735e:	4619      	mov	r1, r3
 8007360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007362:	2200      	movs	r2, #0
 8007364:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007366:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007368:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800736c:	f7f9 fc9c 	bl	8000ca8 <__aeabi_uldivmod>
 8007370:	4602      	mov	r2, r0
 8007372:	460b      	mov	r3, r1
 8007374:	4613      	mov	r3, r2
 8007376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007378:	e058      	b.n	800742c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800737a:	4b38      	ldr	r3, [pc, #224]	@ (800745c <HAL_RCC_GetSysClockFreq+0x200>)
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	099b      	lsrs	r3, r3, #6
 8007380:	2200      	movs	r2, #0
 8007382:	4618      	mov	r0, r3
 8007384:	4611      	mov	r1, r2
 8007386:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800738a:	623b      	str	r3, [r7, #32]
 800738c:	2300      	movs	r3, #0
 800738e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007390:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007394:	4642      	mov	r2, r8
 8007396:	464b      	mov	r3, r9
 8007398:	f04f 0000 	mov.w	r0, #0
 800739c:	f04f 0100 	mov.w	r1, #0
 80073a0:	0159      	lsls	r1, r3, #5
 80073a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073a6:	0150      	lsls	r0, r2, #5
 80073a8:	4602      	mov	r2, r0
 80073aa:	460b      	mov	r3, r1
 80073ac:	4641      	mov	r1, r8
 80073ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80073b2:	4649      	mov	r1, r9
 80073b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80073b8:	f04f 0200 	mov.w	r2, #0
 80073bc:	f04f 0300 	mov.w	r3, #0
 80073c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80073c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80073c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80073cc:	ebb2 040a 	subs.w	r4, r2, sl
 80073d0:	eb63 050b 	sbc.w	r5, r3, fp
 80073d4:	f04f 0200 	mov.w	r2, #0
 80073d8:	f04f 0300 	mov.w	r3, #0
 80073dc:	00eb      	lsls	r3, r5, #3
 80073de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073e2:	00e2      	lsls	r2, r4, #3
 80073e4:	4614      	mov	r4, r2
 80073e6:	461d      	mov	r5, r3
 80073e8:	4643      	mov	r3, r8
 80073ea:	18e3      	adds	r3, r4, r3
 80073ec:	603b      	str	r3, [r7, #0]
 80073ee:	464b      	mov	r3, r9
 80073f0:	eb45 0303 	adc.w	r3, r5, r3
 80073f4:	607b      	str	r3, [r7, #4]
 80073f6:	f04f 0200 	mov.w	r2, #0
 80073fa:	f04f 0300 	mov.w	r3, #0
 80073fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007402:	4629      	mov	r1, r5
 8007404:	028b      	lsls	r3, r1, #10
 8007406:	4621      	mov	r1, r4
 8007408:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800740c:	4621      	mov	r1, r4
 800740e:	028a      	lsls	r2, r1, #10
 8007410:	4610      	mov	r0, r2
 8007412:	4619      	mov	r1, r3
 8007414:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007416:	2200      	movs	r2, #0
 8007418:	61bb      	str	r3, [r7, #24]
 800741a:	61fa      	str	r2, [r7, #28]
 800741c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007420:	f7f9 fc42 	bl	8000ca8 <__aeabi_uldivmod>
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	4613      	mov	r3, r2
 800742a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800742c:	4b0b      	ldr	r3, [pc, #44]	@ (800745c <HAL_RCC_GetSysClockFreq+0x200>)
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	0c1b      	lsrs	r3, r3, #16
 8007432:	f003 0303 	and.w	r3, r3, #3
 8007436:	3301      	adds	r3, #1
 8007438:	005b      	lsls	r3, r3, #1
 800743a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800743c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800743e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007440:	fbb2 f3f3 	udiv	r3, r2, r3
 8007444:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007446:	e002      	b.n	800744e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007448:	4b05      	ldr	r3, [pc, #20]	@ (8007460 <HAL_RCC_GetSysClockFreq+0x204>)
 800744a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800744c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800744e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007450:	4618      	mov	r0, r3
 8007452:	3750      	adds	r7, #80	@ 0x50
 8007454:	46bd      	mov	sp, r7
 8007456:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800745a:	bf00      	nop
 800745c:	40023800 	.word	0x40023800
 8007460:	00f42400 	.word	0x00f42400
 8007464:	007a1200 	.word	0x007a1200

08007468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007468:	b480      	push	{r7}
 800746a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800746c:	4b03      	ldr	r3, [pc, #12]	@ (800747c <HAL_RCC_GetHCLKFreq+0x14>)
 800746e:	681b      	ldr	r3, [r3, #0]
}
 8007470:	4618      	mov	r0, r3
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	20000020 	.word	0x20000020

08007480 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007484:	f7ff fff0 	bl	8007468 <HAL_RCC_GetHCLKFreq>
 8007488:	4602      	mov	r2, r0
 800748a:	4b05      	ldr	r3, [pc, #20]	@ (80074a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	0a9b      	lsrs	r3, r3, #10
 8007490:	f003 0307 	and.w	r3, r3, #7
 8007494:	4903      	ldr	r1, [pc, #12]	@ (80074a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007496:	5ccb      	ldrb	r3, [r1, r3]
 8007498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800749c:	4618      	mov	r0, r3
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	40023800 	.word	0x40023800
 80074a4:	0800eaf4 	.word	0x0800eaf4

080074a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80074ac:	f7ff ffdc 	bl	8007468 <HAL_RCC_GetHCLKFreq>
 80074b0:	4602      	mov	r2, r0
 80074b2:	4b05      	ldr	r3, [pc, #20]	@ (80074c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	0b5b      	lsrs	r3, r3, #13
 80074b8:	f003 0307 	and.w	r3, r3, #7
 80074bc:	4903      	ldr	r1, [pc, #12]	@ (80074cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80074be:	5ccb      	ldrb	r3, [r1, r3]
 80074c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	40023800 	.word	0x40023800
 80074cc:	0800eaf4 	.word	0x0800eaf4

080074d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e041      	b.n	8007566 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d106      	bne.n	80074fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f7fd fa8a 	bl	8004a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2202      	movs	r2, #2
 8007500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	3304      	adds	r3, #4
 800750c:	4619      	mov	r1, r3
 800750e:	4610      	mov	r0, r2
 8007510:	f000 face 	bl	8007ab0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2201      	movs	r2, #1
 8007518:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3708      	adds	r7, #8
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}

0800756e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800756e:	b580      	push	{r7, lr}
 8007570:	b082      	sub	sp, #8
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d101      	bne.n	8007580 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e041      	b.n	8007604 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007586:	b2db      	uxtb	r3, r3
 8007588:	2b00      	cmp	r3, #0
 800758a:	d106      	bne.n	800759a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f7fd fb9f 	bl	8004cd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2202      	movs	r2, #2
 800759e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	3304      	adds	r3, #4
 80075aa:	4619      	mov	r1, r3
 80075ac:	4610      	mov	r0, r2
 80075ae:	f000 fa7f 	bl	8007ab0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2201      	movs	r2, #1
 80075b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2201      	movs	r2, #1
 80075be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2201      	movs	r2, #1
 80075ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2201      	movs	r2, #1
 80075de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2201      	movs	r2, #1
 80075f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2201      	movs	r2, #1
 80075fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007602:	2300      	movs	r3, #0
}
 8007604:	4618      	mov	r0, r3
 8007606:	3708      	adds	r7, #8
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d109      	bne.n	8007630 <HAL_TIM_PWM_Start+0x24>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007622:	b2db      	uxtb	r3, r3
 8007624:	2b01      	cmp	r3, #1
 8007626:	bf14      	ite	ne
 8007628:	2301      	movne	r3, #1
 800762a:	2300      	moveq	r3, #0
 800762c:	b2db      	uxtb	r3, r3
 800762e:	e022      	b.n	8007676 <HAL_TIM_PWM_Start+0x6a>
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	2b04      	cmp	r3, #4
 8007634:	d109      	bne.n	800764a <HAL_TIM_PWM_Start+0x3e>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800763c:	b2db      	uxtb	r3, r3
 800763e:	2b01      	cmp	r3, #1
 8007640:	bf14      	ite	ne
 8007642:	2301      	movne	r3, #1
 8007644:	2300      	moveq	r3, #0
 8007646:	b2db      	uxtb	r3, r3
 8007648:	e015      	b.n	8007676 <HAL_TIM_PWM_Start+0x6a>
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b08      	cmp	r3, #8
 800764e:	d109      	bne.n	8007664 <HAL_TIM_PWM_Start+0x58>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007656:	b2db      	uxtb	r3, r3
 8007658:	2b01      	cmp	r3, #1
 800765a:	bf14      	ite	ne
 800765c:	2301      	movne	r3, #1
 800765e:	2300      	moveq	r3, #0
 8007660:	b2db      	uxtb	r3, r3
 8007662:	e008      	b.n	8007676 <HAL_TIM_PWM_Start+0x6a>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800766a:	b2db      	uxtb	r3, r3
 800766c:	2b01      	cmp	r3, #1
 800766e:	bf14      	ite	ne
 8007670:	2301      	movne	r3, #1
 8007672:	2300      	moveq	r3, #0
 8007674:	b2db      	uxtb	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d001      	beq.n	800767e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e07c      	b.n	8007778 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d104      	bne.n	800768e <HAL_TIM_PWM_Start+0x82>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2202      	movs	r2, #2
 8007688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800768c:	e013      	b.n	80076b6 <HAL_TIM_PWM_Start+0xaa>
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	2b04      	cmp	r3, #4
 8007692:	d104      	bne.n	800769e <HAL_TIM_PWM_Start+0x92>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800769c:	e00b      	b.n	80076b6 <HAL_TIM_PWM_Start+0xaa>
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2b08      	cmp	r3, #8
 80076a2:	d104      	bne.n	80076ae <HAL_TIM_PWM_Start+0xa2>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2202      	movs	r2, #2
 80076a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076ac:	e003      	b.n	80076b6 <HAL_TIM_PWM_Start+0xaa>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2202      	movs	r2, #2
 80076b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	2201      	movs	r2, #1
 80076bc:	6839      	ldr	r1, [r7, #0]
 80076be:	4618      	mov	r0, r3
 80076c0:	f000 fce6 	bl	8008090 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007780 <HAL_TIM_PWM_Start+0x174>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d004      	beq.n	80076d8 <HAL_TIM_PWM_Start+0xcc>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a2c      	ldr	r2, [pc, #176]	@ (8007784 <HAL_TIM_PWM_Start+0x178>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d101      	bne.n	80076dc <HAL_TIM_PWM_Start+0xd0>
 80076d8:	2301      	movs	r3, #1
 80076da:	e000      	b.n	80076de <HAL_TIM_PWM_Start+0xd2>
 80076dc:	2300      	movs	r3, #0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d007      	beq.n	80076f2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80076f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a22      	ldr	r2, [pc, #136]	@ (8007780 <HAL_TIM_PWM_Start+0x174>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d022      	beq.n	8007742 <HAL_TIM_PWM_Start+0x136>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007704:	d01d      	beq.n	8007742 <HAL_TIM_PWM_Start+0x136>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a1f      	ldr	r2, [pc, #124]	@ (8007788 <HAL_TIM_PWM_Start+0x17c>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d018      	beq.n	8007742 <HAL_TIM_PWM_Start+0x136>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a1d      	ldr	r2, [pc, #116]	@ (800778c <HAL_TIM_PWM_Start+0x180>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d013      	beq.n	8007742 <HAL_TIM_PWM_Start+0x136>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a1c      	ldr	r2, [pc, #112]	@ (8007790 <HAL_TIM_PWM_Start+0x184>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d00e      	beq.n	8007742 <HAL_TIM_PWM_Start+0x136>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a16      	ldr	r2, [pc, #88]	@ (8007784 <HAL_TIM_PWM_Start+0x178>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d009      	beq.n	8007742 <HAL_TIM_PWM_Start+0x136>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a18      	ldr	r2, [pc, #96]	@ (8007794 <HAL_TIM_PWM_Start+0x188>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d004      	beq.n	8007742 <HAL_TIM_PWM_Start+0x136>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a16      	ldr	r2, [pc, #88]	@ (8007798 <HAL_TIM_PWM_Start+0x18c>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d111      	bne.n	8007766 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f003 0307 	and.w	r3, r3, #7
 800774c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2b06      	cmp	r3, #6
 8007752:	d010      	beq.n	8007776 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f042 0201 	orr.w	r2, r2, #1
 8007762:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007764:	e007      	b.n	8007776 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f042 0201 	orr.w	r2, r2, #1
 8007774:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007776:	2300      	movs	r3, #0
}
 8007778:	4618      	mov	r0, r3
 800777a:	3710      	adds	r7, #16
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}
 8007780:	40010000 	.word	0x40010000
 8007784:	40010400 	.word	0x40010400
 8007788:	40000400 	.word	0x40000400
 800778c:	40000800 	.word	0x40000800
 8007790:	40000c00 	.word	0x40000c00
 8007794:	40014000 	.word	0x40014000
 8007798:	40001800 	.word	0x40001800

0800779c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b086      	sub	sp, #24
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077a8:	2300      	movs	r3, #0
 80077aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d101      	bne.n	80077ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80077b6:	2302      	movs	r3, #2
 80077b8:	e0ae      	b.n	8007918 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b0c      	cmp	r3, #12
 80077c6:	f200 809f 	bhi.w	8007908 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80077ca:	a201      	add	r2, pc, #4	@ (adr r2, 80077d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80077cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d0:	08007805 	.word	0x08007805
 80077d4:	08007909 	.word	0x08007909
 80077d8:	08007909 	.word	0x08007909
 80077dc:	08007909 	.word	0x08007909
 80077e0:	08007845 	.word	0x08007845
 80077e4:	08007909 	.word	0x08007909
 80077e8:	08007909 	.word	0x08007909
 80077ec:	08007909 	.word	0x08007909
 80077f0:	08007887 	.word	0x08007887
 80077f4:	08007909 	.word	0x08007909
 80077f8:	08007909 	.word	0x08007909
 80077fc:	08007909 	.word	0x08007909
 8007800:	080078c7 	.word	0x080078c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68b9      	ldr	r1, [r7, #8]
 800780a:	4618      	mov	r0, r3
 800780c:	f000 f9f6 	bl	8007bfc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	699a      	ldr	r2, [r3, #24]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f042 0208 	orr.w	r2, r2, #8
 800781e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	699a      	ldr	r2, [r3, #24]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f022 0204 	bic.w	r2, r2, #4
 800782e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6999      	ldr	r1, [r3, #24]
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	691a      	ldr	r2, [r3, #16]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	430a      	orrs	r2, r1
 8007840:	619a      	str	r2, [r3, #24]
      break;
 8007842:	e064      	b.n	800790e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68b9      	ldr	r1, [r7, #8]
 800784a:	4618      	mov	r0, r3
 800784c:	f000 fa46 	bl	8007cdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	699a      	ldr	r2, [r3, #24]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800785e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	699a      	ldr	r2, [r3, #24]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800786e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6999      	ldr	r1, [r3, #24]
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	021a      	lsls	r2, r3, #8
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	430a      	orrs	r2, r1
 8007882:	619a      	str	r2, [r3, #24]
      break;
 8007884:	e043      	b.n	800790e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	68b9      	ldr	r1, [r7, #8]
 800788c:	4618      	mov	r0, r3
 800788e:	f000 fa9b 	bl	8007dc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	69da      	ldr	r2, [r3, #28]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f042 0208 	orr.w	r2, r2, #8
 80078a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	69da      	ldr	r2, [r3, #28]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f022 0204 	bic.w	r2, r2, #4
 80078b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	69d9      	ldr	r1, [r3, #28]
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	691a      	ldr	r2, [r3, #16]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	430a      	orrs	r2, r1
 80078c2:	61da      	str	r2, [r3, #28]
      break;
 80078c4:	e023      	b.n	800790e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68b9      	ldr	r1, [r7, #8]
 80078cc:	4618      	mov	r0, r3
 80078ce:	f000 faef 	bl	8007eb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	69da      	ldr	r2, [r3, #28]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80078e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	69da      	ldr	r2, [r3, #28]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	69d9      	ldr	r1, [r3, #28]
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	021a      	lsls	r2, r3, #8
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	430a      	orrs	r2, r1
 8007904:	61da      	str	r2, [r3, #28]
      break;
 8007906:	e002      	b.n	800790e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	75fb      	strb	r3, [r7, #23]
      break;
 800790c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007916:	7dfb      	ldrb	r3, [r7, #23]
}
 8007918:	4618      	mov	r0, r3
 800791a:	3718      	adds	r7, #24
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800792a:	2300      	movs	r3, #0
 800792c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007934:	2b01      	cmp	r3, #1
 8007936:	d101      	bne.n	800793c <HAL_TIM_ConfigClockSource+0x1c>
 8007938:	2302      	movs	r3, #2
 800793a:	e0b4      	b.n	8007aa6 <HAL_TIM_ConfigClockSource+0x186>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2202      	movs	r2, #2
 8007948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800795a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007962:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	68ba      	ldr	r2, [r7, #8]
 800796a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007974:	d03e      	beq.n	80079f4 <HAL_TIM_ConfigClockSource+0xd4>
 8007976:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800797a:	f200 8087 	bhi.w	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
 800797e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007982:	f000 8086 	beq.w	8007a92 <HAL_TIM_ConfigClockSource+0x172>
 8007986:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800798a:	d87f      	bhi.n	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
 800798c:	2b70      	cmp	r3, #112	@ 0x70
 800798e:	d01a      	beq.n	80079c6 <HAL_TIM_ConfigClockSource+0xa6>
 8007990:	2b70      	cmp	r3, #112	@ 0x70
 8007992:	d87b      	bhi.n	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
 8007994:	2b60      	cmp	r3, #96	@ 0x60
 8007996:	d050      	beq.n	8007a3a <HAL_TIM_ConfigClockSource+0x11a>
 8007998:	2b60      	cmp	r3, #96	@ 0x60
 800799a:	d877      	bhi.n	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
 800799c:	2b50      	cmp	r3, #80	@ 0x50
 800799e:	d03c      	beq.n	8007a1a <HAL_TIM_ConfigClockSource+0xfa>
 80079a0:	2b50      	cmp	r3, #80	@ 0x50
 80079a2:	d873      	bhi.n	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
 80079a4:	2b40      	cmp	r3, #64	@ 0x40
 80079a6:	d058      	beq.n	8007a5a <HAL_TIM_ConfigClockSource+0x13a>
 80079a8:	2b40      	cmp	r3, #64	@ 0x40
 80079aa:	d86f      	bhi.n	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
 80079ac:	2b30      	cmp	r3, #48	@ 0x30
 80079ae:	d064      	beq.n	8007a7a <HAL_TIM_ConfigClockSource+0x15a>
 80079b0:	2b30      	cmp	r3, #48	@ 0x30
 80079b2:	d86b      	bhi.n	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
 80079b4:	2b20      	cmp	r3, #32
 80079b6:	d060      	beq.n	8007a7a <HAL_TIM_ConfigClockSource+0x15a>
 80079b8:	2b20      	cmp	r3, #32
 80079ba:	d867      	bhi.n	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d05c      	beq.n	8007a7a <HAL_TIM_ConfigClockSource+0x15a>
 80079c0:	2b10      	cmp	r3, #16
 80079c2:	d05a      	beq.n	8007a7a <HAL_TIM_ConfigClockSource+0x15a>
 80079c4:	e062      	b.n	8007a8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079d6:	f000 fb3b 	bl	8008050 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80079e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68ba      	ldr	r2, [r7, #8]
 80079f0:	609a      	str	r2, [r3, #8]
      break;
 80079f2:	e04f      	b.n	8007a94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007a04:	f000 fb24 	bl	8008050 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	689a      	ldr	r2, [r3, #8]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007a16:	609a      	str	r2, [r3, #8]
      break;
 8007a18:	e03c      	b.n	8007a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a26:	461a      	mov	r2, r3
 8007a28:	f000 fa98 	bl	8007f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	2150      	movs	r1, #80	@ 0x50
 8007a32:	4618      	mov	r0, r3
 8007a34:	f000 faf1 	bl	800801a <TIM_ITRx_SetConfig>
      break;
 8007a38:	e02c      	b.n	8007a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a46:	461a      	mov	r2, r3
 8007a48:	f000 fab7 	bl	8007fba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2160      	movs	r1, #96	@ 0x60
 8007a52:	4618      	mov	r0, r3
 8007a54:	f000 fae1 	bl	800801a <TIM_ITRx_SetConfig>
      break;
 8007a58:	e01c      	b.n	8007a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a66:	461a      	mov	r2, r3
 8007a68:	f000 fa78 	bl	8007f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2140      	movs	r1, #64	@ 0x40
 8007a72:	4618      	mov	r0, r3
 8007a74:	f000 fad1 	bl	800801a <TIM_ITRx_SetConfig>
      break;
 8007a78:	e00c      	b.n	8007a94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4619      	mov	r1, r3
 8007a84:	4610      	mov	r0, r2
 8007a86:	f000 fac8 	bl	800801a <TIM_ITRx_SetConfig>
      break;
 8007a8a:	e003      	b.n	8007a94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a90:	e000      	b.n	8007a94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007a92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
	...

08007ab0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b085      	sub	sp, #20
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	4a43      	ldr	r2, [pc, #268]	@ (8007bd0 <TIM_Base_SetConfig+0x120>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d013      	beq.n	8007af0 <TIM_Base_SetConfig+0x40>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ace:	d00f      	beq.n	8007af0 <TIM_Base_SetConfig+0x40>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a40      	ldr	r2, [pc, #256]	@ (8007bd4 <TIM_Base_SetConfig+0x124>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d00b      	beq.n	8007af0 <TIM_Base_SetConfig+0x40>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a3f      	ldr	r2, [pc, #252]	@ (8007bd8 <TIM_Base_SetConfig+0x128>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d007      	beq.n	8007af0 <TIM_Base_SetConfig+0x40>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a3e      	ldr	r2, [pc, #248]	@ (8007bdc <TIM_Base_SetConfig+0x12c>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d003      	beq.n	8007af0 <TIM_Base_SetConfig+0x40>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a3d      	ldr	r2, [pc, #244]	@ (8007be0 <TIM_Base_SetConfig+0x130>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d108      	bne.n	8007b02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007af6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a32      	ldr	r2, [pc, #200]	@ (8007bd0 <TIM_Base_SetConfig+0x120>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d02b      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b10:	d027      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a2f      	ldr	r2, [pc, #188]	@ (8007bd4 <TIM_Base_SetConfig+0x124>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d023      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a2e      	ldr	r2, [pc, #184]	@ (8007bd8 <TIM_Base_SetConfig+0x128>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d01f      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a2d      	ldr	r2, [pc, #180]	@ (8007bdc <TIM_Base_SetConfig+0x12c>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d01b      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a2c      	ldr	r2, [pc, #176]	@ (8007be0 <TIM_Base_SetConfig+0x130>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d017      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a2b      	ldr	r2, [pc, #172]	@ (8007be4 <TIM_Base_SetConfig+0x134>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d013      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a2a      	ldr	r2, [pc, #168]	@ (8007be8 <TIM_Base_SetConfig+0x138>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d00f      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a29      	ldr	r2, [pc, #164]	@ (8007bec <TIM_Base_SetConfig+0x13c>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d00b      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a28      	ldr	r2, [pc, #160]	@ (8007bf0 <TIM_Base_SetConfig+0x140>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d007      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	4a27      	ldr	r2, [pc, #156]	@ (8007bf4 <TIM_Base_SetConfig+0x144>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d003      	beq.n	8007b62 <TIM_Base_SetConfig+0xb2>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a26      	ldr	r2, [pc, #152]	@ (8007bf8 <TIM_Base_SetConfig+0x148>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d108      	bne.n	8007b74 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	68db      	ldr	r3, [r3, #12]
 8007b6e:	68fa      	ldr	r2, [r7, #12]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	695b      	ldr	r3, [r3, #20]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	689a      	ldr	r2, [r3, #8]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a0e      	ldr	r2, [pc, #56]	@ (8007bd0 <TIM_Base_SetConfig+0x120>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d003      	beq.n	8007ba2 <TIM_Base_SetConfig+0xf2>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a10      	ldr	r2, [pc, #64]	@ (8007be0 <TIM_Base_SetConfig+0x130>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d103      	bne.n	8007baa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	691a      	ldr	r2, [r3, #16]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f043 0204 	orr.w	r2, r3, #4
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	68fa      	ldr	r2, [r7, #12]
 8007bc0:	601a      	str	r2, [r3, #0]
}
 8007bc2:	bf00      	nop
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	40010000 	.word	0x40010000
 8007bd4:	40000400 	.word	0x40000400
 8007bd8:	40000800 	.word	0x40000800
 8007bdc:	40000c00 	.word	0x40000c00
 8007be0:	40010400 	.word	0x40010400
 8007be4:	40014000 	.word	0x40014000
 8007be8:	40014400 	.word	0x40014400
 8007bec:	40014800 	.word	0x40014800
 8007bf0:	40001800 	.word	0x40001800
 8007bf4:	40001c00 	.word	0x40001c00
 8007bf8:	40002000 	.word	0x40002000

08007bfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b087      	sub	sp, #28
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6a1b      	ldr	r3, [r3, #32]
 8007c0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6a1b      	ldr	r3, [r3, #32]
 8007c10:	f023 0201 	bic.w	r2, r3, #1
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	699b      	ldr	r3, [r3, #24]
 8007c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 0303 	bic.w	r3, r3, #3
 8007c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f023 0302 	bic.w	r3, r3, #2
 8007c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a20      	ldr	r2, [pc, #128]	@ (8007cd4 <TIM_OC1_SetConfig+0xd8>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d003      	beq.n	8007c60 <TIM_OC1_SetConfig+0x64>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8007cd8 <TIM_OC1_SetConfig+0xdc>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d10c      	bne.n	8007c7a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	f023 0308 	bic.w	r3, r3, #8
 8007c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	f023 0304 	bic.w	r3, r3, #4
 8007c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a15      	ldr	r2, [pc, #84]	@ (8007cd4 <TIM_OC1_SetConfig+0xd8>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d003      	beq.n	8007c8a <TIM_OC1_SetConfig+0x8e>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a14      	ldr	r2, [pc, #80]	@ (8007cd8 <TIM_OC1_SetConfig+0xdc>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d111      	bne.n	8007cae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	693a      	ldr	r2, [r7, #16]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	685a      	ldr	r2, [r3, #4]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	621a      	str	r2, [r3, #32]
}
 8007cc8:	bf00      	nop
 8007cca:	371c      	adds	r7, #28
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	40010000 	.word	0x40010000
 8007cd8:	40010400 	.word	0x40010400

08007cdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b087      	sub	sp, #28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a1b      	ldr	r3, [r3, #32]
 8007cea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	f023 0210 	bic.w	r2, r3, #16
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	699b      	ldr	r3, [r3, #24]
 8007d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	021b      	lsls	r3, r3, #8
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	f023 0320 	bic.w	r3, r3, #32
 8007d26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	011b      	lsls	r3, r3, #4
 8007d2e:	697a      	ldr	r2, [r7, #20]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	4a22      	ldr	r2, [pc, #136]	@ (8007dc0 <TIM_OC2_SetConfig+0xe4>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d003      	beq.n	8007d44 <TIM_OC2_SetConfig+0x68>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	4a21      	ldr	r2, [pc, #132]	@ (8007dc4 <TIM_OC2_SetConfig+0xe8>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d10d      	bne.n	8007d60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	011b      	lsls	r3, r3, #4
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	4313      	orrs	r3, r2
 8007d56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a17      	ldr	r2, [pc, #92]	@ (8007dc0 <TIM_OC2_SetConfig+0xe4>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d003      	beq.n	8007d70 <TIM_OC2_SetConfig+0x94>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	4a16      	ldr	r2, [pc, #88]	@ (8007dc4 <TIM_OC2_SetConfig+0xe8>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d113      	bne.n	8007d98 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	695b      	ldr	r3, [r3, #20]
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	693a      	ldr	r2, [r7, #16]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	699b      	ldr	r3, [r3, #24]
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	693a      	ldr	r2, [r7, #16]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	685a      	ldr	r2, [r3, #4]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	697a      	ldr	r2, [r7, #20]
 8007db0:	621a      	str	r2, [r3, #32]
}
 8007db2:	bf00      	nop
 8007db4:	371c      	adds	r7, #28
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	40010000 	.word	0x40010000
 8007dc4:	40010400 	.word	0x40010400

08007dc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b087      	sub	sp, #28
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a1b      	ldr	r3, [r3, #32]
 8007dd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6a1b      	ldr	r3, [r3, #32]
 8007ddc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	69db      	ldr	r3, [r3, #28]
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f023 0303 	bic.w	r3, r3, #3
 8007dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	021b      	lsls	r3, r3, #8
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a21      	ldr	r2, [pc, #132]	@ (8007ea8 <TIM_OC3_SetConfig+0xe0>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d003      	beq.n	8007e2e <TIM_OC3_SetConfig+0x66>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a20      	ldr	r2, [pc, #128]	@ (8007eac <TIM_OC3_SetConfig+0xe4>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d10d      	bne.n	8007e4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	021b      	lsls	r3, r3, #8
 8007e3c:	697a      	ldr	r2, [r7, #20]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a16      	ldr	r2, [pc, #88]	@ (8007ea8 <TIM_OC3_SetConfig+0xe0>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d003      	beq.n	8007e5a <TIM_OC3_SetConfig+0x92>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a15      	ldr	r2, [pc, #84]	@ (8007eac <TIM_OC3_SetConfig+0xe4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d113      	bne.n	8007e82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	695b      	ldr	r3, [r3, #20]
 8007e6e:	011b      	lsls	r3, r3, #4
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	011b      	lsls	r3, r3, #4
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	621a      	str	r2, [r3, #32]
}
 8007e9c:	bf00      	nop
 8007e9e:	371c      	adds	r7, #28
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr
 8007ea8:	40010000 	.word	0x40010000
 8007eac:	40010400 	.word	0x40010400

08007eb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b087      	sub	sp, #28
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a1b      	ldr	r3, [r3, #32]
 8007ebe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6a1b      	ldr	r3, [r3, #32]
 8007ec4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	69db      	ldr	r3, [r3, #28]
 8007ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	021b      	lsls	r3, r3, #8
 8007eee:	68fa      	ldr	r2, [r7, #12]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007efa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	031b      	lsls	r3, r3, #12
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a12      	ldr	r2, [pc, #72]	@ (8007f54 <TIM_OC4_SetConfig+0xa4>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d003      	beq.n	8007f18 <TIM_OC4_SetConfig+0x68>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a11      	ldr	r2, [pc, #68]	@ (8007f58 <TIM_OC4_SetConfig+0xa8>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d109      	bne.n	8007f2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	695b      	ldr	r3, [r3, #20]
 8007f24:	019b      	lsls	r3, r3, #6
 8007f26:	697a      	ldr	r2, [r7, #20]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	693a      	ldr	r2, [r7, #16]
 8007f44:	621a      	str	r2, [r3, #32]
}
 8007f46:	bf00      	nop
 8007f48:	371c      	adds	r7, #28
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	40010000 	.word	0x40010000
 8007f58:	40010400 	.word	0x40010400

08007f5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6a1b      	ldr	r3, [r3, #32]
 8007f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6a1b      	ldr	r3, [r3, #32]
 8007f72:	f023 0201 	bic.w	r2, r3, #1
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	011b      	lsls	r3, r3, #4
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f023 030a 	bic.w	r3, r3, #10
 8007f98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f9a:	697a      	ldr	r2, [r7, #20]
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	621a      	str	r2, [r3, #32]
}
 8007fae:	bf00      	nop
 8007fb0:	371c      	adds	r7, #28
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr

08007fba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fba:	b480      	push	{r7}
 8007fbc:	b087      	sub	sp, #28
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	60f8      	str	r0, [r7, #12]
 8007fc2:	60b9      	str	r1, [r7, #8]
 8007fc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6a1b      	ldr	r3, [r3, #32]
 8007fca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6a1b      	ldr	r3, [r3, #32]
 8007fd0:	f023 0210 	bic.w	r2, r3, #16
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	699b      	ldr	r3, [r3, #24]
 8007fdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007fe4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	031b      	lsls	r3, r3, #12
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ff6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	011b      	lsls	r3, r3, #4
 8007ffc:	697a      	ldr	r2, [r7, #20]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	693a      	ldr	r2, [r7, #16]
 8008006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	697a      	ldr	r2, [r7, #20]
 800800c:	621a      	str	r2, [r3, #32]
}
 800800e:	bf00      	nop
 8008010:	371c      	adds	r7, #28
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr

0800801a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800801a:	b480      	push	{r7}
 800801c:	b085      	sub	sp, #20
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
 8008022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008032:	683a      	ldr	r2, [r7, #0]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	4313      	orrs	r3, r2
 8008038:	f043 0307 	orr.w	r3, r3, #7
 800803c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	68fa      	ldr	r2, [r7, #12]
 8008042:	609a      	str	r2, [r3, #8]
}
 8008044:	bf00      	nop
 8008046:	3714      	adds	r7, #20
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008050:	b480      	push	{r7}
 8008052:	b087      	sub	sp, #28
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	607a      	str	r2, [r7, #4]
 800805c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800806a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	021a      	lsls	r2, r3, #8
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	431a      	orrs	r2, r3
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	4313      	orrs	r3, r2
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	4313      	orrs	r3, r2
 800807c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	609a      	str	r2, [r3, #8]
}
 8008084:	bf00      	nop
 8008086:	371c      	adds	r7, #28
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f003 031f 	and.w	r3, r3, #31
 80080a2:	2201      	movs	r2, #1
 80080a4:	fa02 f303 	lsl.w	r3, r2, r3
 80080a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6a1a      	ldr	r2, [r3, #32]
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	43db      	mvns	r3, r3
 80080b2:	401a      	ands	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6a1a      	ldr	r2, [r3, #32]
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	f003 031f 	and.w	r3, r3, #31
 80080c2:	6879      	ldr	r1, [r7, #4]
 80080c4:	fa01 f303 	lsl.w	r3, r1, r3
 80080c8:	431a      	orrs	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	621a      	str	r2, [r3, #32]
}
 80080ce:	bf00      	nop
 80080d0:	371c      	adds	r7, #28
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr
	...

080080dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80080dc:	b480      	push	{r7}
 80080de:	b085      	sub	sp, #20
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d101      	bne.n	80080f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80080f0:	2302      	movs	r3, #2
 80080f2:	e05a      	b.n	80081aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2201      	movs	r2, #1
 80080f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2202      	movs	r2, #2
 8008100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800811a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	4313      	orrs	r3, r2
 8008124:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68fa      	ldr	r2, [r7, #12]
 800812c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a21      	ldr	r2, [pc, #132]	@ (80081b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d022      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008140:	d01d      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a1d      	ldr	r2, [pc, #116]	@ (80081bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d018      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a1b      	ldr	r2, [pc, #108]	@ (80081c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d013      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a1a      	ldr	r2, [pc, #104]	@ (80081c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d00e      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a18      	ldr	r2, [pc, #96]	@ (80081c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d009      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a17      	ldr	r2, [pc, #92]	@ (80081cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d004      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a15      	ldr	r2, [pc, #84]	@ (80081d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d10c      	bne.n	8008198 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008184:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	68ba      	ldr	r2, [r7, #8]
 800818c:	4313      	orrs	r3, r2
 800818e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081a8:	2300      	movs	r3, #0
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3714      	adds	r7, #20
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop
 80081b8:	40010000 	.word	0x40010000
 80081bc:	40000400 	.word	0x40000400
 80081c0:	40000800 	.word	0x40000800
 80081c4:	40000c00 	.word	0x40000c00
 80081c8:	40010400 	.word	0x40010400
 80081cc:	40014000 	.word	0x40014000
 80081d0:	40001800 	.word	0x40001800

080081d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b085      	sub	sp, #20
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80081de:	2300      	movs	r3, #0
 80081e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d101      	bne.n	80081f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80081ec:	2302      	movs	r3, #2
 80081ee:	e03d      	b.n	800826c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	4313      	orrs	r3, r2
 8008204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	4313      	orrs	r3, r2
 8008212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	4313      	orrs	r3, r2
 8008220:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4313      	orrs	r3, r2
 800822e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	691b      	ldr	r3, [r3, #16]
 800823a:	4313      	orrs	r3, r2
 800823c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	695b      	ldr	r3, [r3, #20]
 8008248:	4313      	orrs	r3, r2
 800824a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	69db      	ldr	r3, [r3, #28]
 8008256:	4313      	orrs	r3, r2
 8008258:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68fa      	ldr	r2, [r7, #12]
 8008260:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800826a:	2300      	movs	r3, #0
}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d101      	bne.n	800828a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e042      	b.n	8008310 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b00      	cmp	r3, #0
 8008294:	d106      	bne.n	80082a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f7fc ffca 	bl	8005238 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2224      	movs	r2, #36	@ 0x24
 80082a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	68da      	ldr	r2, [r3, #12]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80082ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f001 f893 	bl	80093e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	691a      	ldr	r2, [r3, #16]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80082d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	695a      	ldr	r2, [r3, #20]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80082e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68da      	ldr	r2, [r3, #12]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80082f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2220      	movs	r2, #32
 80082fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2220      	movs	r2, #32
 8008304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3708      	adds	r7, #8
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b08a      	sub	sp, #40	@ 0x28
 800831c:	af02      	add	r7, sp, #8
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	603b      	str	r3, [r7, #0]
 8008324:	4613      	mov	r3, r2
 8008326:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008328:	2300      	movs	r3, #0
 800832a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008332:	b2db      	uxtb	r3, r3
 8008334:	2b20      	cmp	r3, #32
 8008336:	d175      	bne.n	8008424 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d002      	beq.n	8008344 <HAL_UART_Transmit+0x2c>
 800833e:	88fb      	ldrh	r3, [r7, #6]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d101      	bne.n	8008348 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	e06e      	b.n	8008426 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2200      	movs	r2, #0
 800834c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2221      	movs	r2, #33	@ 0x21
 8008352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008356:	f7fd f95d 	bl	8005614 <HAL_GetTick>
 800835a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	88fa      	ldrh	r2, [r7, #6]
 8008360:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	88fa      	ldrh	r2, [r7, #6]
 8008366:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008370:	d108      	bne.n	8008384 <HAL_UART_Transmit+0x6c>
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d104      	bne.n	8008384 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800837a:	2300      	movs	r3, #0
 800837c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	61bb      	str	r3, [r7, #24]
 8008382:	e003      	b.n	800838c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008388:	2300      	movs	r3, #0
 800838a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800838c:	e02e      	b.n	80083ec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	9300      	str	r3, [sp, #0]
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	2200      	movs	r2, #0
 8008396:	2180      	movs	r1, #128	@ 0x80
 8008398:	68f8      	ldr	r0, [r7, #12]
 800839a:	f000 fd64 	bl	8008e66 <UART_WaitOnFlagUntilTimeout>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d005      	beq.n	80083b0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2220      	movs	r2, #32
 80083a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80083ac:	2303      	movs	r3, #3
 80083ae:	e03a      	b.n	8008426 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80083b0:	69fb      	ldr	r3, [r7, #28]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10b      	bne.n	80083ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	881b      	ldrh	r3, [r3, #0]
 80083ba:	461a      	mov	r2, r3
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80083c6:	69bb      	ldr	r3, [r7, #24]
 80083c8:	3302      	adds	r3, #2
 80083ca:	61bb      	str	r3, [r7, #24]
 80083cc:	e007      	b.n	80083de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	781a      	ldrb	r2, [r3, #0]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	3301      	adds	r3, #1
 80083dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	3b01      	subs	r3, #1
 80083e6:	b29a      	uxth	r2, r3
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1cb      	bne.n	800838e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	9300      	str	r3, [sp, #0]
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	2200      	movs	r2, #0
 80083fe:	2140      	movs	r1, #64	@ 0x40
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	f000 fd30 	bl	8008e66 <UART_WaitOnFlagUntilTimeout>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d005      	beq.n	8008418 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2220      	movs	r2, #32
 8008410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008414:	2303      	movs	r3, #3
 8008416:	e006      	b.n	8008426 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2220      	movs	r2, #32
 800841c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008420:	2300      	movs	r3, #0
 8008422:	e000      	b.n	8008426 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008424:	2302      	movs	r3, #2
  }
}
 8008426:	4618      	mov	r0, r3
 8008428:	3720      	adds	r7, #32
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
	...

08008430 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b08c      	sub	sp, #48	@ 0x30
 8008434:	af00      	add	r7, sp, #0
 8008436:	60f8      	str	r0, [r7, #12]
 8008438:	60b9      	str	r1, [r7, #8]
 800843a:	4613      	mov	r3, r2
 800843c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008444:	b2db      	uxtb	r3, r3
 8008446:	2b20      	cmp	r3, #32
 8008448:	d162      	bne.n	8008510 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d002      	beq.n	8008456 <HAL_UART_Transmit_DMA+0x26>
 8008450:	88fb      	ldrh	r3, [r7, #6]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d101      	bne.n	800845a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e05b      	b.n	8008512 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800845a:	68ba      	ldr	r2, [r7, #8]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	88fa      	ldrh	r2, [r7, #6]
 8008464:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	88fa      	ldrh	r2, [r7, #6]
 800846a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2200      	movs	r2, #0
 8008470:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2221      	movs	r2, #33	@ 0x21
 8008476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800847e:	4a27      	ldr	r2, [pc, #156]	@ (800851c <HAL_UART_Transmit_DMA+0xec>)
 8008480:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008486:	4a26      	ldr	r2, [pc, #152]	@ (8008520 <HAL_UART_Transmit_DMA+0xf0>)
 8008488:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800848e:	4a25      	ldr	r2, [pc, #148]	@ (8008524 <HAL_UART_Transmit_DMA+0xf4>)
 8008490:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008496:	2200      	movs	r2, #0
 8008498:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800849a:	f107 0308 	add.w	r3, r7, #8
 800849e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80084a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084a6:	6819      	ldr	r1, [r3, #0]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	3304      	adds	r3, #4
 80084ae:	461a      	mov	r2, r3
 80084b0:	88fb      	ldrh	r3, [r7, #6]
 80084b2:	f7fd fe6b 	bl	800618c <HAL_DMA_Start_IT>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d008      	beq.n	80084ce <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2210      	movs	r2, #16
 80084c0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2220      	movs	r2, #32
 80084c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	e021      	b.n	8008512 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80084d6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	3314      	adds	r3, #20
 80084de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e0:	69bb      	ldr	r3, [r7, #24]
 80084e2:	e853 3f00 	ldrex	r3, [r3]
 80084e6:	617b      	str	r3, [r7, #20]
   return(result);
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	3314      	adds	r3, #20
 80084f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80084fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fc:	6a39      	ldr	r1, [r7, #32]
 80084fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008500:	e841 2300 	strex	r3, r2, [r1]
 8008504:	61fb      	str	r3, [r7, #28]
   return(result);
 8008506:	69fb      	ldr	r3, [r7, #28]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d1e5      	bne.n	80084d8 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800850c:	2300      	movs	r3, #0
 800850e:	e000      	b.n	8008512 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8008510:	2302      	movs	r3, #2
  }
}
 8008512:	4618      	mov	r0, r3
 8008514:	3730      	adds	r7, #48	@ 0x30
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
 800851a:	bf00      	nop
 800851c:	08008bb5 	.word	0x08008bb5
 8008520:	08008c4f 	.word	0x08008c4f
 8008524:	08008dd3 	.word	0x08008dd3

08008528 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	4613      	mov	r3, r2
 8008534:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b20      	cmp	r3, #32
 8008540:	d112      	bne.n	8008568 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d002      	beq.n	800854e <HAL_UART_Receive_DMA+0x26>
 8008548:	88fb      	ldrh	r3, [r7, #6]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e00b      	b.n	800856a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2200      	movs	r2, #0
 8008556:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008558:	88fb      	ldrh	r3, [r7, #6]
 800855a:	461a      	mov	r2, r3
 800855c:	68b9      	ldr	r1, [r7, #8]
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f000 fcda 	bl	8008f18 <UART_Start_Receive_DMA>
 8008564:	4603      	mov	r3, r0
 8008566:	e000      	b.n	800856a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008568:	2302      	movs	r3, #2
  }
}
 800856a:	4618      	mov	r0, r3
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b08c      	sub	sp, #48	@ 0x30
 8008576:	af00      	add	r7, sp, #0
 8008578:	60f8      	str	r0, [r7, #12]
 800857a:	60b9      	str	r1, [r7, #8]
 800857c:	4613      	mov	r3, r2
 800857e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008586:	b2db      	uxtb	r3, r3
 8008588:	2b20      	cmp	r3, #32
 800858a:	d146      	bne.n	800861a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d002      	beq.n	8008598 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008592:	88fb      	ldrh	r3, [r7, #6]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d101      	bne.n	800859c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e03f      	b.n	800861c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2200      	movs	r2, #0
 80085a6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80085a8:	88fb      	ldrh	r3, [r7, #6]
 80085aa:	461a      	mov	r2, r3
 80085ac:	68b9      	ldr	r1, [r7, #8]
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	f000 fcb2 	bl	8008f18 <UART_Start_Receive_DMA>
 80085b4:	4603      	mov	r3, r0
 80085b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d125      	bne.n	800860e <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80085c2:	2300      	movs	r3, #0
 80085c4:	613b      	str	r3, [r7, #16]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	613b      	str	r3, [r7, #16]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	613b      	str	r3, [r7, #16]
 80085d6:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	330c      	adds	r3, #12
 80085de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e0:	69bb      	ldr	r3, [r7, #24]
 80085e2:	e853 3f00 	ldrex	r3, [r3]
 80085e6:	617b      	str	r3, [r7, #20]
   return(result);
 80085e8:	697b      	ldr	r3, [r7, #20]
 80085ea:	f043 0310 	orr.w	r3, r3, #16
 80085ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	330c      	adds	r3, #12
 80085f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80085fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fc:	6a39      	ldr	r1, [r7, #32]
 80085fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008600:	e841 2300 	strex	r3, r2, [r1]
 8008604:	61fb      	str	r3, [r7, #28]
   return(result);
 8008606:	69fb      	ldr	r3, [r7, #28]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1e5      	bne.n	80085d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800860c:	e002      	b.n	8008614 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008614:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008618:	e000      	b.n	800861c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800861a:	2302      	movs	r3, #2
  }
}
 800861c:	4618      	mov	r0, r3
 800861e:	3730      	adds	r7, #48	@ 0x30
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b0ba      	sub	sp, #232	@ 0xe8
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68db      	ldr	r3, [r3, #12]
 800863c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800864a:	2300      	movs	r3, #0
 800864c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008650:	2300      	movs	r3, #0
 8008652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800865a:	f003 030f 	and.w	r3, r3, #15
 800865e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008662:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008666:	2b00      	cmp	r3, #0
 8008668:	d10f      	bne.n	800868a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800866a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800866e:	f003 0320 	and.w	r3, r3, #32
 8008672:	2b00      	cmp	r3, #0
 8008674:	d009      	beq.n	800868a <HAL_UART_IRQHandler+0x66>
 8008676:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800867a:	f003 0320 	and.w	r3, r3, #32
 800867e:	2b00      	cmp	r3, #0
 8008680:	d003      	beq.n	800868a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 fdf2 	bl	800926c <UART_Receive_IT>
      return;
 8008688:	e273      	b.n	8008b72 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800868a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800868e:	2b00      	cmp	r3, #0
 8008690:	f000 80de 	beq.w	8008850 <HAL_UART_IRQHandler+0x22c>
 8008694:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008698:	f003 0301 	and.w	r3, r3, #1
 800869c:	2b00      	cmp	r3, #0
 800869e:	d106      	bne.n	80086ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086a4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	f000 80d1 	beq.w	8008850 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086b2:	f003 0301 	and.w	r3, r3, #1
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00b      	beq.n	80086d2 <HAL_UART_IRQHandler+0xae>
 80086ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d005      	beq.n	80086d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086ca:	f043 0201 	orr.w	r2, r3, #1
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086d6:	f003 0304 	and.w	r3, r3, #4
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00b      	beq.n	80086f6 <HAL_UART_IRQHandler+0xd2>
 80086de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086e2:	f003 0301 	and.w	r3, r3, #1
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d005      	beq.n	80086f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086ee:	f043 0202 	orr.w	r2, r3, #2
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086fa:	f003 0302 	and.w	r3, r3, #2
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00b      	beq.n	800871a <HAL_UART_IRQHandler+0xf6>
 8008702:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008706:	f003 0301 	and.w	r3, r3, #1
 800870a:	2b00      	cmp	r3, #0
 800870c:	d005      	beq.n	800871a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008712:	f043 0204 	orr.w	r2, r3, #4
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800871a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800871e:	f003 0308 	and.w	r3, r3, #8
 8008722:	2b00      	cmp	r3, #0
 8008724:	d011      	beq.n	800874a <HAL_UART_IRQHandler+0x126>
 8008726:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800872a:	f003 0320 	and.w	r3, r3, #32
 800872e:	2b00      	cmp	r3, #0
 8008730:	d105      	bne.n	800873e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d005      	beq.n	800874a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008742:	f043 0208 	orr.w	r2, r3, #8
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800874e:	2b00      	cmp	r3, #0
 8008750:	f000 820a 	beq.w	8008b68 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008758:	f003 0320 	and.w	r3, r3, #32
 800875c:	2b00      	cmp	r3, #0
 800875e:	d008      	beq.n	8008772 <HAL_UART_IRQHandler+0x14e>
 8008760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008764:	f003 0320 	and.w	r3, r3, #32
 8008768:	2b00      	cmp	r3, #0
 800876a:	d002      	beq.n	8008772 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 fd7d 	bl	800926c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800877c:	2b40      	cmp	r3, #64	@ 0x40
 800877e:	bf0c      	ite	eq
 8008780:	2301      	moveq	r3, #1
 8008782:	2300      	movne	r3, #0
 8008784:	b2db      	uxtb	r3, r3
 8008786:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800878e:	f003 0308 	and.w	r3, r3, #8
 8008792:	2b00      	cmp	r3, #0
 8008794:	d103      	bne.n	800879e <HAL_UART_IRQHandler+0x17a>
 8008796:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800879a:	2b00      	cmp	r3, #0
 800879c:	d04f      	beq.n	800883e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 fc88 	bl	80090b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	695b      	ldr	r3, [r3, #20]
 80087aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ae:	2b40      	cmp	r3, #64	@ 0x40
 80087b0:	d141      	bne.n	8008836 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	3314      	adds	r3, #20
 80087b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087c0:	e853 3f00 	ldrex	r3, [r3]
 80087c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80087c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	3314      	adds	r3, #20
 80087da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80087de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80087e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80087ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80087ee:	e841 2300 	strex	r3, r2, [r1]
 80087f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80087f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d1d9      	bne.n	80087b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008802:	2b00      	cmp	r3, #0
 8008804:	d013      	beq.n	800882e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800880a:	4a8a      	ldr	r2, [pc, #552]	@ (8008a34 <HAL_UART_IRQHandler+0x410>)
 800880c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008812:	4618      	mov	r0, r3
 8008814:	f7fd fd82 	bl	800631c <HAL_DMA_Abort_IT>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d016      	beq.n	800884c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008828:	4610      	mov	r0, r2
 800882a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800882c:	e00e      	b.n	800884c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f7f8 fe2e 	bl	8001490 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008834:	e00a      	b.n	800884c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f7f8 fe2a 	bl	8001490 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800883c:	e006      	b.n	800884c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f7f8 fe26 	bl	8001490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800884a:	e18d      	b.n	8008b68 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800884c:	bf00      	nop
    return;
 800884e:	e18b      	b.n	8008b68 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008854:	2b01      	cmp	r3, #1
 8008856:	f040 8167 	bne.w	8008b28 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800885a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800885e:	f003 0310 	and.w	r3, r3, #16
 8008862:	2b00      	cmp	r3, #0
 8008864:	f000 8160 	beq.w	8008b28 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800886c:	f003 0310 	and.w	r3, r3, #16
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 8159 	beq.w	8008b28 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008876:	2300      	movs	r3, #0
 8008878:	60bb      	str	r3, [r7, #8]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	60bb      	str	r3, [r7, #8]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	60bb      	str	r3, [r7, #8]
 800888a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008896:	2b40      	cmp	r3, #64	@ 0x40
 8008898:	f040 80ce 	bne.w	8008a38 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 80a9 	beq.w	8008a04 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088ba:	429a      	cmp	r2, r3
 80088bc:	f080 80a2 	bcs.w	8008a04 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088cc:	69db      	ldr	r3, [r3, #28]
 80088ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088d2:	f000 8088 	beq.w	80089e6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	330c      	adds	r3, #12
 80088dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80088e4:	e853 3f00 	ldrex	r3, [r3]
 80088e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80088ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	330c      	adds	r3, #12
 80088fe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008902:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008906:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800890e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008912:	e841 2300 	strex	r3, r2, [r1]
 8008916:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800891a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800891e:	2b00      	cmp	r3, #0
 8008920:	d1d9      	bne.n	80088d6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	3314      	adds	r3, #20
 8008928:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800892c:	e853 3f00 	ldrex	r3, [r3]
 8008930:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008932:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008934:	f023 0301 	bic.w	r3, r3, #1
 8008938:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	3314      	adds	r3, #20
 8008942:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008946:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800894a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800894e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008952:	e841 2300 	strex	r3, r2, [r1]
 8008956:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008958:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800895a:	2b00      	cmp	r3, #0
 800895c:	d1e1      	bne.n	8008922 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	3314      	adds	r3, #20
 8008964:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008966:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008968:	e853 3f00 	ldrex	r3, [r3]
 800896c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800896e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008970:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008974:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	3314      	adds	r3, #20
 800897e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008982:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008984:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008986:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008988:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800898a:	e841 2300 	strex	r3, r2, [r1]
 800898e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008990:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1e3      	bne.n	800895e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2220      	movs	r2, #32
 800899a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2200      	movs	r2, #0
 80089a2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	330c      	adds	r3, #12
 80089aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089ae:	e853 3f00 	ldrex	r3, [r3]
 80089b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089b6:	f023 0310 	bic.w	r3, r3, #16
 80089ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	330c      	adds	r3, #12
 80089c4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80089c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80089ca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80089ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80089d0:	e841 2300 	strex	r3, r2, [r1]
 80089d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80089d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d1e3      	bne.n	80089a4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e0:	4618      	mov	r0, r3
 80089e2:	f7fd fc2b 	bl	800623c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2202      	movs	r2, #2
 80089ea:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	1ad3      	subs	r3, r2, r3
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	4619      	mov	r1, r3
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f7fb f9ad 	bl	8003d5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a02:	e0b3      	b.n	8008b6c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	f040 80ad 	bne.w	8008b6c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a16:	69db      	ldr	r3, [r3, #28]
 8008a18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a1c:	f040 80a6 	bne.w	8008b6c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2202      	movs	r2, #2
 8008a24:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7fb f995 	bl	8003d5c <HAL_UARTEx_RxEventCallback>
      return;
 8008a32:	e09b      	b.n	8008b6c <HAL_UART_IRQHandler+0x548>
 8008a34:	0800917b 	.word	0x0800917b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	1ad3      	subs	r3, r2, r3
 8008a44:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	f000 808e 	beq.w	8008b70 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008a54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f000 8089 	beq.w	8008b70 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	330c      	adds	r3, #12
 8008a64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a68:	e853 3f00 	ldrex	r3, [r3]
 8008a6c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	330c      	adds	r3, #12
 8008a7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008a82:	647a      	str	r2, [r7, #68]	@ 0x44
 8008a84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a8a:	e841 2300 	strex	r3, r2, [r1]
 8008a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1e3      	bne.n	8008a5e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	3314      	adds	r3, #20
 8008a9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa0:	e853 3f00 	ldrex	r3, [r3]
 8008aa4:	623b      	str	r3, [r7, #32]
   return(result);
 8008aa6:	6a3b      	ldr	r3, [r7, #32]
 8008aa8:	f023 0301 	bic.w	r3, r3, #1
 8008aac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	3314      	adds	r3, #20
 8008ab6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008aba:	633a      	str	r2, [r7, #48]	@ 0x30
 8008abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008abe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ac2:	e841 2300 	strex	r3, r2, [r1]
 8008ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d1e3      	bne.n	8008a96 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2220      	movs	r2, #32
 8008ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	330c      	adds	r3, #12
 8008ae2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	e853 3f00 	ldrex	r3, [r3]
 8008aea:	60fb      	str	r3, [r7, #12]
   return(result);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f023 0310 	bic.w	r3, r3, #16
 8008af2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	330c      	adds	r3, #12
 8008afc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008b00:	61fa      	str	r2, [r7, #28]
 8008b02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b04:	69b9      	ldr	r1, [r7, #24]
 8008b06:	69fa      	ldr	r2, [r7, #28]
 8008b08:	e841 2300 	strex	r3, r2, [r1]
 8008b0c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1e3      	bne.n	8008adc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2202      	movs	r2, #2
 8008b18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b1e:	4619      	mov	r1, r3
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f7fb f91b 	bl	8003d5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b26:	e023      	b.n	8008b70 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d009      	beq.n	8008b48 <HAL_UART_IRQHandler+0x524>
 8008b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d003      	beq.n	8008b48 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fb2b 	bl	800919c <UART_Transmit_IT>
    return;
 8008b46:	e014      	b.n	8008b72 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d00e      	beq.n	8008b72 <HAL_UART_IRQHandler+0x54e>
 8008b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d008      	beq.n	8008b72 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 fb6b 	bl	800923c <UART_EndTransmit_IT>
    return;
 8008b66:	e004      	b.n	8008b72 <HAL_UART_IRQHandler+0x54e>
    return;
 8008b68:	bf00      	nop
 8008b6a:	e002      	b.n	8008b72 <HAL_UART_IRQHandler+0x54e>
      return;
 8008b6c:	bf00      	nop
 8008b6e:	e000      	b.n	8008b72 <HAL_UART_IRQHandler+0x54e>
      return;
 8008b70:	bf00      	nop
  }
}
 8008b72:	37e8      	adds	r7, #232	@ 0xe8
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008b80:	bf00      	nop
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b090      	sub	sp, #64	@ 0x40
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d137      	bne.n	8008c40 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	3314      	adds	r3, #20
 8008bdc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be0:	e853 3f00 	ldrex	r3, [r3]
 8008be4:	623b      	str	r3, [r7, #32]
   return(result);
 8008be6:	6a3b      	ldr	r3, [r7, #32]
 8008be8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008bec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	3314      	adds	r3, #20
 8008bf4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bf6:	633a      	str	r2, [r7, #48]	@ 0x30
 8008bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008bfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bfe:	e841 2300 	strex	r3, r2, [r1]
 8008c02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1e5      	bne.n	8008bd6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	330c      	adds	r3, #12
 8008c10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	e853 3f00 	ldrex	r3, [r3]
 8008c18:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	330c      	adds	r3, #12
 8008c28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c2a:	61fa      	str	r2, [r7, #28]
 8008c2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2e:	69b9      	ldr	r1, [r7, #24]
 8008c30:	69fa      	ldr	r2, [r7, #28]
 8008c32:	e841 2300 	strex	r3, r2, [r1]
 8008c36:	617b      	str	r3, [r7, #20]
   return(result);
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d1e5      	bne.n	8008c0a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c3e:	e002      	b.n	8008c46 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008c40:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008c42:	f7fb fb25 	bl	8004290 <HAL_UART_TxCpltCallback>
}
 8008c46:	bf00      	nop
 8008c48:	3740      	adds	r7, #64	@ 0x40
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b084      	sub	sp, #16
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c5a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008c5c:	68f8      	ldr	r0, [r7, #12]
 8008c5e:	f7ff ff8b 	bl	8008b78 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c62:	bf00      	nop
 8008c64:	3710      	adds	r7, #16
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008c6a:	b580      	push	{r7, lr}
 8008c6c:	b09c      	sub	sp, #112	@ 0x70
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c76:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d172      	bne.n	8008d6c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c88:	2200      	movs	r2, #0
 8008c8a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	330c      	adds	r3, #12
 8008c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c96:	e853 3f00 	ldrex	r3, [r3]
 8008c9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ca2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ca4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	330c      	adds	r3, #12
 8008caa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008cac:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008cae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008cb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008cb4:	e841 2300 	strex	r3, r2, [r1]
 8008cb8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008cba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1e5      	bne.n	8008c8c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	3314      	adds	r3, #20
 8008cc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cca:	e853 3f00 	ldrex	r3, [r3]
 8008cce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cd2:	f023 0301 	bic.w	r3, r3, #1
 8008cd6:	667b      	str	r3, [r7, #100]	@ 0x64
 8008cd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	3314      	adds	r3, #20
 8008cde:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008ce0:	647a      	str	r2, [r7, #68]	@ 0x44
 8008ce2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ce6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ce8:	e841 2300 	strex	r3, r2, [r1]
 8008cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d1e5      	bne.n	8008cc0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	3314      	adds	r3, #20
 8008cfa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cfe:	e853 3f00 	ldrex	r3, [r3]
 8008d02:	623b      	str	r3, [r7, #32]
   return(result);
 8008d04:	6a3b      	ldr	r3, [r7, #32]
 8008d06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3314      	adds	r3, #20
 8008d12:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008d14:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d1c:	e841 2300 	strex	r3, r2, [r1]
 8008d20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d1e5      	bne.n	8008cf4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008d28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d2a:	2220      	movs	r2, #32
 8008d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d119      	bne.n	8008d6c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	330c      	adds	r3, #12
 8008d3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	e853 3f00 	ldrex	r3, [r3]
 8008d46:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f023 0310 	bic.w	r3, r3, #16
 8008d4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	330c      	adds	r3, #12
 8008d56:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d58:	61fa      	str	r2, [r7, #28]
 8008d5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5c:	69b9      	ldr	r1, [r7, #24]
 8008d5e:	69fa      	ldr	r2, [r7, #28]
 8008d60:	e841 2300 	strex	r3, r2, [r1]
 8008d64:	617b      	str	r3, [r7, #20]
   return(result);
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d1e5      	bne.n	8008d38 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d6e:	2200      	movs	r2, #0
 8008d70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d76:	2b01      	cmp	r3, #1
 8008d78:	d106      	bne.n	8008d88 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d7e:	4619      	mov	r1, r3
 8008d80:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008d82:	f7fa ffeb 	bl	8003d5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d86:	e002      	b.n	8008d8e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008d88:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008d8a:	f7ff feff 	bl	8008b8c <HAL_UART_RxCpltCallback>
}
 8008d8e:	bf00      	nop
 8008d90:	3770      	adds	r7, #112	@ 0x70
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}

08008d96 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b084      	sub	sp, #16
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008da2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2201      	movs	r2, #1
 8008da8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d108      	bne.n	8008dc4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008db6:	085b      	lsrs	r3, r3, #1
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	4619      	mov	r1, r3
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f7fa ffcd 	bl	8003d5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008dc2:	e002      	b.n	8008dca <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f7ff feeb 	bl	8008ba0 <HAL_UART_RxHalfCpltCallback>
}
 8008dca:	bf00      	nop
 8008dcc:	3710      	adds	r7, #16
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b084      	sub	sp, #16
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008de2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	695b      	ldr	r3, [r3, #20]
 8008dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dee:	2b80      	cmp	r3, #128	@ 0x80
 8008df0:	bf0c      	ite	eq
 8008df2:	2301      	moveq	r3, #1
 8008df4:	2300      	movne	r3, #0
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e00:	b2db      	uxtb	r3, r3
 8008e02:	2b21      	cmp	r3, #33	@ 0x21
 8008e04:	d108      	bne.n	8008e18 <UART_DMAError+0x46>
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d005      	beq.n	8008e18 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008e12:	68b8      	ldr	r0, [r7, #8]
 8008e14:	f000 f926 	bl	8009064 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	695b      	ldr	r3, [r3, #20]
 8008e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e22:	2b40      	cmp	r3, #64	@ 0x40
 8008e24:	bf0c      	ite	eq
 8008e26:	2301      	moveq	r3, #1
 8008e28:	2300      	movne	r3, #0
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	2b22      	cmp	r3, #34	@ 0x22
 8008e38:	d108      	bne.n	8008e4c <UART_DMAError+0x7a>
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d005      	beq.n	8008e4c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	2200      	movs	r2, #0
 8008e44:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008e46:	68b8      	ldr	r0, [r7, #8]
 8008e48:	f000 f934 	bl	80090b4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e50:	f043 0210 	orr.w	r2, r3, #16
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e58:	68b8      	ldr	r0, [r7, #8]
 8008e5a:	f7f8 fb19 	bl	8001490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e5e:	bf00      	nop
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}

08008e66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008e66:	b580      	push	{r7, lr}
 8008e68:	b086      	sub	sp, #24
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	60f8      	str	r0, [r7, #12]
 8008e6e:	60b9      	str	r1, [r7, #8]
 8008e70:	603b      	str	r3, [r7, #0]
 8008e72:	4613      	mov	r3, r2
 8008e74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e76:	e03b      	b.n	8008ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e78:	6a3b      	ldr	r3, [r7, #32]
 8008e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e7e:	d037      	beq.n	8008ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e80:	f7fc fbc8 	bl	8005614 <HAL_GetTick>
 8008e84:	4602      	mov	r2, r0
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	1ad3      	subs	r3, r2, r3
 8008e8a:	6a3a      	ldr	r2, [r7, #32]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d302      	bcc.n	8008e96 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d101      	bne.n	8008e9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e96:	2303      	movs	r3, #3
 8008e98:	e03a      	b.n	8008f10 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	f003 0304 	and.w	r3, r3, #4
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d023      	beq.n	8008ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	2b80      	cmp	r3, #128	@ 0x80
 8008eac:	d020      	beq.n	8008ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	2b40      	cmp	r3, #64	@ 0x40
 8008eb2:	d01d      	beq.n	8008ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 0308 	and.w	r3, r3, #8
 8008ebe:	2b08      	cmp	r3, #8
 8008ec0:	d116      	bne.n	8008ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	617b      	str	r3, [r7, #20]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	617b      	str	r3, [r7, #20]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	617b      	str	r3, [r7, #20]
 8008ed6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f000 f8eb 	bl	80090b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2208      	movs	r2, #8
 8008ee2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008eec:	2301      	movs	r3, #1
 8008eee:	e00f      	b.n	8008f10 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	681a      	ldr	r2, [r3, #0]
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	4013      	ands	r3, r2
 8008efa:	68ba      	ldr	r2, [r7, #8]
 8008efc:	429a      	cmp	r2, r3
 8008efe:	bf0c      	ite	eq
 8008f00:	2301      	moveq	r3, #1
 8008f02:	2300      	movne	r3, #0
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	461a      	mov	r2, r3
 8008f08:	79fb      	ldrb	r3, [r7, #7]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d0b4      	beq.n	8008e78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3718      	adds	r7, #24
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b098      	sub	sp, #96	@ 0x60
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	4613      	mov	r3, r2
 8008f24:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008f26:	68ba      	ldr	r2, [r7, #8]
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	88fa      	ldrh	r2, [r7, #6]
 8008f30:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2200      	movs	r2, #0
 8008f36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2222      	movs	r2, #34	@ 0x22
 8008f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f44:	4a44      	ldr	r2, [pc, #272]	@ (8009058 <UART_Start_Receive_DMA+0x140>)
 8008f46:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f4c:	4a43      	ldr	r2, [pc, #268]	@ (800905c <UART_Start_Receive_DMA+0x144>)
 8008f4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f54:	4a42      	ldr	r2, [pc, #264]	@ (8009060 <UART_Start_Receive_DMA+0x148>)
 8008f56:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008f60:	f107 0308 	add.w	r3, r7, #8
 8008f64:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	3304      	adds	r3, #4
 8008f70:	4619      	mov	r1, r3
 8008f72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f74:	681a      	ldr	r2, [r3, #0]
 8008f76:	88fb      	ldrh	r3, [r7, #6]
 8008f78:	f7fd f908 	bl	800618c <HAL_DMA_Start_IT>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d008      	beq.n	8008f94 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2210      	movs	r2, #16
 8008f86:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2220      	movs	r2, #32
 8008f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008f90:	2301      	movs	r3, #1
 8008f92:	e05d      	b.n	8009050 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008f94:	2300      	movs	r3, #0
 8008f96:	613b      	str	r3, [r7, #16]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	613b      	str	r3, [r7, #16]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	613b      	str	r3, [r7, #16]
 8008fa8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d019      	beq.n	8008fe6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	330c      	adds	r3, #12
 8008fb8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fbc:	e853 3f00 	ldrex	r3, [r3]
 8008fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008fc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	330c      	adds	r3, #12
 8008fd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008fd2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008fd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008fda:	e841 2300 	strex	r3, r2, [r1]
 8008fde:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1e5      	bne.n	8008fb2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	3314      	adds	r3, #20
 8008fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ff0:	e853 3f00 	ldrex	r3, [r3]
 8008ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff8:	f043 0301 	orr.w	r3, r3, #1
 8008ffc:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3314      	adds	r3, #20
 8009004:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009006:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009008:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800900c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800900e:	e841 2300 	strex	r3, r2, [r1]
 8009012:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009016:	2b00      	cmp	r3, #0
 8009018:	d1e5      	bne.n	8008fe6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	3314      	adds	r3, #20
 8009020:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	e853 3f00 	ldrex	r3, [r3]
 8009028:	617b      	str	r3, [r7, #20]
   return(result);
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009030:	653b      	str	r3, [r7, #80]	@ 0x50
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	3314      	adds	r3, #20
 8009038:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800903a:	627a      	str	r2, [r7, #36]	@ 0x24
 800903c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800903e:	6a39      	ldr	r1, [r7, #32]
 8009040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009042:	e841 2300 	strex	r3, r2, [r1]
 8009046:	61fb      	str	r3, [r7, #28]
   return(result);
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d1e5      	bne.n	800901a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800904e:	2300      	movs	r3, #0
}
 8009050:	4618      	mov	r0, r3
 8009052:	3760      	adds	r7, #96	@ 0x60
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}
 8009058:	08008c6b 	.word	0x08008c6b
 800905c:	08008d97 	.word	0x08008d97
 8009060:	08008dd3 	.word	0x08008dd3

08009064 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009064:	b480      	push	{r7}
 8009066:	b089      	sub	sp, #36	@ 0x24
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	330c      	adds	r3, #12
 8009072:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	e853 3f00 	ldrex	r3, [r3]
 800907a:	60bb      	str	r3, [r7, #8]
   return(result);
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009082:	61fb      	str	r3, [r7, #28]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	330c      	adds	r3, #12
 800908a:	69fa      	ldr	r2, [r7, #28]
 800908c:	61ba      	str	r2, [r7, #24]
 800908e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009090:	6979      	ldr	r1, [r7, #20]
 8009092:	69ba      	ldr	r2, [r7, #24]
 8009094:	e841 2300 	strex	r3, r2, [r1]
 8009098:	613b      	str	r3, [r7, #16]
   return(result);
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d1e5      	bne.n	800906c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2220      	movs	r2, #32
 80090a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80090a8:	bf00      	nop
 80090aa:	3724      	adds	r7, #36	@ 0x24
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b095      	sub	sp, #84	@ 0x54
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	330c      	adds	r3, #12
 80090c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090c6:	e853 3f00 	ldrex	r3, [r3]
 80090ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	330c      	adds	r3, #12
 80090da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80090dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80090de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090e4:	e841 2300 	strex	r3, r2, [r1]
 80090e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1e5      	bne.n	80090bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	3314      	adds	r3, #20
 80090f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f8:	6a3b      	ldr	r3, [r7, #32]
 80090fa:	e853 3f00 	ldrex	r3, [r3]
 80090fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	f023 0301 	bic.w	r3, r3, #1
 8009106:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	3314      	adds	r3, #20
 800910e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009110:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009112:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009114:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009116:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009118:	e841 2300 	strex	r3, r2, [r1]
 800911c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800911e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1e5      	bne.n	80090f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009128:	2b01      	cmp	r3, #1
 800912a:	d119      	bne.n	8009160 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	330c      	adds	r3, #12
 8009132:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	e853 3f00 	ldrex	r3, [r3]
 800913a:	60bb      	str	r3, [r7, #8]
   return(result);
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	f023 0310 	bic.w	r3, r3, #16
 8009142:	647b      	str	r3, [r7, #68]	@ 0x44
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	330c      	adds	r3, #12
 800914a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800914c:	61ba      	str	r2, [r7, #24]
 800914e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009150:	6979      	ldr	r1, [r7, #20]
 8009152:	69ba      	ldr	r2, [r7, #24]
 8009154:	e841 2300 	strex	r3, r2, [r1]
 8009158:	613b      	str	r3, [r7, #16]
   return(result);
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d1e5      	bne.n	800912c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2220      	movs	r2, #32
 8009164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800916e:	bf00      	nop
 8009170:	3754      	adds	r7, #84	@ 0x54
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr

0800917a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800917a:	b580      	push	{r7, lr}
 800917c:	b084      	sub	sp, #16
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009186:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2200      	movs	r2, #0
 800918c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800918e:	68f8      	ldr	r0, [r7, #12]
 8009190:	f7f8 f97e 	bl	8001490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009194:	bf00      	nop
 8009196:	3710      	adds	r7, #16
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}

0800919c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800919c:	b480      	push	{r7}
 800919e:	b085      	sub	sp, #20
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	2b21      	cmp	r3, #33	@ 0x21
 80091ae:	d13e      	bne.n	800922e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091b8:	d114      	bne.n	80091e4 <UART_Transmit_IT+0x48>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d110      	bne.n	80091e4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a1b      	ldr	r3, [r3, #32]
 80091c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	881b      	ldrh	r3, [r3, #0]
 80091cc:	461a      	mov	r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091d6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6a1b      	ldr	r3, [r3, #32]
 80091dc:	1c9a      	adds	r2, r3, #2
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	621a      	str	r2, [r3, #32]
 80091e2:	e008      	b.n	80091f6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6a1b      	ldr	r3, [r3, #32]
 80091e8:	1c59      	adds	r1, r3, #1
 80091ea:	687a      	ldr	r2, [r7, #4]
 80091ec:	6211      	str	r1, [r2, #32]
 80091ee:	781a      	ldrb	r2, [r3, #0]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091fa:	b29b      	uxth	r3, r3
 80091fc:	3b01      	subs	r3, #1
 80091fe:	b29b      	uxth	r3, r3
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	4619      	mov	r1, r3
 8009204:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10f      	bne.n	800922a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68da      	ldr	r2, [r3, #12]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009218:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	68da      	ldr	r2, [r3, #12]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009228:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800922a:	2300      	movs	r3, #0
 800922c:	e000      	b.n	8009230 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800922e:	2302      	movs	r3, #2
  }
}
 8009230:	4618      	mov	r0, r3
 8009232:	3714      	adds	r7, #20
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b082      	sub	sp, #8
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	68da      	ldr	r2, [r3, #12]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009252:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2220      	movs	r2, #32
 8009258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f7fb f817 	bl	8004290 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009262:	2300      	movs	r3, #0
}
 8009264:	4618      	mov	r0, r3
 8009266:	3708      	adds	r7, #8
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}

0800926c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b08c      	sub	sp, #48	@ 0x30
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009274:	2300      	movs	r3, #0
 8009276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009278:	2300      	movs	r3, #0
 800927a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009282:	b2db      	uxtb	r3, r3
 8009284:	2b22      	cmp	r3, #34	@ 0x22
 8009286:	f040 80aa 	bne.w	80093de <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009292:	d115      	bne.n	80092c0 <UART_Receive_IT+0x54>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	691b      	ldr	r3, [r3, #16]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d111      	bne.n	80092c0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	b29b      	uxth	r3, r3
 80092aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ae:	b29a      	uxth	r2, r3
 80092b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092b8:	1c9a      	adds	r2, r3, #2
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80092be:	e024      	b.n	800930a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092ce:	d007      	beq.n	80092e0 <UART_Receive_IT+0x74>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d10a      	bne.n	80092ee <UART_Receive_IT+0x82>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	691b      	ldr	r3, [r3, #16]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d106      	bne.n	80092ee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	b2da      	uxtb	r2, r3
 80092e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ea:	701a      	strb	r2, [r3, #0]
 80092ec:	e008      	b.n	8009300 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092fa:	b2da      	uxtb	r2, r3
 80092fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092fe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009304:	1c5a      	adds	r2, r3, #1
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800930e:	b29b      	uxth	r3, r3
 8009310:	3b01      	subs	r3, #1
 8009312:	b29b      	uxth	r3, r3
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	4619      	mov	r1, r3
 8009318:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800931a:	2b00      	cmp	r3, #0
 800931c:	d15d      	bne.n	80093da <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68da      	ldr	r2, [r3, #12]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f022 0220 	bic.w	r2, r2, #32
 800932c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	68da      	ldr	r2, [r3, #12]
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800933c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	695a      	ldr	r2, [r3, #20]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f022 0201 	bic.w	r2, r2, #1
 800934c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2220      	movs	r2, #32
 8009352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2200      	movs	r2, #0
 800935a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009360:	2b01      	cmp	r3, #1
 8009362:	d135      	bne.n	80093d0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	330c      	adds	r3, #12
 8009370:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	e853 3f00 	ldrex	r3, [r3]
 8009378:	613b      	str	r3, [r7, #16]
   return(result);
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	f023 0310 	bic.w	r3, r3, #16
 8009380:	627b      	str	r3, [r7, #36]	@ 0x24
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	330c      	adds	r3, #12
 8009388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800938a:	623a      	str	r2, [r7, #32]
 800938c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938e:	69f9      	ldr	r1, [r7, #28]
 8009390:	6a3a      	ldr	r2, [r7, #32]
 8009392:	e841 2300 	strex	r3, r2, [r1]
 8009396:	61bb      	str	r3, [r7, #24]
   return(result);
 8009398:	69bb      	ldr	r3, [r7, #24]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1e5      	bne.n	800936a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 0310 	and.w	r3, r3, #16
 80093a8:	2b10      	cmp	r3, #16
 80093aa:	d10a      	bne.n	80093c2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093ac:	2300      	movs	r3, #0
 80093ae:	60fb      	str	r3, [r7, #12]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	60fb      	str	r3, [r7, #12]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	60fb      	str	r3, [r7, #12]
 80093c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093c6:	4619      	mov	r1, r3
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f7fa fcc7 	bl	8003d5c <HAL_UARTEx_RxEventCallback>
 80093ce:	e002      	b.n	80093d6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f7ff fbdb 	bl	8008b8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80093d6:	2300      	movs	r3, #0
 80093d8:	e002      	b.n	80093e0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80093da:	2300      	movs	r3, #0
 80093dc:	e000      	b.n	80093e0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80093de:	2302      	movs	r3, #2
  }
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3730      	adds	r7, #48	@ 0x30
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093ec:	b0c0      	sub	sp, #256	@ 0x100
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009404:	68d9      	ldr	r1, [r3, #12]
 8009406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800940a:	681a      	ldr	r2, [r3, #0]
 800940c:	ea40 0301 	orr.w	r3, r0, r1
 8009410:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009416:	689a      	ldr	r2, [r3, #8]
 8009418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800941c:	691b      	ldr	r3, [r3, #16]
 800941e:	431a      	orrs	r2, r3
 8009420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	431a      	orrs	r2, r3
 8009428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800942c:	69db      	ldr	r3, [r3, #28]
 800942e:	4313      	orrs	r3, r2
 8009430:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	68db      	ldr	r3, [r3, #12]
 800943c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009440:	f021 010c 	bic.w	r1, r1, #12
 8009444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009448:	681a      	ldr	r2, [r3, #0]
 800944a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800944e:	430b      	orrs	r3, r1
 8009450:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	695b      	ldr	r3, [r3, #20]
 800945a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800945e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009462:	6999      	ldr	r1, [r3, #24]
 8009464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	ea40 0301 	orr.w	r3, r0, r1
 800946e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009474:	681a      	ldr	r2, [r3, #0]
 8009476:	4b8f      	ldr	r3, [pc, #572]	@ (80096b4 <UART_SetConfig+0x2cc>)
 8009478:	429a      	cmp	r2, r3
 800947a:	d005      	beq.n	8009488 <UART_SetConfig+0xa0>
 800947c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	4b8d      	ldr	r3, [pc, #564]	@ (80096b8 <UART_SetConfig+0x2d0>)
 8009484:	429a      	cmp	r2, r3
 8009486:	d104      	bne.n	8009492 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009488:	f7fe f80e 	bl	80074a8 <HAL_RCC_GetPCLK2Freq>
 800948c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009490:	e003      	b.n	800949a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009492:	f7fd fff5 	bl	8007480 <HAL_RCC_GetPCLK1Freq>
 8009496:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800949a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800949e:	69db      	ldr	r3, [r3, #28]
 80094a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094a4:	f040 810c 	bne.w	80096c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80094a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094ac:	2200      	movs	r2, #0
 80094ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80094b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80094b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80094ba:	4622      	mov	r2, r4
 80094bc:	462b      	mov	r3, r5
 80094be:	1891      	adds	r1, r2, r2
 80094c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80094c2:	415b      	adcs	r3, r3
 80094c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80094ca:	4621      	mov	r1, r4
 80094cc:	eb12 0801 	adds.w	r8, r2, r1
 80094d0:	4629      	mov	r1, r5
 80094d2:	eb43 0901 	adc.w	r9, r3, r1
 80094d6:	f04f 0200 	mov.w	r2, #0
 80094da:	f04f 0300 	mov.w	r3, #0
 80094de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80094e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80094e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80094ea:	4690      	mov	r8, r2
 80094ec:	4699      	mov	r9, r3
 80094ee:	4623      	mov	r3, r4
 80094f0:	eb18 0303 	adds.w	r3, r8, r3
 80094f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094f8:	462b      	mov	r3, r5
 80094fa:	eb49 0303 	adc.w	r3, r9, r3
 80094fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800950e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009512:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009516:	460b      	mov	r3, r1
 8009518:	18db      	adds	r3, r3, r3
 800951a:	653b      	str	r3, [r7, #80]	@ 0x50
 800951c:	4613      	mov	r3, r2
 800951e:	eb42 0303 	adc.w	r3, r2, r3
 8009522:	657b      	str	r3, [r7, #84]	@ 0x54
 8009524:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009528:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800952c:	f7f7 fbbc 	bl	8000ca8 <__aeabi_uldivmod>
 8009530:	4602      	mov	r2, r0
 8009532:	460b      	mov	r3, r1
 8009534:	4b61      	ldr	r3, [pc, #388]	@ (80096bc <UART_SetConfig+0x2d4>)
 8009536:	fba3 2302 	umull	r2, r3, r3, r2
 800953a:	095b      	lsrs	r3, r3, #5
 800953c:	011c      	lsls	r4, r3, #4
 800953e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009542:	2200      	movs	r2, #0
 8009544:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009548:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800954c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009550:	4642      	mov	r2, r8
 8009552:	464b      	mov	r3, r9
 8009554:	1891      	adds	r1, r2, r2
 8009556:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009558:	415b      	adcs	r3, r3
 800955a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800955c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009560:	4641      	mov	r1, r8
 8009562:	eb12 0a01 	adds.w	sl, r2, r1
 8009566:	4649      	mov	r1, r9
 8009568:	eb43 0b01 	adc.w	fp, r3, r1
 800956c:	f04f 0200 	mov.w	r2, #0
 8009570:	f04f 0300 	mov.w	r3, #0
 8009574:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009578:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800957c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009580:	4692      	mov	sl, r2
 8009582:	469b      	mov	fp, r3
 8009584:	4643      	mov	r3, r8
 8009586:	eb1a 0303 	adds.w	r3, sl, r3
 800958a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800958e:	464b      	mov	r3, r9
 8009590:	eb4b 0303 	adc.w	r3, fp, r3
 8009594:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80095a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80095ac:	460b      	mov	r3, r1
 80095ae:	18db      	adds	r3, r3, r3
 80095b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80095b2:	4613      	mov	r3, r2
 80095b4:	eb42 0303 	adc.w	r3, r2, r3
 80095b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80095ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80095be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80095c2:	f7f7 fb71 	bl	8000ca8 <__aeabi_uldivmod>
 80095c6:	4602      	mov	r2, r0
 80095c8:	460b      	mov	r3, r1
 80095ca:	4611      	mov	r1, r2
 80095cc:	4b3b      	ldr	r3, [pc, #236]	@ (80096bc <UART_SetConfig+0x2d4>)
 80095ce:	fba3 2301 	umull	r2, r3, r3, r1
 80095d2:	095b      	lsrs	r3, r3, #5
 80095d4:	2264      	movs	r2, #100	@ 0x64
 80095d6:	fb02 f303 	mul.w	r3, r2, r3
 80095da:	1acb      	subs	r3, r1, r3
 80095dc:	00db      	lsls	r3, r3, #3
 80095de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80095e2:	4b36      	ldr	r3, [pc, #216]	@ (80096bc <UART_SetConfig+0x2d4>)
 80095e4:	fba3 2302 	umull	r2, r3, r3, r2
 80095e8:	095b      	lsrs	r3, r3, #5
 80095ea:	005b      	lsls	r3, r3, #1
 80095ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80095f0:	441c      	add	r4, r3
 80095f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095f6:	2200      	movs	r2, #0
 80095f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80095fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009600:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009604:	4642      	mov	r2, r8
 8009606:	464b      	mov	r3, r9
 8009608:	1891      	adds	r1, r2, r2
 800960a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800960c:	415b      	adcs	r3, r3
 800960e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009610:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009614:	4641      	mov	r1, r8
 8009616:	1851      	adds	r1, r2, r1
 8009618:	6339      	str	r1, [r7, #48]	@ 0x30
 800961a:	4649      	mov	r1, r9
 800961c:	414b      	adcs	r3, r1
 800961e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009620:	f04f 0200 	mov.w	r2, #0
 8009624:	f04f 0300 	mov.w	r3, #0
 8009628:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800962c:	4659      	mov	r1, fp
 800962e:	00cb      	lsls	r3, r1, #3
 8009630:	4651      	mov	r1, sl
 8009632:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009636:	4651      	mov	r1, sl
 8009638:	00ca      	lsls	r2, r1, #3
 800963a:	4610      	mov	r0, r2
 800963c:	4619      	mov	r1, r3
 800963e:	4603      	mov	r3, r0
 8009640:	4642      	mov	r2, r8
 8009642:	189b      	adds	r3, r3, r2
 8009644:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009648:	464b      	mov	r3, r9
 800964a:	460a      	mov	r2, r1
 800964c:	eb42 0303 	adc.w	r3, r2, r3
 8009650:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	2200      	movs	r2, #0
 800965c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009660:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009664:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009668:	460b      	mov	r3, r1
 800966a:	18db      	adds	r3, r3, r3
 800966c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800966e:	4613      	mov	r3, r2
 8009670:	eb42 0303 	adc.w	r3, r2, r3
 8009674:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009676:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800967a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800967e:	f7f7 fb13 	bl	8000ca8 <__aeabi_uldivmod>
 8009682:	4602      	mov	r2, r0
 8009684:	460b      	mov	r3, r1
 8009686:	4b0d      	ldr	r3, [pc, #52]	@ (80096bc <UART_SetConfig+0x2d4>)
 8009688:	fba3 1302 	umull	r1, r3, r3, r2
 800968c:	095b      	lsrs	r3, r3, #5
 800968e:	2164      	movs	r1, #100	@ 0x64
 8009690:	fb01 f303 	mul.w	r3, r1, r3
 8009694:	1ad3      	subs	r3, r2, r3
 8009696:	00db      	lsls	r3, r3, #3
 8009698:	3332      	adds	r3, #50	@ 0x32
 800969a:	4a08      	ldr	r2, [pc, #32]	@ (80096bc <UART_SetConfig+0x2d4>)
 800969c:	fba2 2303 	umull	r2, r3, r2, r3
 80096a0:	095b      	lsrs	r3, r3, #5
 80096a2:	f003 0207 	and.w	r2, r3, #7
 80096a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4422      	add	r2, r4
 80096ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80096b0:	e106      	b.n	80098c0 <UART_SetConfig+0x4d8>
 80096b2:	bf00      	nop
 80096b4:	40011000 	.word	0x40011000
 80096b8:	40011400 	.word	0x40011400
 80096bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096c4:	2200      	movs	r2, #0
 80096c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80096ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80096ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80096d2:	4642      	mov	r2, r8
 80096d4:	464b      	mov	r3, r9
 80096d6:	1891      	adds	r1, r2, r2
 80096d8:	6239      	str	r1, [r7, #32]
 80096da:	415b      	adcs	r3, r3
 80096dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80096de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80096e2:	4641      	mov	r1, r8
 80096e4:	1854      	adds	r4, r2, r1
 80096e6:	4649      	mov	r1, r9
 80096e8:	eb43 0501 	adc.w	r5, r3, r1
 80096ec:	f04f 0200 	mov.w	r2, #0
 80096f0:	f04f 0300 	mov.w	r3, #0
 80096f4:	00eb      	lsls	r3, r5, #3
 80096f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80096fa:	00e2      	lsls	r2, r4, #3
 80096fc:	4614      	mov	r4, r2
 80096fe:	461d      	mov	r5, r3
 8009700:	4643      	mov	r3, r8
 8009702:	18e3      	adds	r3, r4, r3
 8009704:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009708:	464b      	mov	r3, r9
 800970a:	eb45 0303 	adc.w	r3, r5, r3
 800970e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	2200      	movs	r2, #0
 800971a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800971e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009722:	f04f 0200 	mov.w	r2, #0
 8009726:	f04f 0300 	mov.w	r3, #0
 800972a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800972e:	4629      	mov	r1, r5
 8009730:	008b      	lsls	r3, r1, #2
 8009732:	4621      	mov	r1, r4
 8009734:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009738:	4621      	mov	r1, r4
 800973a:	008a      	lsls	r2, r1, #2
 800973c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009740:	f7f7 fab2 	bl	8000ca8 <__aeabi_uldivmod>
 8009744:	4602      	mov	r2, r0
 8009746:	460b      	mov	r3, r1
 8009748:	4b60      	ldr	r3, [pc, #384]	@ (80098cc <UART_SetConfig+0x4e4>)
 800974a:	fba3 2302 	umull	r2, r3, r3, r2
 800974e:	095b      	lsrs	r3, r3, #5
 8009750:	011c      	lsls	r4, r3, #4
 8009752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009756:	2200      	movs	r2, #0
 8009758:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800975c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009760:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009764:	4642      	mov	r2, r8
 8009766:	464b      	mov	r3, r9
 8009768:	1891      	adds	r1, r2, r2
 800976a:	61b9      	str	r1, [r7, #24]
 800976c:	415b      	adcs	r3, r3
 800976e:	61fb      	str	r3, [r7, #28]
 8009770:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009774:	4641      	mov	r1, r8
 8009776:	1851      	adds	r1, r2, r1
 8009778:	6139      	str	r1, [r7, #16]
 800977a:	4649      	mov	r1, r9
 800977c:	414b      	adcs	r3, r1
 800977e:	617b      	str	r3, [r7, #20]
 8009780:	f04f 0200 	mov.w	r2, #0
 8009784:	f04f 0300 	mov.w	r3, #0
 8009788:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800978c:	4659      	mov	r1, fp
 800978e:	00cb      	lsls	r3, r1, #3
 8009790:	4651      	mov	r1, sl
 8009792:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009796:	4651      	mov	r1, sl
 8009798:	00ca      	lsls	r2, r1, #3
 800979a:	4610      	mov	r0, r2
 800979c:	4619      	mov	r1, r3
 800979e:	4603      	mov	r3, r0
 80097a0:	4642      	mov	r2, r8
 80097a2:	189b      	adds	r3, r3, r2
 80097a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80097a8:	464b      	mov	r3, r9
 80097aa:	460a      	mov	r2, r1
 80097ac:	eb42 0303 	adc.w	r3, r2, r3
 80097b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b8:	685b      	ldr	r3, [r3, #4]
 80097ba:	2200      	movs	r2, #0
 80097bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80097c0:	f04f 0200 	mov.w	r2, #0
 80097c4:	f04f 0300 	mov.w	r3, #0
 80097c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80097cc:	4649      	mov	r1, r9
 80097ce:	008b      	lsls	r3, r1, #2
 80097d0:	4641      	mov	r1, r8
 80097d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097d6:	4641      	mov	r1, r8
 80097d8:	008a      	lsls	r2, r1, #2
 80097da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80097de:	f7f7 fa63 	bl	8000ca8 <__aeabi_uldivmod>
 80097e2:	4602      	mov	r2, r0
 80097e4:	460b      	mov	r3, r1
 80097e6:	4611      	mov	r1, r2
 80097e8:	4b38      	ldr	r3, [pc, #224]	@ (80098cc <UART_SetConfig+0x4e4>)
 80097ea:	fba3 2301 	umull	r2, r3, r3, r1
 80097ee:	095b      	lsrs	r3, r3, #5
 80097f0:	2264      	movs	r2, #100	@ 0x64
 80097f2:	fb02 f303 	mul.w	r3, r2, r3
 80097f6:	1acb      	subs	r3, r1, r3
 80097f8:	011b      	lsls	r3, r3, #4
 80097fa:	3332      	adds	r3, #50	@ 0x32
 80097fc:	4a33      	ldr	r2, [pc, #204]	@ (80098cc <UART_SetConfig+0x4e4>)
 80097fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009802:	095b      	lsrs	r3, r3, #5
 8009804:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009808:	441c      	add	r4, r3
 800980a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800980e:	2200      	movs	r2, #0
 8009810:	673b      	str	r3, [r7, #112]	@ 0x70
 8009812:	677a      	str	r2, [r7, #116]	@ 0x74
 8009814:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009818:	4642      	mov	r2, r8
 800981a:	464b      	mov	r3, r9
 800981c:	1891      	adds	r1, r2, r2
 800981e:	60b9      	str	r1, [r7, #8]
 8009820:	415b      	adcs	r3, r3
 8009822:	60fb      	str	r3, [r7, #12]
 8009824:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009828:	4641      	mov	r1, r8
 800982a:	1851      	adds	r1, r2, r1
 800982c:	6039      	str	r1, [r7, #0]
 800982e:	4649      	mov	r1, r9
 8009830:	414b      	adcs	r3, r1
 8009832:	607b      	str	r3, [r7, #4]
 8009834:	f04f 0200 	mov.w	r2, #0
 8009838:	f04f 0300 	mov.w	r3, #0
 800983c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009840:	4659      	mov	r1, fp
 8009842:	00cb      	lsls	r3, r1, #3
 8009844:	4651      	mov	r1, sl
 8009846:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800984a:	4651      	mov	r1, sl
 800984c:	00ca      	lsls	r2, r1, #3
 800984e:	4610      	mov	r0, r2
 8009850:	4619      	mov	r1, r3
 8009852:	4603      	mov	r3, r0
 8009854:	4642      	mov	r2, r8
 8009856:	189b      	adds	r3, r3, r2
 8009858:	66bb      	str	r3, [r7, #104]	@ 0x68
 800985a:	464b      	mov	r3, r9
 800985c:	460a      	mov	r2, r1
 800985e:	eb42 0303 	adc.w	r3, r2, r3
 8009862:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	2200      	movs	r2, #0
 800986c:	663b      	str	r3, [r7, #96]	@ 0x60
 800986e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009870:	f04f 0200 	mov.w	r2, #0
 8009874:	f04f 0300 	mov.w	r3, #0
 8009878:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800987c:	4649      	mov	r1, r9
 800987e:	008b      	lsls	r3, r1, #2
 8009880:	4641      	mov	r1, r8
 8009882:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009886:	4641      	mov	r1, r8
 8009888:	008a      	lsls	r2, r1, #2
 800988a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800988e:	f7f7 fa0b 	bl	8000ca8 <__aeabi_uldivmod>
 8009892:	4602      	mov	r2, r0
 8009894:	460b      	mov	r3, r1
 8009896:	4b0d      	ldr	r3, [pc, #52]	@ (80098cc <UART_SetConfig+0x4e4>)
 8009898:	fba3 1302 	umull	r1, r3, r3, r2
 800989c:	095b      	lsrs	r3, r3, #5
 800989e:	2164      	movs	r1, #100	@ 0x64
 80098a0:	fb01 f303 	mul.w	r3, r1, r3
 80098a4:	1ad3      	subs	r3, r2, r3
 80098a6:	011b      	lsls	r3, r3, #4
 80098a8:	3332      	adds	r3, #50	@ 0x32
 80098aa:	4a08      	ldr	r2, [pc, #32]	@ (80098cc <UART_SetConfig+0x4e4>)
 80098ac:	fba2 2303 	umull	r2, r3, r2, r3
 80098b0:	095b      	lsrs	r3, r3, #5
 80098b2:	f003 020f 	and.w	r2, r3, #15
 80098b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4422      	add	r2, r4
 80098be:	609a      	str	r2, [r3, #8]
}
 80098c0:	bf00      	nop
 80098c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80098c6:	46bd      	mov	sp, r7
 80098c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098cc:	51eb851f 	.word	0x51eb851f

080098d0 <__cvt>:
 80098d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098d4:	ec57 6b10 	vmov	r6, r7, d0
 80098d8:	2f00      	cmp	r7, #0
 80098da:	460c      	mov	r4, r1
 80098dc:	4619      	mov	r1, r3
 80098de:	463b      	mov	r3, r7
 80098e0:	bfbb      	ittet	lt
 80098e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80098e6:	461f      	movlt	r7, r3
 80098e8:	2300      	movge	r3, #0
 80098ea:	232d      	movlt	r3, #45	@ 0x2d
 80098ec:	700b      	strb	r3, [r1, #0]
 80098ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80098f4:	4691      	mov	r9, r2
 80098f6:	f023 0820 	bic.w	r8, r3, #32
 80098fa:	bfbc      	itt	lt
 80098fc:	4632      	movlt	r2, r6
 80098fe:	4616      	movlt	r6, r2
 8009900:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009904:	d005      	beq.n	8009912 <__cvt+0x42>
 8009906:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800990a:	d100      	bne.n	800990e <__cvt+0x3e>
 800990c:	3401      	adds	r4, #1
 800990e:	2102      	movs	r1, #2
 8009910:	e000      	b.n	8009914 <__cvt+0x44>
 8009912:	2103      	movs	r1, #3
 8009914:	ab03      	add	r3, sp, #12
 8009916:	9301      	str	r3, [sp, #4]
 8009918:	ab02      	add	r3, sp, #8
 800991a:	9300      	str	r3, [sp, #0]
 800991c:	ec47 6b10 	vmov	d0, r6, r7
 8009920:	4653      	mov	r3, sl
 8009922:	4622      	mov	r2, r4
 8009924:	f001 f960 	bl	800abe8 <_dtoa_r>
 8009928:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800992c:	4605      	mov	r5, r0
 800992e:	d119      	bne.n	8009964 <__cvt+0x94>
 8009930:	f019 0f01 	tst.w	r9, #1
 8009934:	d00e      	beq.n	8009954 <__cvt+0x84>
 8009936:	eb00 0904 	add.w	r9, r0, r4
 800993a:	2200      	movs	r2, #0
 800993c:	2300      	movs	r3, #0
 800993e:	4630      	mov	r0, r6
 8009940:	4639      	mov	r1, r7
 8009942:	f7f7 f8d1 	bl	8000ae8 <__aeabi_dcmpeq>
 8009946:	b108      	cbz	r0, 800994c <__cvt+0x7c>
 8009948:	f8cd 900c 	str.w	r9, [sp, #12]
 800994c:	2230      	movs	r2, #48	@ 0x30
 800994e:	9b03      	ldr	r3, [sp, #12]
 8009950:	454b      	cmp	r3, r9
 8009952:	d31e      	bcc.n	8009992 <__cvt+0xc2>
 8009954:	9b03      	ldr	r3, [sp, #12]
 8009956:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009958:	1b5b      	subs	r3, r3, r5
 800995a:	4628      	mov	r0, r5
 800995c:	6013      	str	r3, [r2, #0]
 800995e:	b004      	add	sp, #16
 8009960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009964:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009968:	eb00 0904 	add.w	r9, r0, r4
 800996c:	d1e5      	bne.n	800993a <__cvt+0x6a>
 800996e:	7803      	ldrb	r3, [r0, #0]
 8009970:	2b30      	cmp	r3, #48	@ 0x30
 8009972:	d10a      	bne.n	800998a <__cvt+0xba>
 8009974:	2200      	movs	r2, #0
 8009976:	2300      	movs	r3, #0
 8009978:	4630      	mov	r0, r6
 800997a:	4639      	mov	r1, r7
 800997c:	f7f7 f8b4 	bl	8000ae8 <__aeabi_dcmpeq>
 8009980:	b918      	cbnz	r0, 800998a <__cvt+0xba>
 8009982:	f1c4 0401 	rsb	r4, r4, #1
 8009986:	f8ca 4000 	str.w	r4, [sl]
 800998a:	f8da 3000 	ldr.w	r3, [sl]
 800998e:	4499      	add	r9, r3
 8009990:	e7d3      	b.n	800993a <__cvt+0x6a>
 8009992:	1c59      	adds	r1, r3, #1
 8009994:	9103      	str	r1, [sp, #12]
 8009996:	701a      	strb	r2, [r3, #0]
 8009998:	e7d9      	b.n	800994e <__cvt+0x7e>

0800999a <__exponent>:
 800999a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800999c:	2900      	cmp	r1, #0
 800999e:	bfba      	itte	lt
 80099a0:	4249      	neglt	r1, r1
 80099a2:	232d      	movlt	r3, #45	@ 0x2d
 80099a4:	232b      	movge	r3, #43	@ 0x2b
 80099a6:	2909      	cmp	r1, #9
 80099a8:	7002      	strb	r2, [r0, #0]
 80099aa:	7043      	strb	r3, [r0, #1]
 80099ac:	dd29      	ble.n	8009a02 <__exponent+0x68>
 80099ae:	f10d 0307 	add.w	r3, sp, #7
 80099b2:	461d      	mov	r5, r3
 80099b4:	270a      	movs	r7, #10
 80099b6:	461a      	mov	r2, r3
 80099b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80099bc:	fb07 1416 	mls	r4, r7, r6, r1
 80099c0:	3430      	adds	r4, #48	@ 0x30
 80099c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80099c6:	460c      	mov	r4, r1
 80099c8:	2c63      	cmp	r4, #99	@ 0x63
 80099ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80099ce:	4631      	mov	r1, r6
 80099d0:	dcf1      	bgt.n	80099b6 <__exponent+0x1c>
 80099d2:	3130      	adds	r1, #48	@ 0x30
 80099d4:	1e94      	subs	r4, r2, #2
 80099d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80099da:	1c41      	adds	r1, r0, #1
 80099dc:	4623      	mov	r3, r4
 80099de:	42ab      	cmp	r3, r5
 80099e0:	d30a      	bcc.n	80099f8 <__exponent+0x5e>
 80099e2:	f10d 0309 	add.w	r3, sp, #9
 80099e6:	1a9b      	subs	r3, r3, r2
 80099e8:	42ac      	cmp	r4, r5
 80099ea:	bf88      	it	hi
 80099ec:	2300      	movhi	r3, #0
 80099ee:	3302      	adds	r3, #2
 80099f0:	4403      	add	r3, r0
 80099f2:	1a18      	subs	r0, r3, r0
 80099f4:	b003      	add	sp, #12
 80099f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80099fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009a00:	e7ed      	b.n	80099de <__exponent+0x44>
 8009a02:	2330      	movs	r3, #48	@ 0x30
 8009a04:	3130      	adds	r1, #48	@ 0x30
 8009a06:	7083      	strb	r3, [r0, #2]
 8009a08:	70c1      	strb	r1, [r0, #3]
 8009a0a:	1d03      	adds	r3, r0, #4
 8009a0c:	e7f1      	b.n	80099f2 <__exponent+0x58>
	...

08009a10 <_printf_float>:
 8009a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a14:	b08d      	sub	sp, #52	@ 0x34
 8009a16:	460c      	mov	r4, r1
 8009a18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009a1c:	4616      	mov	r6, r2
 8009a1e:	461f      	mov	r7, r3
 8009a20:	4605      	mov	r5, r0
 8009a22:	f000 ffaf 	bl	800a984 <_localeconv_r>
 8009a26:	6803      	ldr	r3, [r0, #0]
 8009a28:	9304      	str	r3, [sp, #16]
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f7f6 fc30 	bl	8000290 <strlen>
 8009a30:	2300      	movs	r3, #0
 8009a32:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a34:	f8d8 3000 	ldr.w	r3, [r8]
 8009a38:	9005      	str	r0, [sp, #20]
 8009a3a:	3307      	adds	r3, #7
 8009a3c:	f023 0307 	bic.w	r3, r3, #7
 8009a40:	f103 0208 	add.w	r2, r3, #8
 8009a44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009a48:	f8d4 b000 	ldr.w	fp, [r4]
 8009a4c:	f8c8 2000 	str.w	r2, [r8]
 8009a50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009a58:	9307      	str	r3, [sp, #28]
 8009a5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a5e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009a62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a66:	4b9c      	ldr	r3, [pc, #624]	@ (8009cd8 <_printf_float+0x2c8>)
 8009a68:	f04f 32ff 	mov.w	r2, #4294967295
 8009a6c:	f7f7 f86e 	bl	8000b4c <__aeabi_dcmpun>
 8009a70:	bb70      	cbnz	r0, 8009ad0 <_printf_float+0xc0>
 8009a72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a76:	4b98      	ldr	r3, [pc, #608]	@ (8009cd8 <_printf_float+0x2c8>)
 8009a78:	f04f 32ff 	mov.w	r2, #4294967295
 8009a7c:	f7f7 f848 	bl	8000b10 <__aeabi_dcmple>
 8009a80:	bb30      	cbnz	r0, 8009ad0 <_printf_float+0xc0>
 8009a82:	2200      	movs	r2, #0
 8009a84:	2300      	movs	r3, #0
 8009a86:	4640      	mov	r0, r8
 8009a88:	4649      	mov	r1, r9
 8009a8a:	f7f7 f837 	bl	8000afc <__aeabi_dcmplt>
 8009a8e:	b110      	cbz	r0, 8009a96 <_printf_float+0x86>
 8009a90:	232d      	movs	r3, #45	@ 0x2d
 8009a92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a96:	4a91      	ldr	r2, [pc, #580]	@ (8009cdc <_printf_float+0x2cc>)
 8009a98:	4b91      	ldr	r3, [pc, #580]	@ (8009ce0 <_printf_float+0x2d0>)
 8009a9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a9e:	bf8c      	ite	hi
 8009aa0:	4690      	movhi	r8, r2
 8009aa2:	4698      	movls	r8, r3
 8009aa4:	2303      	movs	r3, #3
 8009aa6:	6123      	str	r3, [r4, #16]
 8009aa8:	f02b 0304 	bic.w	r3, fp, #4
 8009aac:	6023      	str	r3, [r4, #0]
 8009aae:	f04f 0900 	mov.w	r9, #0
 8009ab2:	9700      	str	r7, [sp, #0]
 8009ab4:	4633      	mov	r3, r6
 8009ab6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009ab8:	4621      	mov	r1, r4
 8009aba:	4628      	mov	r0, r5
 8009abc:	f000 f9d2 	bl	8009e64 <_printf_common>
 8009ac0:	3001      	adds	r0, #1
 8009ac2:	f040 808d 	bne.w	8009be0 <_printf_float+0x1d0>
 8009ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aca:	b00d      	add	sp, #52	@ 0x34
 8009acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad0:	4642      	mov	r2, r8
 8009ad2:	464b      	mov	r3, r9
 8009ad4:	4640      	mov	r0, r8
 8009ad6:	4649      	mov	r1, r9
 8009ad8:	f7f7 f838 	bl	8000b4c <__aeabi_dcmpun>
 8009adc:	b140      	cbz	r0, 8009af0 <_printf_float+0xe0>
 8009ade:	464b      	mov	r3, r9
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	bfbc      	itt	lt
 8009ae4:	232d      	movlt	r3, #45	@ 0x2d
 8009ae6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009aea:	4a7e      	ldr	r2, [pc, #504]	@ (8009ce4 <_printf_float+0x2d4>)
 8009aec:	4b7e      	ldr	r3, [pc, #504]	@ (8009ce8 <_printf_float+0x2d8>)
 8009aee:	e7d4      	b.n	8009a9a <_printf_float+0x8a>
 8009af0:	6863      	ldr	r3, [r4, #4]
 8009af2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009af6:	9206      	str	r2, [sp, #24]
 8009af8:	1c5a      	adds	r2, r3, #1
 8009afa:	d13b      	bne.n	8009b74 <_printf_float+0x164>
 8009afc:	2306      	movs	r3, #6
 8009afe:	6063      	str	r3, [r4, #4]
 8009b00:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009b04:	2300      	movs	r3, #0
 8009b06:	6022      	str	r2, [r4, #0]
 8009b08:	9303      	str	r3, [sp, #12]
 8009b0a:	ab0a      	add	r3, sp, #40	@ 0x28
 8009b0c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009b10:	ab09      	add	r3, sp, #36	@ 0x24
 8009b12:	9300      	str	r3, [sp, #0]
 8009b14:	6861      	ldr	r1, [r4, #4]
 8009b16:	ec49 8b10 	vmov	d0, r8, r9
 8009b1a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009b1e:	4628      	mov	r0, r5
 8009b20:	f7ff fed6 	bl	80098d0 <__cvt>
 8009b24:	9b06      	ldr	r3, [sp, #24]
 8009b26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b28:	2b47      	cmp	r3, #71	@ 0x47
 8009b2a:	4680      	mov	r8, r0
 8009b2c:	d129      	bne.n	8009b82 <_printf_float+0x172>
 8009b2e:	1cc8      	adds	r0, r1, #3
 8009b30:	db02      	blt.n	8009b38 <_printf_float+0x128>
 8009b32:	6863      	ldr	r3, [r4, #4]
 8009b34:	4299      	cmp	r1, r3
 8009b36:	dd41      	ble.n	8009bbc <_printf_float+0x1ac>
 8009b38:	f1aa 0a02 	sub.w	sl, sl, #2
 8009b3c:	fa5f fa8a 	uxtb.w	sl, sl
 8009b40:	3901      	subs	r1, #1
 8009b42:	4652      	mov	r2, sl
 8009b44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009b48:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b4a:	f7ff ff26 	bl	800999a <__exponent>
 8009b4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b50:	1813      	adds	r3, r2, r0
 8009b52:	2a01      	cmp	r2, #1
 8009b54:	4681      	mov	r9, r0
 8009b56:	6123      	str	r3, [r4, #16]
 8009b58:	dc02      	bgt.n	8009b60 <_printf_float+0x150>
 8009b5a:	6822      	ldr	r2, [r4, #0]
 8009b5c:	07d2      	lsls	r2, r2, #31
 8009b5e:	d501      	bpl.n	8009b64 <_printf_float+0x154>
 8009b60:	3301      	adds	r3, #1
 8009b62:	6123      	str	r3, [r4, #16]
 8009b64:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d0a2      	beq.n	8009ab2 <_printf_float+0xa2>
 8009b6c:	232d      	movs	r3, #45	@ 0x2d
 8009b6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b72:	e79e      	b.n	8009ab2 <_printf_float+0xa2>
 8009b74:	9a06      	ldr	r2, [sp, #24]
 8009b76:	2a47      	cmp	r2, #71	@ 0x47
 8009b78:	d1c2      	bne.n	8009b00 <_printf_float+0xf0>
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d1c0      	bne.n	8009b00 <_printf_float+0xf0>
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e7bd      	b.n	8009afe <_printf_float+0xee>
 8009b82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b86:	d9db      	bls.n	8009b40 <_printf_float+0x130>
 8009b88:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009b8c:	d118      	bne.n	8009bc0 <_printf_float+0x1b0>
 8009b8e:	2900      	cmp	r1, #0
 8009b90:	6863      	ldr	r3, [r4, #4]
 8009b92:	dd0b      	ble.n	8009bac <_printf_float+0x19c>
 8009b94:	6121      	str	r1, [r4, #16]
 8009b96:	b913      	cbnz	r3, 8009b9e <_printf_float+0x18e>
 8009b98:	6822      	ldr	r2, [r4, #0]
 8009b9a:	07d0      	lsls	r0, r2, #31
 8009b9c:	d502      	bpl.n	8009ba4 <_printf_float+0x194>
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	440b      	add	r3, r1
 8009ba2:	6123      	str	r3, [r4, #16]
 8009ba4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ba6:	f04f 0900 	mov.w	r9, #0
 8009baa:	e7db      	b.n	8009b64 <_printf_float+0x154>
 8009bac:	b913      	cbnz	r3, 8009bb4 <_printf_float+0x1a4>
 8009bae:	6822      	ldr	r2, [r4, #0]
 8009bb0:	07d2      	lsls	r2, r2, #31
 8009bb2:	d501      	bpl.n	8009bb8 <_printf_float+0x1a8>
 8009bb4:	3302      	adds	r3, #2
 8009bb6:	e7f4      	b.n	8009ba2 <_printf_float+0x192>
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e7f2      	b.n	8009ba2 <_printf_float+0x192>
 8009bbc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bc2:	4299      	cmp	r1, r3
 8009bc4:	db05      	blt.n	8009bd2 <_printf_float+0x1c2>
 8009bc6:	6823      	ldr	r3, [r4, #0]
 8009bc8:	6121      	str	r1, [r4, #16]
 8009bca:	07d8      	lsls	r0, r3, #31
 8009bcc:	d5ea      	bpl.n	8009ba4 <_printf_float+0x194>
 8009bce:	1c4b      	adds	r3, r1, #1
 8009bd0:	e7e7      	b.n	8009ba2 <_printf_float+0x192>
 8009bd2:	2900      	cmp	r1, #0
 8009bd4:	bfd4      	ite	le
 8009bd6:	f1c1 0202 	rsble	r2, r1, #2
 8009bda:	2201      	movgt	r2, #1
 8009bdc:	4413      	add	r3, r2
 8009bde:	e7e0      	b.n	8009ba2 <_printf_float+0x192>
 8009be0:	6823      	ldr	r3, [r4, #0]
 8009be2:	055a      	lsls	r2, r3, #21
 8009be4:	d407      	bmi.n	8009bf6 <_printf_float+0x1e6>
 8009be6:	6923      	ldr	r3, [r4, #16]
 8009be8:	4642      	mov	r2, r8
 8009bea:	4631      	mov	r1, r6
 8009bec:	4628      	mov	r0, r5
 8009bee:	47b8      	blx	r7
 8009bf0:	3001      	adds	r0, #1
 8009bf2:	d12b      	bne.n	8009c4c <_printf_float+0x23c>
 8009bf4:	e767      	b.n	8009ac6 <_printf_float+0xb6>
 8009bf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009bfa:	f240 80dd 	bls.w	8009db8 <_printf_float+0x3a8>
 8009bfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009c02:	2200      	movs	r2, #0
 8009c04:	2300      	movs	r3, #0
 8009c06:	f7f6 ff6f 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	d033      	beq.n	8009c76 <_printf_float+0x266>
 8009c0e:	4a37      	ldr	r2, [pc, #220]	@ (8009cec <_printf_float+0x2dc>)
 8009c10:	2301      	movs	r3, #1
 8009c12:	4631      	mov	r1, r6
 8009c14:	4628      	mov	r0, r5
 8009c16:	47b8      	blx	r7
 8009c18:	3001      	adds	r0, #1
 8009c1a:	f43f af54 	beq.w	8009ac6 <_printf_float+0xb6>
 8009c1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009c22:	4543      	cmp	r3, r8
 8009c24:	db02      	blt.n	8009c2c <_printf_float+0x21c>
 8009c26:	6823      	ldr	r3, [r4, #0]
 8009c28:	07d8      	lsls	r0, r3, #31
 8009c2a:	d50f      	bpl.n	8009c4c <_printf_float+0x23c>
 8009c2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c30:	4631      	mov	r1, r6
 8009c32:	4628      	mov	r0, r5
 8009c34:	47b8      	blx	r7
 8009c36:	3001      	adds	r0, #1
 8009c38:	f43f af45 	beq.w	8009ac6 <_printf_float+0xb6>
 8009c3c:	f04f 0900 	mov.w	r9, #0
 8009c40:	f108 38ff 	add.w	r8, r8, #4294967295
 8009c44:	f104 0a1a 	add.w	sl, r4, #26
 8009c48:	45c8      	cmp	r8, r9
 8009c4a:	dc09      	bgt.n	8009c60 <_printf_float+0x250>
 8009c4c:	6823      	ldr	r3, [r4, #0]
 8009c4e:	079b      	lsls	r3, r3, #30
 8009c50:	f100 8103 	bmi.w	8009e5a <_printf_float+0x44a>
 8009c54:	68e0      	ldr	r0, [r4, #12]
 8009c56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c58:	4298      	cmp	r0, r3
 8009c5a:	bfb8      	it	lt
 8009c5c:	4618      	movlt	r0, r3
 8009c5e:	e734      	b.n	8009aca <_printf_float+0xba>
 8009c60:	2301      	movs	r3, #1
 8009c62:	4652      	mov	r2, sl
 8009c64:	4631      	mov	r1, r6
 8009c66:	4628      	mov	r0, r5
 8009c68:	47b8      	blx	r7
 8009c6a:	3001      	adds	r0, #1
 8009c6c:	f43f af2b 	beq.w	8009ac6 <_printf_float+0xb6>
 8009c70:	f109 0901 	add.w	r9, r9, #1
 8009c74:	e7e8      	b.n	8009c48 <_printf_float+0x238>
 8009c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	dc39      	bgt.n	8009cf0 <_printf_float+0x2e0>
 8009c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8009cec <_printf_float+0x2dc>)
 8009c7e:	2301      	movs	r3, #1
 8009c80:	4631      	mov	r1, r6
 8009c82:	4628      	mov	r0, r5
 8009c84:	47b8      	blx	r7
 8009c86:	3001      	adds	r0, #1
 8009c88:	f43f af1d 	beq.w	8009ac6 <_printf_float+0xb6>
 8009c8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009c90:	ea59 0303 	orrs.w	r3, r9, r3
 8009c94:	d102      	bne.n	8009c9c <_printf_float+0x28c>
 8009c96:	6823      	ldr	r3, [r4, #0]
 8009c98:	07d9      	lsls	r1, r3, #31
 8009c9a:	d5d7      	bpl.n	8009c4c <_printf_float+0x23c>
 8009c9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ca0:	4631      	mov	r1, r6
 8009ca2:	4628      	mov	r0, r5
 8009ca4:	47b8      	blx	r7
 8009ca6:	3001      	adds	r0, #1
 8009ca8:	f43f af0d 	beq.w	8009ac6 <_printf_float+0xb6>
 8009cac:	f04f 0a00 	mov.w	sl, #0
 8009cb0:	f104 0b1a 	add.w	fp, r4, #26
 8009cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cb6:	425b      	negs	r3, r3
 8009cb8:	4553      	cmp	r3, sl
 8009cba:	dc01      	bgt.n	8009cc0 <_printf_float+0x2b0>
 8009cbc:	464b      	mov	r3, r9
 8009cbe:	e793      	b.n	8009be8 <_printf_float+0x1d8>
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	465a      	mov	r2, fp
 8009cc4:	4631      	mov	r1, r6
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	47b8      	blx	r7
 8009cca:	3001      	adds	r0, #1
 8009ccc:	f43f aefb 	beq.w	8009ac6 <_printf_float+0xb6>
 8009cd0:	f10a 0a01 	add.w	sl, sl, #1
 8009cd4:	e7ee      	b.n	8009cb4 <_printf_float+0x2a4>
 8009cd6:	bf00      	nop
 8009cd8:	7fefffff 	.word	0x7fefffff
 8009cdc:	0800eb08 	.word	0x0800eb08
 8009ce0:	0800eb04 	.word	0x0800eb04
 8009ce4:	0800eb10 	.word	0x0800eb10
 8009ce8:	0800eb0c 	.word	0x0800eb0c
 8009cec:	0800ece0 	.word	0x0800ece0
 8009cf0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009cf2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009cf6:	4553      	cmp	r3, sl
 8009cf8:	bfa8      	it	ge
 8009cfa:	4653      	movge	r3, sl
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	4699      	mov	r9, r3
 8009d00:	dc36      	bgt.n	8009d70 <_printf_float+0x360>
 8009d02:	f04f 0b00 	mov.w	fp, #0
 8009d06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d0a:	f104 021a 	add.w	r2, r4, #26
 8009d0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009d10:	9306      	str	r3, [sp, #24]
 8009d12:	eba3 0309 	sub.w	r3, r3, r9
 8009d16:	455b      	cmp	r3, fp
 8009d18:	dc31      	bgt.n	8009d7e <_printf_float+0x36e>
 8009d1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d1c:	459a      	cmp	sl, r3
 8009d1e:	dc3a      	bgt.n	8009d96 <_printf_float+0x386>
 8009d20:	6823      	ldr	r3, [r4, #0]
 8009d22:	07da      	lsls	r2, r3, #31
 8009d24:	d437      	bmi.n	8009d96 <_printf_float+0x386>
 8009d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d28:	ebaa 0903 	sub.w	r9, sl, r3
 8009d2c:	9b06      	ldr	r3, [sp, #24]
 8009d2e:	ebaa 0303 	sub.w	r3, sl, r3
 8009d32:	4599      	cmp	r9, r3
 8009d34:	bfa8      	it	ge
 8009d36:	4699      	movge	r9, r3
 8009d38:	f1b9 0f00 	cmp.w	r9, #0
 8009d3c:	dc33      	bgt.n	8009da6 <_printf_float+0x396>
 8009d3e:	f04f 0800 	mov.w	r8, #0
 8009d42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d46:	f104 0b1a 	add.w	fp, r4, #26
 8009d4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d4c:	ebaa 0303 	sub.w	r3, sl, r3
 8009d50:	eba3 0309 	sub.w	r3, r3, r9
 8009d54:	4543      	cmp	r3, r8
 8009d56:	f77f af79 	ble.w	8009c4c <_printf_float+0x23c>
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	465a      	mov	r2, fp
 8009d5e:	4631      	mov	r1, r6
 8009d60:	4628      	mov	r0, r5
 8009d62:	47b8      	blx	r7
 8009d64:	3001      	adds	r0, #1
 8009d66:	f43f aeae 	beq.w	8009ac6 <_printf_float+0xb6>
 8009d6a:	f108 0801 	add.w	r8, r8, #1
 8009d6e:	e7ec      	b.n	8009d4a <_printf_float+0x33a>
 8009d70:	4642      	mov	r2, r8
 8009d72:	4631      	mov	r1, r6
 8009d74:	4628      	mov	r0, r5
 8009d76:	47b8      	blx	r7
 8009d78:	3001      	adds	r0, #1
 8009d7a:	d1c2      	bne.n	8009d02 <_printf_float+0x2f2>
 8009d7c:	e6a3      	b.n	8009ac6 <_printf_float+0xb6>
 8009d7e:	2301      	movs	r3, #1
 8009d80:	4631      	mov	r1, r6
 8009d82:	4628      	mov	r0, r5
 8009d84:	9206      	str	r2, [sp, #24]
 8009d86:	47b8      	blx	r7
 8009d88:	3001      	adds	r0, #1
 8009d8a:	f43f ae9c 	beq.w	8009ac6 <_printf_float+0xb6>
 8009d8e:	9a06      	ldr	r2, [sp, #24]
 8009d90:	f10b 0b01 	add.w	fp, fp, #1
 8009d94:	e7bb      	b.n	8009d0e <_printf_float+0x2fe>
 8009d96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d9a:	4631      	mov	r1, r6
 8009d9c:	4628      	mov	r0, r5
 8009d9e:	47b8      	blx	r7
 8009da0:	3001      	adds	r0, #1
 8009da2:	d1c0      	bne.n	8009d26 <_printf_float+0x316>
 8009da4:	e68f      	b.n	8009ac6 <_printf_float+0xb6>
 8009da6:	9a06      	ldr	r2, [sp, #24]
 8009da8:	464b      	mov	r3, r9
 8009daa:	4442      	add	r2, r8
 8009dac:	4631      	mov	r1, r6
 8009dae:	4628      	mov	r0, r5
 8009db0:	47b8      	blx	r7
 8009db2:	3001      	adds	r0, #1
 8009db4:	d1c3      	bne.n	8009d3e <_printf_float+0x32e>
 8009db6:	e686      	b.n	8009ac6 <_printf_float+0xb6>
 8009db8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009dbc:	f1ba 0f01 	cmp.w	sl, #1
 8009dc0:	dc01      	bgt.n	8009dc6 <_printf_float+0x3b6>
 8009dc2:	07db      	lsls	r3, r3, #31
 8009dc4:	d536      	bpl.n	8009e34 <_printf_float+0x424>
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	4642      	mov	r2, r8
 8009dca:	4631      	mov	r1, r6
 8009dcc:	4628      	mov	r0, r5
 8009dce:	47b8      	blx	r7
 8009dd0:	3001      	adds	r0, #1
 8009dd2:	f43f ae78 	beq.w	8009ac6 <_printf_float+0xb6>
 8009dd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dda:	4631      	mov	r1, r6
 8009ddc:	4628      	mov	r0, r5
 8009dde:	47b8      	blx	r7
 8009de0:	3001      	adds	r0, #1
 8009de2:	f43f ae70 	beq.w	8009ac6 <_printf_float+0xb6>
 8009de6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009dea:	2200      	movs	r2, #0
 8009dec:	2300      	movs	r3, #0
 8009dee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009df2:	f7f6 fe79 	bl	8000ae8 <__aeabi_dcmpeq>
 8009df6:	b9c0      	cbnz	r0, 8009e2a <_printf_float+0x41a>
 8009df8:	4653      	mov	r3, sl
 8009dfa:	f108 0201 	add.w	r2, r8, #1
 8009dfe:	4631      	mov	r1, r6
 8009e00:	4628      	mov	r0, r5
 8009e02:	47b8      	blx	r7
 8009e04:	3001      	adds	r0, #1
 8009e06:	d10c      	bne.n	8009e22 <_printf_float+0x412>
 8009e08:	e65d      	b.n	8009ac6 <_printf_float+0xb6>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	465a      	mov	r2, fp
 8009e0e:	4631      	mov	r1, r6
 8009e10:	4628      	mov	r0, r5
 8009e12:	47b8      	blx	r7
 8009e14:	3001      	adds	r0, #1
 8009e16:	f43f ae56 	beq.w	8009ac6 <_printf_float+0xb6>
 8009e1a:	f108 0801 	add.w	r8, r8, #1
 8009e1e:	45d0      	cmp	r8, sl
 8009e20:	dbf3      	blt.n	8009e0a <_printf_float+0x3fa>
 8009e22:	464b      	mov	r3, r9
 8009e24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009e28:	e6df      	b.n	8009bea <_printf_float+0x1da>
 8009e2a:	f04f 0800 	mov.w	r8, #0
 8009e2e:	f104 0b1a 	add.w	fp, r4, #26
 8009e32:	e7f4      	b.n	8009e1e <_printf_float+0x40e>
 8009e34:	2301      	movs	r3, #1
 8009e36:	4642      	mov	r2, r8
 8009e38:	e7e1      	b.n	8009dfe <_printf_float+0x3ee>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	464a      	mov	r2, r9
 8009e3e:	4631      	mov	r1, r6
 8009e40:	4628      	mov	r0, r5
 8009e42:	47b8      	blx	r7
 8009e44:	3001      	adds	r0, #1
 8009e46:	f43f ae3e 	beq.w	8009ac6 <_printf_float+0xb6>
 8009e4a:	f108 0801 	add.w	r8, r8, #1
 8009e4e:	68e3      	ldr	r3, [r4, #12]
 8009e50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e52:	1a5b      	subs	r3, r3, r1
 8009e54:	4543      	cmp	r3, r8
 8009e56:	dcf0      	bgt.n	8009e3a <_printf_float+0x42a>
 8009e58:	e6fc      	b.n	8009c54 <_printf_float+0x244>
 8009e5a:	f04f 0800 	mov.w	r8, #0
 8009e5e:	f104 0919 	add.w	r9, r4, #25
 8009e62:	e7f4      	b.n	8009e4e <_printf_float+0x43e>

08009e64 <_printf_common>:
 8009e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e68:	4616      	mov	r6, r2
 8009e6a:	4698      	mov	r8, r3
 8009e6c:	688a      	ldr	r2, [r1, #8]
 8009e6e:	690b      	ldr	r3, [r1, #16]
 8009e70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e74:	4293      	cmp	r3, r2
 8009e76:	bfb8      	it	lt
 8009e78:	4613      	movlt	r3, r2
 8009e7a:	6033      	str	r3, [r6, #0]
 8009e7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e80:	4607      	mov	r7, r0
 8009e82:	460c      	mov	r4, r1
 8009e84:	b10a      	cbz	r2, 8009e8a <_printf_common+0x26>
 8009e86:	3301      	adds	r3, #1
 8009e88:	6033      	str	r3, [r6, #0]
 8009e8a:	6823      	ldr	r3, [r4, #0]
 8009e8c:	0699      	lsls	r1, r3, #26
 8009e8e:	bf42      	ittt	mi
 8009e90:	6833      	ldrmi	r3, [r6, #0]
 8009e92:	3302      	addmi	r3, #2
 8009e94:	6033      	strmi	r3, [r6, #0]
 8009e96:	6825      	ldr	r5, [r4, #0]
 8009e98:	f015 0506 	ands.w	r5, r5, #6
 8009e9c:	d106      	bne.n	8009eac <_printf_common+0x48>
 8009e9e:	f104 0a19 	add.w	sl, r4, #25
 8009ea2:	68e3      	ldr	r3, [r4, #12]
 8009ea4:	6832      	ldr	r2, [r6, #0]
 8009ea6:	1a9b      	subs	r3, r3, r2
 8009ea8:	42ab      	cmp	r3, r5
 8009eaa:	dc26      	bgt.n	8009efa <_printf_common+0x96>
 8009eac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009eb0:	6822      	ldr	r2, [r4, #0]
 8009eb2:	3b00      	subs	r3, #0
 8009eb4:	bf18      	it	ne
 8009eb6:	2301      	movne	r3, #1
 8009eb8:	0692      	lsls	r2, r2, #26
 8009eba:	d42b      	bmi.n	8009f14 <_printf_common+0xb0>
 8009ebc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ec0:	4641      	mov	r1, r8
 8009ec2:	4638      	mov	r0, r7
 8009ec4:	47c8      	blx	r9
 8009ec6:	3001      	adds	r0, #1
 8009ec8:	d01e      	beq.n	8009f08 <_printf_common+0xa4>
 8009eca:	6823      	ldr	r3, [r4, #0]
 8009ecc:	6922      	ldr	r2, [r4, #16]
 8009ece:	f003 0306 	and.w	r3, r3, #6
 8009ed2:	2b04      	cmp	r3, #4
 8009ed4:	bf02      	ittt	eq
 8009ed6:	68e5      	ldreq	r5, [r4, #12]
 8009ed8:	6833      	ldreq	r3, [r6, #0]
 8009eda:	1aed      	subeq	r5, r5, r3
 8009edc:	68a3      	ldr	r3, [r4, #8]
 8009ede:	bf0c      	ite	eq
 8009ee0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ee4:	2500      	movne	r5, #0
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	bfc4      	itt	gt
 8009eea:	1a9b      	subgt	r3, r3, r2
 8009eec:	18ed      	addgt	r5, r5, r3
 8009eee:	2600      	movs	r6, #0
 8009ef0:	341a      	adds	r4, #26
 8009ef2:	42b5      	cmp	r5, r6
 8009ef4:	d11a      	bne.n	8009f2c <_printf_common+0xc8>
 8009ef6:	2000      	movs	r0, #0
 8009ef8:	e008      	b.n	8009f0c <_printf_common+0xa8>
 8009efa:	2301      	movs	r3, #1
 8009efc:	4652      	mov	r2, sl
 8009efe:	4641      	mov	r1, r8
 8009f00:	4638      	mov	r0, r7
 8009f02:	47c8      	blx	r9
 8009f04:	3001      	adds	r0, #1
 8009f06:	d103      	bne.n	8009f10 <_printf_common+0xac>
 8009f08:	f04f 30ff 	mov.w	r0, #4294967295
 8009f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f10:	3501      	adds	r5, #1
 8009f12:	e7c6      	b.n	8009ea2 <_printf_common+0x3e>
 8009f14:	18e1      	adds	r1, r4, r3
 8009f16:	1c5a      	adds	r2, r3, #1
 8009f18:	2030      	movs	r0, #48	@ 0x30
 8009f1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f1e:	4422      	add	r2, r4
 8009f20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f28:	3302      	adds	r3, #2
 8009f2a:	e7c7      	b.n	8009ebc <_printf_common+0x58>
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	4622      	mov	r2, r4
 8009f30:	4641      	mov	r1, r8
 8009f32:	4638      	mov	r0, r7
 8009f34:	47c8      	blx	r9
 8009f36:	3001      	adds	r0, #1
 8009f38:	d0e6      	beq.n	8009f08 <_printf_common+0xa4>
 8009f3a:	3601      	adds	r6, #1
 8009f3c:	e7d9      	b.n	8009ef2 <_printf_common+0x8e>
	...

08009f40 <_printf_i>:
 8009f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f44:	7e0f      	ldrb	r7, [r1, #24]
 8009f46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f48:	2f78      	cmp	r7, #120	@ 0x78
 8009f4a:	4691      	mov	r9, r2
 8009f4c:	4680      	mov	r8, r0
 8009f4e:	460c      	mov	r4, r1
 8009f50:	469a      	mov	sl, r3
 8009f52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f56:	d807      	bhi.n	8009f68 <_printf_i+0x28>
 8009f58:	2f62      	cmp	r7, #98	@ 0x62
 8009f5a:	d80a      	bhi.n	8009f72 <_printf_i+0x32>
 8009f5c:	2f00      	cmp	r7, #0
 8009f5e:	f000 80d1 	beq.w	800a104 <_printf_i+0x1c4>
 8009f62:	2f58      	cmp	r7, #88	@ 0x58
 8009f64:	f000 80b8 	beq.w	800a0d8 <_printf_i+0x198>
 8009f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f70:	e03a      	b.n	8009fe8 <_printf_i+0xa8>
 8009f72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f76:	2b15      	cmp	r3, #21
 8009f78:	d8f6      	bhi.n	8009f68 <_printf_i+0x28>
 8009f7a:	a101      	add	r1, pc, #4	@ (adr r1, 8009f80 <_printf_i+0x40>)
 8009f7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f80:	08009fd9 	.word	0x08009fd9
 8009f84:	08009fed 	.word	0x08009fed
 8009f88:	08009f69 	.word	0x08009f69
 8009f8c:	08009f69 	.word	0x08009f69
 8009f90:	08009f69 	.word	0x08009f69
 8009f94:	08009f69 	.word	0x08009f69
 8009f98:	08009fed 	.word	0x08009fed
 8009f9c:	08009f69 	.word	0x08009f69
 8009fa0:	08009f69 	.word	0x08009f69
 8009fa4:	08009f69 	.word	0x08009f69
 8009fa8:	08009f69 	.word	0x08009f69
 8009fac:	0800a0eb 	.word	0x0800a0eb
 8009fb0:	0800a017 	.word	0x0800a017
 8009fb4:	0800a0a5 	.word	0x0800a0a5
 8009fb8:	08009f69 	.word	0x08009f69
 8009fbc:	08009f69 	.word	0x08009f69
 8009fc0:	0800a10d 	.word	0x0800a10d
 8009fc4:	08009f69 	.word	0x08009f69
 8009fc8:	0800a017 	.word	0x0800a017
 8009fcc:	08009f69 	.word	0x08009f69
 8009fd0:	08009f69 	.word	0x08009f69
 8009fd4:	0800a0ad 	.word	0x0800a0ad
 8009fd8:	6833      	ldr	r3, [r6, #0]
 8009fda:	1d1a      	adds	r2, r3, #4
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	6032      	str	r2, [r6, #0]
 8009fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fe4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009fe8:	2301      	movs	r3, #1
 8009fea:	e09c      	b.n	800a126 <_printf_i+0x1e6>
 8009fec:	6833      	ldr	r3, [r6, #0]
 8009fee:	6820      	ldr	r0, [r4, #0]
 8009ff0:	1d19      	adds	r1, r3, #4
 8009ff2:	6031      	str	r1, [r6, #0]
 8009ff4:	0606      	lsls	r6, r0, #24
 8009ff6:	d501      	bpl.n	8009ffc <_printf_i+0xbc>
 8009ff8:	681d      	ldr	r5, [r3, #0]
 8009ffa:	e003      	b.n	800a004 <_printf_i+0xc4>
 8009ffc:	0645      	lsls	r5, r0, #25
 8009ffe:	d5fb      	bpl.n	8009ff8 <_printf_i+0xb8>
 800a000:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a004:	2d00      	cmp	r5, #0
 800a006:	da03      	bge.n	800a010 <_printf_i+0xd0>
 800a008:	232d      	movs	r3, #45	@ 0x2d
 800a00a:	426d      	negs	r5, r5
 800a00c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a010:	4858      	ldr	r0, [pc, #352]	@ (800a174 <_printf_i+0x234>)
 800a012:	230a      	movs	r3, #10
 800a014:	e011      	b.n	800a03a <_printf_i+0xfa>
 800a016:	6821      	ldr	r1, [r4, #0]
 800a018:	6833      	ldr	r3, [r6, #0]
 800a01a:	0608      	lsls	r0, r1, #24
 800a01c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a020:	d402      	bmi.n	800a028 <_printf_i+0xe8>
 800a022:	0649      	lsls	r1, r1, #25
 800a024:	bf48      	it	mi
 800a026:	b2ad      	uxthmi	r5, r5
 800a028:	2f6f      	cmp	r7, #111	@ 0x6f
 800a02a:	4852      	ldr	r0, [pc, #328]	@ (800a174 <_printf_i+0x234>)
 800a02c:	6033      	str	r3, [r6, #0]
 800a02e:	bf14      	ite	ne
 800a030:	230a      	movne	r3, #10
 800a032:	2308      	moveq	r3, #8
 800a034:	2100      	movs	r1, #0
 800a036:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a03a:	6866      	ldr	r6, [r4, #4]
 800a03c:	60a6      	str	r6, [r4, #8]
 800a03e:	2e00      	cmp	r6, #0
 800a040:	db05      	blt.n	800a04e <_printf_i+0x10e>
 800a042:	6821      	ldr	r1, [r4, #0]
 800a044:	432e      	orrs	r6, r5
 800a046:	f021 0104 	bic.w	r1, r1, #4
 800a04a:	6021      	str	r1, [r4, #0]
 800a04c:	d04b      	beq.n	800a0e6 <_printf_i+0x1a6>
 800a04e:	4616      	mov	r6, r2
 800a050:	fbb5 f1f3 	udiv	r1, r5, r3
 800a054:	fb03 5711 	mls	r7, r3, r1, r5
 800a058:	5dc7      	ldrb	r7, [r0, r7]
 800a05a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a05e:	462f      	mov	r7, r5
 800a060:	42bb      	cmp	r3, r7
 800a062:	460d      	mov	r5, r1
 800a064:	d9f4      	bls.n	800a050 <_printf_i+0x110>
 800a066:	2b08      	cmp	r3, #8
 800a068:	d10b      	bne.n	800a082 <_printf_i+0x142>
 800a06a:	6823      	ldr	r3, [r4, #0]
 800a06c:	07df      	lsls	r7, r3, #31
 800a06e:	d508      	bpl.n	800a082 <_printf_i+0x142>
 800a070:	6923      	ldr	r3, [r4, #16]
 800a072:	6861      	ldr	r1, [r4, #4]
 800a074:	4299      	cmp	r1, r3
 800a076:	bfde      	ittt	le
 800a078:	2330      	movle	r3, #48	@ 0x30
 800a07a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a07e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a082:	1b92      	subs	r2, r2, r6
 800a084:	6122      	str	r2, [r4, #16]
 800a086:	f8cd a000 	str.w	sl, [sp]
 800a08a:	464b      	mov	r3, r9
 800a08c:	aa03      	add	r2, sp, #12
 800a08e:	4621      	mov	r1, r4
 800a090:	4640      	mov	r0, r8
 800a092:	f7ff fee7 	bl	8009e64 <_printf_common>
 800a096:	3001      	adds	r0, #1
 800a098:	d14a      	bne.n	800a130 <_printf_i+0x1f0>
 800a09a:	f04f 30ff 	mov.w	r0, #4294967295
 800a09e:	b004      	add	sp, #16
 800a0a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0a4:	6823      	ldr	r3, [r4, #0]
 800a0a6:	f043 0320 	orr.w	r3, r3, #32
 800a0aa:	6023      	str	r3, [r4, #0]
 800a0ac:	4832      	ldr	r0, [pc, #200]	@ (800a178 <_printf_i+0x238>)
 800a0ae:	2778      	movs	r7, #120	@ 0x78
 800a0b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a0b4:	6823      	ldr	r3, [r4, #0]
 800a0b6:	6831      	ldr	r1, [r6, #0]
 800a0b8:	061f      	lsls	r7, r3, #24
 800a0ba:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0be:	d402      	bmi.n	800a0c6 <_printf_i+0x186>
 800a0c0:	065f      	lsls	r7, r3, #25
 800a0c2:	bf48      	it	mi
 800a0c4:	b2ad      	uxthmi	r5, r5
 800a0c6:	6031      	str	r1, [r6, #0]
 800a0c8:	07d9      	lsls	r1, r3, #31
 800a0ca:	bf44      	itt	mi
 800a0cc:	f043 0320 	orrmi.w	r3, r3, #32
 800a0d0:	6023      	strmi	r3, [r4, #0]
 800a0d2:	b11d      	cbz	r5, 800a0dc <_printf_i+0x19c>
 800a0d4:	2310      	movs	r3, #16
 800a0d6:	e7ad      	b.n	800a034 <_printf_i+0xf4>
 800a0d8:	4826      	ldr	r0, [pc, #152]	@ (800a174 <_printf_i+0x234>)
 800a0da:	e7e9      	b.n	800a0b0 <_printf_i+0x170>
 800a0dc:	6823      	ldr	r3, [r4, #0]
 800a0de:	f023 0320 	bic.w	r3, r3, #32
 800a0e2:	6023      	str	r3, [r4, #0]
 800a0e4:	e7f6      	b.n	800a0d4 <_printf_i+0x194>
 800a0e6:	4616      	mov	r6, r2
 800a0e8:	e7bd      	b.n	800a066 <_printf_i+0x126>
 800a0ea:	6833      	ldr	r3, [r6, #0]
 800a0ec:	6825      	ldr	r5, [r4, #0]
 800a0ee:	6961      	ldr	r1, [r4, #20]
 800a0f0:	1d18      	adds	r0, r3, #4
 800a0f2:	6030      	str	r0, [r6, #0]
 800a0f4:	062e      	lsls	r6, r5, #24
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	d501      	bpl.n	800a0fe <_printf_i+0x1be>
 800a0fa:	6019      	str	r1, [r3, #0]
 800a0fc:	e002      	b.n	800a104 <_printf_i+0x1c4>
 800a0fe:	0668      	lsls	r0, r5, #25
 800a100:	d5fb      	bpl.n	800a0fa <_printf_i+0x1ba>
 800a102:	8019      	strh	r1, [r3, #0]
 800a104:	2300      	movs	r3, #0
 800a106:	6123      	str	r3, [r4, #16]
 800a108:	4616      	mov	r6, r2
 800a10a:	e7bc      	b.n	800a086 <_printf_i+0x146>
 800a10c:	6833      	ldr	r3, [r6, #0]
 800a10e:	1d1a      	adds	r2, r3, #4
 800a110:	6032      	str	r2, [r6, #0]
 800a112:	681e      	ldr	r6, [r3, #0]
 800a114:	6862      	ldr	r2, [r4, #4]
 800a116:	2100      	movs	r1, #0
 800a118:	4630      	mov	r0, r6
 800a11a:	f7f6 f869 	bl	80001f0 <memchr>
 800a11e:	b108      	cbz	r0, 800a124 <_printf_i+0x1e4>
 800a120:	1b80      	subs	r0, r0, r6
 800a122:	6060      	str	r0, [r4, #4]
 800a124:	6863      	ldr	r3, [r4, #4]
 800a126:	6123      	str	r3, [r4, #16]
 800a128:	2300      	movs	r3, #0
 800a12a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a12e:	e7aa      	b.n	800a086 <_printf_i+0x146>
 800a130:	6923      	ldr	r3, [r4, #16]
 800a132:	4632      	mov	r2, r6
 800a134:	4649      	mov	r1, r9
 800a136:	4640      	mov	r0, r8
 800a138:	47d0      	blx	sl
 800a13a:	3001      	adds	r0, #1
 800a13c:	d0ad      	beq.n	800a09a <_printf_i+0x15a>
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	079b      	lsls	r3, r3, #30
 800a142:	d413      	bmi.n	800a16c <_printf_i+0x22c>
 800a144:	68e0      	ldr	r0, [r4, #12]
 800a146:	9b03      	ldr	r3, [sp, #12]
 800a148:	4298      	cmp	r0, r3
 800a14a:	bfb8      	it	lt
 800a14c:	4618      	movlt	r0, r3
 800a14e:	e7a6      	b.n	800a09e <_printf_i+0x15e>
 800a150:	2301      	movs	r3, #1
 800a152:	4632      	mov	r2, r6
 800a154:	4649      	mov	r1, r9
 800a156:	4640      	mov	r0, r8
 800a158:	47d0      	blx	sl
 800a15a:	3001      	adds	r0, #1
 800a15c:	d09d      	beq.n	800a09a <_printf_i+0x15a>
 800a15e:	3501      	adds	r5, #1
 800a160:	68e3      	ldr	r3, [r4, #12]
 800a162:	9903      	ldr	r1, [sp, #12]
 800a164:	1a5b      	subs	r3, r3, r1
 800a166:	42ab      	cmp	r3, r5
 800a168:	dcf2      	bgt.n	800a150 <_printf_i+0x210>
 800a16a:	e7eb      	b.n	800a144 <_printf_i+0x204>
 800a16c:	2500      	movs	r5, #0
 800a16e:	f104 0619 	add.w	r6, r4, #25
 800a172:	e7f5      	b.n	800a160 <_printf_i+0x220>
 800a174:	0800eb14 	.word	0x0800eb14
 800a178:	0800eb25 	.word	0x0800eb25

0800a17c <_scanf_float>:
 800a17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a180:	b087      	sub	sp, #28
 800a182:	4691      	mov	r9, r2
 800a184:	9303      	str	r3, [sp, #12]
 800a186:	688b      	ldr	r3, [r1, #8]
 800a188:	1e5a      	subs	r2, r3, #1
 800a18a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a18e:	bf81      	itttt	hi
 800a190:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a194:	eb03 0b05 	addhi.w	fp, r3, r5
 800a198:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a19c:	608b      	strhi	r3, [r1, #8]
 800a19e:	680b      	ldr	r3, [r1, #0]
 800a1a0:	460a      	mov	r2, r1
 800a1a2:	f04f 0500 	mov.w	r5, #0
 800a1a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a1aa:	f842 3b1c 	str.w	r3, [r2], #28
 800a1ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a1b2:	4680      	mov	r8, r0
 800a1b4:	460c      	mov	r4, r1
 800a1b6:	bf98      	it	ls
 800a1b8:	f04f 0b00 	movls.w	fp, #0
 800a1bc:	9201      	str	r2, [sp, #4]
 800a1be:	4616      	mov	r6, r2
 800a1c0:	46aa      	mov	sl, r5
 800a1c2:	462f      	mov	r7, r5
 800a1c4:	9502      	str	r5, [sp, #8]
 800a1c6:	68a2      	ldr	r2, [r4, #8]
 800a1c8:	b15a      	cbz	r2, 800a1e2 <_scanf_float+0x66>
 800a1ca:	f8d9 3000 	ldr.w	r3, [r9]
 800a1ce:	781b      	ldrb	r3, [r3, #0]
 800a1d0:	2b4e      	cmp	r3, #78	@ 0x4e
 800a1d2:	d863      	bhi.n	800a29c <_scanf_float+0x120>
 800a1d4:	2b40      	cmp	r3, #64	@ 0x40
 800a1d6:	d83b      	bhi.n	800a250 <_scanf_float+0xd4>
 800a1d8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a1dc:	b2c8      	uxtb	r0, r1
 800a1de:	280e      	cmp	r0, #14
 800a1e0:	d939      	bls.n	800a256 <_scanf_float+0xda>
 800a1e2:	b11f      	cbz	r7, 800a1ec <_scanf_float+0x70>
 800a1e4:	6823      	ldr	r3, [r4, #0]
 800a1e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1ea:	6023      	str	r3, [r4, #0]
 800a1ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1f0:	f1ba 0f01 	cmp.w	sl, #1
 800a1f4:	f200 8114 	bhi.w	800a420 <_scanf_float+0x2a4>
 800a1f8:	9b01      	ldr	r3, [sp, #4]
 800a1fa:	429e      	cmp	r6, r3
 800a1fc:	f200 8105 	bhi.w	800a40a <_scanf_float+0x28e>
 800a200:	2001      	movs	r0, #1
 800a202:	b007      	add	sp, #28
 800a204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a208:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a20c:	2a0d      	cmp	r2, #13
 800a20e:	d8e8      	bhi.n	800a1e2 <_scanf_float+0x66>
 800a210:	a101      	add	r1, pc, #4	@ (adr r1, 800a218 <_scanf_float+0x9c>)
 800a212:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a216:	bf00      	nop
 800a218:	0800a361 	.word	0x0800a361
 800a21c:	0800a1e3 	.word	0x0800a1e3
 800a220:	0800a1e3 	.word	0x0800a1e3
 800a224:	0800a1e3 	.word	0x0800a1e3
 800a228:	0800a3bd 	.word	0x0800a3bd
 800a22c:	0800a397 	.word	0x0800a397
 800a230:	0800a1e3 	.word	0x0800a1e3
 800a234:	0800a1e3 	.word	0x0800a1e3
 800a238:	0800a36f 	.word	0x0800a36f
 800a23c:	0800a1e3 	.word	0x0800a1e3
 800a240:	0800a1e3 	.word	0x0800a1e3
 800a244:	0800a1e3 	.word	0x0800a1e3
 800a248:	0800a1e3 	.word	0x0800a1e3
 800a24c:	0800a32b 	.word	0x0800a32b
 800a250:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a254:	e7da      	b.n	800a20c <_scanf_float+0x90>
 800a256:	290e      	cmp	r1, #14
 800a258:	d8c3      	bhi.n	800a1e2 <_scanf_float+0x66>
 800a25a:	a001      	add	r0, pc, #4	@ (adr r0, 800a260 <_scanf_float+0xe4>)
 800a25c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a260:	0800a31b 	.word	0x0800a31b
 800a264:	0800a1e3 	.word	0x0800a1e3
 800a268:	0800a31b 	.word	0x0800a31b
 800a26c:	0800a3ab 	.word	0x0800a3ab
 800a270:	0800a1e3 	.word	0x0800a1e3
 800a274:	0800a2bd 	.word	0x0800a2bd
 800a278:	0800a301 	.word	0x0800a301
 800a27c:	0800a301 	.word	0x0800a301
 800a280:	0800a301 	.word	0x0800a301
 800a284:	0800a301 	.word	0x0800a301
 800a288:	0800a301 	.word	0x0800a301
 800a28c:	0800a301 	.word	0x0800a301
 800a290:	0800a301 	.word	0x0800a301
 800a294:	0800a301 	.word	0x0800a301
 800a298:	0800a301 	.word	0x0800a301
 800a29c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a29e:	d809      	bhi.n	800a2b4 <_scanf_float+0x138>
 800a2a0:	2b60      	cmp	r3, #96	@ 0x60
 800a2a2:	d8b1      	bhi.n	800a208 <_scanf_float+0x8c>
 800a2a4:	2b54      	cmp	r3, #84	@ 0x54
 800a2a6:	d07b      	beq.n	800a3a0 <_scanf_float+0x224>
 800a2a8:	2b59      	cmp	r3, #89	@ 0x59
 800a2aa:	d19a      	bne.n	800a1e2 <_scanf_float+0x66>
 800a2ac:	2d07      	cmp	r5, #7
 800a2ae:	d198      	bne.n	800a1e2 <_scanf_float+0x66>
 800a2b0:	2508      	movs	r5, #8
 800a2b2:	e02f      	b.n	800a314 <_scanf_float+0x198>
 800a2b4:	2b74      	cmp	r3, #116	@ 0x74
 800a2b6:	d073      	beq.n	800a3a0 <_scanf_float+0x224>
 800a2b8:	2b79      	cmp	r3, #121	@ 0x79
 800a2ba:	e7f6      	b.n	800a2aa <_scanf_float+0x12e>
 800a2bc:	6821      	ldr	r1, [r4, #0]
 800a2be:	05c8      	lsls	r0, r1, #23
 800a2c0:	d51e      	bpl.n	800a300 <_scanf_float+0x184>
 800a2c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a2c6:	6021      	str	r1, [r4, #0]
 800a2c8:	3701      	adds	r7, #1
 800a2ca:	f1bb 0f00 	cmp.w	fp, #0
 800a2ce:	d003      	beq.n	800a2d8 <_scanf_float+0x15c>
 800a2d0:	3201      	adds	r2, #1
 800a2d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a2d6:	60a2      	str	r2, [r4, #8]
 800a2d8:	68a3      	ldr	r3, [r4, #8]
 800a2da:	3b01      	subs	r3, #1
 800a2dc:	60a3      	str	r3, [r4, #8]
 800a2de:	6923      	ldr	r3, [r4, #16]
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	6123      	str	r3, [r4, #16]
 800a2e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f8c9 3004 	str.w	r3, [r9, #4]
 800a2f0:	f340 8082 	ble.w	800a3f8 <_scanf_float+0x27c>
 800a2f4:	f8d9 3000 	ldr.w	r3, [r9]
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	f8c9 3000 	str.w	r3, [r9]
 800a2fe:	e762      	b.n	800a1c6 <_scanf_float+0x4a>
 800a300:	eb1a 0105 	adds.w	r1, sl, r5
 800a304:	f47f af6d 	bne.w	800a1e2 <_scanf_float+0x66>
 800a308:	6822      	ldr	r2, [r4, #0]
 800a30a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a30e:	6022      	str	r2, [r4, #0]
 800a310:	460d      	mov	r5, r1
 800a312:	468a      	mov	sl, r1
 800a314:	f806 3b01 	strb.w	r3, [r6], #1
 800a318:	e7de      	b.n	800a2d8 <_scanf_float+0x15c>
 800a31a:	6822      	ldr	r2, [r4, #0]
 800a31c:	0610      	lsls	r0, r2, #24
 800a31e:	f57f af60 	bpl.w	800a1e2 <_scanf_float+0x66>
 800a322:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a326:	6022      	str	r2, [r4, #0]
 800a328:	e7f4      	b.n	800a314 <_scanf_float+0x198>
 800a32a:	f1ba 0f00 	cmp.w	sl, #0
 800a32e:	d10c      	bne.n	800a34a <_scanf_float+0x1ce>
 800a330:	b977      	cbnz	r7, 800a350 <_scanf_float+0x1d4>
 800a332:	6822      	ldr	r2, [r4, #0]
 800a334:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a338:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a33c:	d108      	bne.n	800a350 <_scanf_float+0x1d4>
 800a33e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a342:	6022      	str	r2, [r4, #0]
 800a344:	f04f 0a01 	mov.w	sl, #1
 800a348:	e7e4      	b.n	800a314 <_scanf_float+0x198>
 800a34a:	f1ba 0f02 	cmp.w	sl, #2
 800a34e:	d050      	beq.n	800a3f2 <_scanf_float+0x276>
 800a350:	2d01      	cmp	r5, #1
 800a352:	d002      	beq.n	800a35a <_scanf_float+0x1de>
 800a354:	2d04      	cmp	r5, #4
 800a356:	f47f af44 	bne.w	800a1e2 <_scanf_float+0x66>
 800a35a:	3501      	adds	r5, #1
 800a35c:	b2ed      	uxtb	r5, r5
 800a35e:	e7d9      	b.n	800a314 <_scanf_float+0x198>
 800a360:	f1ba 0f01 	cmp.w	sl, #1
 800a364:	f47f af3d 	bne.w	800a1e2 <_scanf_float+0x66>
 800a368:	f04f 0a02 	mov.w	sl, #2
 800a36c:	e7d2      	b.n	800a314 <_scanf_float+0x198>
 800a36e:	b975      	cbnz	r5, 800a38e <_scanf_float+0x212>
 800a370:	2f00      	cmp	r7, #0
 800a372:	f47f af37 	bne.w	800a1e4 <_scanf_float+0x68>
 800a376:	6822      	ldr	r2, [r4, #0]
 800a378:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a37c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a380:	f040 8103 	bne.w	800a58a <_scanf_float+0x40e>
 800a384:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a388:	6022      	str	r2, [r4, #0]
 800a38a:	2501      	movs	r5, #1
 800a38c:	e7c2      	b.n	800a314 <_scanf_float+0x198>
 800a38e:	2d03      	cmp	r5, #3
 800a390:	d0e3      	beq.n	800a35a <_scanf_float+0x1de>
 800a392:	2d05      	cmp	r5, #5
 800a394:	e7df      	b.n	800a356 <_scanf_float+0x1da>
 800a396:	2d02      	cmp	r5, #2
 800a398:	f47f af23 	bne.w	800a1e2 <_scanf_float+0x66>
 800a39c:	2503      	movs	r5, #3
 800a39e:	e7b9      	b.n	800a314 <_scanf_float+0x198>
 800a3a0:	2d06      	cmp	r5, #6
 800a3a2:	f47f af1e 	bne.w	800a1e2 <_scanf_float+0x66>
 800a3a6:	2507      	movs	r5, #7
 800a3a8:	e7b4      	b.n	800a314 <_scanf_float+0x198>
 800a3aa:	6822      	ldr	r2, [r4, #0]
 800a3ac:	0591      	lsls	r1, r2, #22
 800a3ae:	f57f af18 	bpl.w	800a1e2 <_scanf_float+0x66>
 800a3b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a3b6:	6022      	str	r2, [r4, #0]
 800a3b8:	9702      	str	r7, [sp, #8]
 800a3ba:	e7ab      	b.n	800a314 <_scanf_float+0x198>
 800a3bc:	6822      	ldr	r2, [r4, #0]
 800a3be:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a3c2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a3c6:	d005      	beq.n	800a3d4 <_scanf_float+0x258>
 800a3c8:	0550      	lsls	r0, r2, #21
 800a3ca:	f57f af0a 	bpl.w	800a1e2 <_scanf_float+0x66>
 800a3ce:	2f00      	cmp	r7, #0
 800a3d0:	f000 80db 	beq.w	800a58a <_scanf_float+0x40e>
 800a3d4:	0591      	lsls	r1, r2, #22
 800a3d6:	bf58      	it	pl
 800a3d8:	9902      	ldrpl	r1, [sp, #8]
 800a3da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a3de:	bf58      	it	pl
 800a3e0:	1a79      	subpl	r1, r7, r1
 800a3e2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a3e6:	bf58      	it	pl
 800a3e8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a3ec:	6022      	str	r2, [r4, #0]
 800a3ee:	2700      	movs	r7, #0
 800a3f0:	e790      	b.n	800a314 <_scanf_float+0x198>
 800a3f2:	f04f 0a03 	mov.w	sl, #3
 800a3f6:	e78d      	b.n	800a314 <_scanf_float+0x198>
 800a3f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a3fc:	4649      	mov	r1, r9
 800a3fe:	4640      	mov	r0, r8
 800a400:	4798      	blx	r3
 800a402:	2800      	cmp	r0, #0
 800a404:	f43f aedf 	beq.w	800a1c6 <_scanf_float+0x4a>
 800a408:	e6eb      	b.n	800a1e2 <_scanf_float+0x66>
 800a40a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a40e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a412:	464a      	mov	r2, r9
 800a414:	4640      	mov	r0, r8
 800a416:	4798      	blx	r3
 800a418:	6923      	ldr	r3, [r4, #16]
 800a41a:	3b01      	subs	r3, #1
 800a41c:	6123      	str	r3, [r4, #16]
 800a41e:	e6eb      	b.n	800a1f8 <_scanf_float+0x7c>
 800a420:	1e6b      	subs	r3, r5, #1
 800a422:	2b06      	cmp	r3, #6
 800a424:	d824      	bhi.n	800a470 <_scanf_float+0x2f4>
 800a426:	2d02      	cmp	r5, #2
 800a428:	d836      	bhi.n	800a498 <_scanf_float+0x31c>
 800a42a:	9b01      	ldr	r3, [sp, #4]
 800a42c:	429e      	cmp	r6, r3
 800a42e:	f67f aee7 	bls.w	800a200 <_scanf_float+0x84>
 800a432:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a436:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a43a:	464a      	mov	r2, r9
 800a43c:	4640      	mov	r0, r8
 800a43e:	4798      	blx	r3
 800a440:	6923      	ldr	r3, [r4, #16]
 800a442:	3b01      	subs	r3, #1
 800a444:	6123      	str	r3, [r4, #16]
 800a446:	e7f0      	b.n	800a42a <_scanf_float+0x2ae>
 800a448:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a44c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a450:	464a      	mov	r2, r9
 800a452:	4640      	mov	r0, r8
 800a454:	4798      	blx	r3
 800a456:	6923      	ldr	r3, [r4, #16]
 800a458:	3b01      	subs	r3, #1
 800a45a:	6123      	str	r3, [r4, #16]
 800a45c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a460:	fa5f fa8a 	uxtb.w	sl, sl
 800a464:	f1ba 0f02 	cmp.w	sl, #2
 800a468:	d1ee      	bne.n	800a448 <_scanf_float+0x2cc>
 800a46a:	3d03      	subs	r5, #3
 800a46c:	b2ed      	uxtb	r5, r5
 800a46e:	1b76      	subs	r6, r6, r5
 800a470:	6823      	ldr	r3, [r4, #0]
 800a472:	05da      	lsls	r2, r3, #23
 800a474:	d530      	bpl.n	800a4d8 <_scanf_float+0x35c>
 800a476:	055b      	lsls	r3, r3, #21
 800a478:	d511      	bpl.n	800a49e <_scanf_float+0x322>
 800a47a:	9b01      	ldr	r3, [sp, #4]
 800a47c:	429e      	cmp	r6, r3
 800a47e:	f67f aebf 	bls.w	800a200 <_scanf_float+0x84>
 800a482:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a486:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a48a:	464a      	mov	r2, r9
 800a48c:	4640      	mov	r0, r8
 800a48e:	4798      	blx	r3
 800a490:	6923      	ldr	r3, [r4, #16]
 800a492:	3b01      	subs	r3, #1
 800a494:	6123      	str	r3, [r4, #16]
 800a496:	e7f0      	b.n	800a47a <_scanf_float+0x2fe>
 800a498:	46aa      	mov	sl, r5
 800a49a:	46b3      	mov	fp, r6
 800a49c:	e7de      	b.n	800a45c <_scanf_float+0x2e0>
 800a49e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a4a2:	6923      	ldr	r3, [r4, #16]
 800a4a4:	2965      	cmp	r1, #101	@ 0x65
 800a4a6:	f103 33ff 	add.w	r3, r3, #4294967295
 800a4aa:	f106 35ff 	add.w	r5, r6, #4294967295
 800a4ae:	6123      	str	r3, [r4, #16]
 800a4b0:	d00c      	beq.n	800a4cc <_scanf_float+0x350>
 800a4b2:	2945      	cmp	r1, #69	@ 0x45
 800a4b4:	d00a      	beq.n	800a4cc <_scanf_float+0x350>
 800a4b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4ba:	464a      	mov	r2, r9
 800a4bc:	4640      	mov	r0, r8
 800a4be:	4798      	blx	r3
 800a4c0:	6923      	ldr	r3, [r4, #16]
 800a4c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	1eb5      	subs	r5, r6, #2
 800a4ca:	6123      	str	r3, [r4, #16]
 800a4cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4d0:	464a      	mov	r2, r9
 800a4d2:	4640      	mov	r0, r8
 800a4d4:	4798      	blx	r3
 800a4d6:	462e      	mov	r6, r5
 800a4d8:	6822      	ldr	r2, [r4, #0]
 800a4da:	f012 0210 	ands.w	r2, r2, #16
 800a4de:	d001      	beq.n	800a4e4 <_scanf_float+0x368>
 800a4e0:	2000      	movs	r0, #0
 800a4e2:	e68e      	b.n	800a202 <_scanf_float+0x86>
 800a4e4:	7032      	strb	r2, [r6, #0]
 800a4e6:	6823      	ldr	r3, [r4, #0]
 800a4e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a4ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a4f0:	d125      	bne.n	800a53e <_scanf_float+0x3c2>
 800a4f2:	9b02      	ldr	r3, [sp, #8]
 800a4f4:	429f      	cmp	r7, r3
 800a4f6:	d00a      	beq.n	800a50e <_scanf_float+0x392>
 800a4f8:	1bda      	subs	r2, r3, r7
 800a4fa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a4fe:	429e      	cmp	r6, r3
 800a500:	bf28      	it	cs
 800a502:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a506:	4922      	ldr	r1, [pc, #136]	@ (800a590 <_scanf_float+0x414>)
 800a508:	4630      	mov	r0, r6
 800a50a:	f000 f907 	bl	800a71c <siprintf>
 800a50e:	9901      	ldr	r1, [sp, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	4640      	mov	r0, r8
 800a514:	f002 fce4 	bl	800cee0 <_strtod_r>
 800a518:	9b03      	ldr	r3, [sp, #12]
 800a51a:	6821      	ldr	r1, [r4, #0]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f011 0f02 	tst.w	r1, #2
 800a522:	ec57 6b10 	vmov	r6, r7, d0
 800a526:	f103 0204 	add.w	r2, r3, #4
 800a52a:	d015      	beq.n	800a558 <_scanf_float+0x3dc>
 800a52c:	9903      	ldr	r1, [sp, #12]
 800a52e:	600a      	str	r2, [r1, #0]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	e9c3 6700 	strd	r6, r7, [r3]
 800a536:	68e3      	ldr	r3, [r4, #12]
 800a538:	3301      	adds	r3, #1
 800a53a:	60e3      	str	r3, [r4, #12]
 800a53c:	e7d0      	b.n	800a4e0 <_scanf_float+0x364>
 800a53e:	9b04      	ldr	r3, [sp, #16]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d0e4      	beq.n	800a50e <_scanf_float+0x392>
 800a544:	9905      	ldr	r1, [sp, #20]
 800a546:	230a      	movs	r3, #10
 800a548:	3101      	adds	r1, #1
 800a54a:	4640      	mov	r0, r8
 800a54c:	f002 fd48 	bl	800cfe0 <_strtol_r>
 800a550:	9b04      	ldr	r3, [sp, #16]
 800a552:	9e05      	ldr	r6, [sp, #20]
 800a554:	1ac2      	subs	r2, r0, r3
 800a556:	e7d0      	b.n	800a4fa <_scanf_float+0x37e>
 800a558:	f011 0f04 	tst.w	r1, #4
 800a55c:	9903      	ldr	r1, [sp, #12]
 800a55e:	600a      	str	r2, [r1, #0]
 800a560:	d1e6      	bne.n	800a530 <_scanf_float+0x3b4>
 800a562:	681d      	ldr	r5, [r3, #0]
 800a564:	4632      	mov	r2, r6
 800a566:	463b      	mov	r3, r7
 800a568:	4630      	mov	r0, r6
 800a56a:	4639      	mov	r1, r7
 800a56c:	f7f6 faee 	bl	8000b4c <__aeabi_dcmpun>
 800a570:	b128      	cbz	r0, 800a57e <_scanf_float+0x402>
 800a572:	4808      	ldr	r0, [pc, #32]	@ (800a594 <_scanf_float+0x418>)
 800a574:	f000 fa8c 	bl	800aa90 <nanf>
 800a578:	ed85 0a00 	vstr	s0, [r5]
 800a57c:	e7db      	b.n	800a536 <_scanf_float+0x3ba>
 800a57e:	4630      	mov	r0, r6
 800a580:	4639      	mov	r1, r7
 800a582:	f7f6 fb41 	bl	8000c08 <__aeabi_d2f>
 800a586:	6028      	str	r0, [r5, #0]
 800a588:	e7d5      	b.n	800a536 <_scanf_float+0x3ba>
 800a58a:	2700      	movs	r7, #0
 800a58c:	e62e      	b.n	800a1ec <_scanf_float+0x70>
 800a58e:	bf00      	nop
 800a590:	0800eb36 	.word	0x0800eb36
 800a594:	0800ebe7 	.word	0x0800ebe7

0800a598 <std>:
 800a598:	2300      	movs	r3, #0
 800a59a:	b510      	push	{r4, lr}
 800a59c:	4604      	mov	r4, r0
 800a59e:	e9c0 3300 	strd	r3, r3, [r0]
 800a5a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5a6:	6083      	str	r3, [r0, #8]
 800a5a8:	8181      	strh	r1, [r0, #12]
 800a5aa:	6643      	str	r3, [r0, #100]	@ 0x64
 800a5ac:	81c2      	strh	r2, [r0, #14]
 800a5ae:	6183      	str	r3, [r0, #24]
 800a5b0:	4619      	mov	r1, r3
 800a5b2:	2208      	movs	r2, #8
 800a5b4:	305c      	adds	r0, #92	@ 0x5c
 800a5b6:	f000 f981 	bl	800a8bc <memset>
 800a5ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a5f0 <std+0x58>)
 800a5bc:	6263      	str	r3, [r4, #36]	@ 0x24
 800a5be:	4b0d      	ldr	r3, [pc, #52]	@ (800a5f4 <std+0x5c>)
 800a5c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a5c2:	4b0d      	ldr	r3, [pc, #52]	@ (800a5f8 <std+0x60>)
 800a5c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a5c6:	4b0d      	ldr	r3, [pc, #52]	@ (800a5fc <std+0x64>)
 800a5c8:	6323      	str	r3, [r4, #48]	@ 0x30
 800a5ca:	4b0d      	ldr	r3, [pc, #52]	@ (800a600 <std+0x68>)
 800a5cc:	6224      	str	r4, [r4, #32]
 800a5ce:	429c      	cmp	r4, r3
 800a5d0:	d006      	beq.n	800a5e0 <std+0x48>
 800a5d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a5d6:	4294      	cmp	r4, r2
 800a5d8:	d002      	beq.n	800a5e0 <std+0x48>
 800a5da:	33d0      	adds	r3, #208	@ 0xd0
 800a5dc:	429c      	cmp	r4, r3
 800a5de:	d105      	bne.n	800a5ec <std+0x54>
 800a5e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a5e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5e8:	f000 ba40 	b.w	800aa6c <__retarget_lock_init_recursive>
 800a5ec:	bd10      	pop	{r4, pc}
 800a5ee:	bf00      	nop
 800a5f0:	0800a7b9 	.word	0x0800a7b9
 800a5f4:	0800a7df 	.word	0x0800a7df
 800a5f8:	0800a817 	.word	0x0800a817
 800a5fc:	0800a83b 	.word	0x0800a83b
 800a600:	20001f14 	.word	0x20001f14

0800a604 <stdio_exit_handler>:
 800a604:	4a02      	ldr	r2, [pc, #8]	@ (800a610 <stdio_exit_handler+0xc>)
 800a606:	4903      	ldr	r1, [pc, #12]	@ (800a614 <stdio_exit_handler+0x10>)
 800a608:	4803      	ldr	r0, [pc, #12]	@ (800a618 <stdio_exit_handler+0x14>)
 800a60a:	f000 b869 	b.w	800a6e0 <_fwalk_sglue>
 800a60e:	bf00      	nop
 800a610:	2000002c 	.word	0x2000002c
 800a614:	0800d9d9 	.word	0x0800d9d9
 800a618:	2000003c 	.word	0x2000003c

0800a61c <cleanup_stdio>:
 800a61c:	6841      	ldr	r1, [r0, #4]
 800a61e:	4b0c      	ldr	r3, [pc, #48]	@ (800a650 <cleanup_stdio+0x34>)
 800a620:	4299      	cmp	r1, r3
 800a622:	b510      	push	{r4, lr}
 800a624:	4604      	mov	r4, r0
 800a626:	d001      	beq.n	800a62c <cleanup_stdio+0x10>
 800a628:	f003 f9d6 	bl	800d9d8 <_fflush_r>
 800a62c:	68a1      	ldr	r1, [r4, #8]
 800a62e:	4b09      	ldr	r3, [pc, #36]	@ (800a654 <cleanup_stdio+0x38>)
 800a630:	4299      	cmp	r1, r3
 800a632:	d002      	beq.n	800a63a <cleanup_stdio+0x1e>
 800a634:	4620      	mov	r0, r4
 800a636:	f003 f9cf 	bl	800d9d8 <_fflush_r>
 800a63a:	68e1      	ldr	r1, [r4, #12]
 800a63c:	4b06      	ldr	r3, [pc, #24]	@ (800a658 <cleanup_stdio+0x3c>)
 800a63e:	4299      	cmp	r1, r3
 800a640:	d004      	beq.n	800a64c <cleanup_stdio+0x30>
 800a642:	4620      	mov	r0, r4
 800a644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a648:	f003 b9c6 	b.w	800d9d8 <_fflush_r>
 800a64c:	bd10      	pop	{r4, pc}
 800a64e:	bf00      	nop
 800a650:	20001f14 	.word	0x20001f14
 800a654:	20001f7c 	.word	0x20001f7c
 800a658:	20001fe4 	.word	0x20001fe4

0800a65c <global_stdio_init.part.0>:
 800a65c:	b510      	push	{r4, lr}
 800a65e:	4b0b      	ldr	r3, [pc, #44]	@ (800a68c <global_stdio_init.part.0+0x30>)
 800a660:	4c0b      	ldr	r4, [pc, #44]	@ (800a690 <global_stdio_init.part.0+0x34>)
 800a662:	4a0c      	ldr	r2, [pc, #48]	@ (800a694 <global_stdio_init.part.0+0x38>)
 800a664:	601a      	str	r2, [r3, #0]
 800a666:	4620      	mov	r0, r4
 800a668:	2200      	movs	r2, #0
 800a66a:	2104      	movs	r1, #4
 800a66c:	f7ff ff94 	bl	800a598 <std>
 800a670:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a674:	2201      	movs	r2, #1
 800a676:	2109      	movs	r1, #9
 800a678:	f7ff ff8e 	bl	800a598 <std>
 800a67c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a680:	2202      	movs	r2, #2
 800a682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a686:	2112      	movs	r1, #18
 800a688:	f7ff bf86 	b.w	800a598 <std>
 800a68c:	2000204c 	.word	0x2000204c
 800a690:	20001f14 	.word	0x20001f14
 800a694:	0800a605 	.word	0x0800a605

0800a698 <__sfp_lock_acquire>:
 800a698:	4801      	ldr	r0, [pc, #4]	@ (800a6a0 <__sfp_lock_acquire+0x8>)
 800a69a:	f000 b9e8 	b.w	800aa6e <__retarget_lock_acquire_recursive>
 800a69e:	bf00      	nop
 800a6a0:	20002055 	.word	0x20002055

0800a6a4 <__sfp_lock_release>:
 800a6a4:	4801      	ldr	r0, [pc, #4]	@ (800a6ac <__sfp_lock_release+0x8>)
 800a6a6:	f000 b9e3 	b.w	800aa70 <__retarget_lock_release_recursive>
 800a6aa:	bf00      	nop
 800a6ac:	20002055 	.word	0x20002055

0800a6b0 <__sinit>:
 800a6b0:	b510      	push	{r4, lr}
 800a6b2:	4604      	mov	r4, r0
 800a6b4:	f7ff fff0 	bl	800a698 <__sfp_lock_acquire>
 800a6b8:	6a23      	ldr	r3, [r4, #32]
 800a6ba:	b11b      	cbz	r3, 800a6c4 <__sinit+0x14>
 800a6bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6c0:	f7ff bff0 	b.w	800a6a4 <__sfp_lock_release>
 800a6c4:	4b04      	ldr	r3, [pc, #16]	@ (800a6d8 <__sinit+0x28>)
 800a6c6:	6223      	str	r3, [r4, #32]
 800a6c8:	4b04      	ldr	r3, [pc, #16]	@ (800a6dc <__sinit+0x2c>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d1f5      	bne.n	800a6bc <__sinit+0xc>
 800a6d0:	f7ff ffc4 	bl	800a65c <global_stdio_init.part.0>
 800a6d4:	e7f2      	b.n	800a6bc <__sinit+0xc>
 800a6d6:	bf00      	nop
 800a6d8:	0800a61d 	.word	0x0800a61d
 800a6dc:	2000204c 	.word	0x2000204c

0800a6e0 <_fwalk_sglue>:
 800a6e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6e4:	4607      	mov	r7, r0
 800a6e6:	4688      	mov	r8, r1
 800a6e8:	4614      	mov	r4, r2
 800a6ea:	2600      	movs	r6, #0
 800a6ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a6f0:	f1b9 0901 	subs.w	r9, r9, #1
 800a6f4:	d505      	bpl.n	800a702 <_fwalk_sglue+0x22>
 800a6f6:	6824      	ldr	r4, [r4, #0]
 800a6f8:	2c00      	cmp	r4, #0
 800a6fa:	d1f7      	bne.n	800a6ec <_fwalk_sglue+0xc>
 800a6fc:	4630      	mov	r0, r6
 800a6fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a702:	89ab      	ldrh	r3, [r5, #12]
 800a704:	2b01      	cmp	r3, #1
 800a706:	d907      	bls.n	800a718 <_fwalk_sglue+0x38>
 800a708:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a70c:	3301      	adds	r3, #1
 800a70e:	d003      	beq.n	800a718 <_fwalk_sglue+0x38>
 800a710:	4629      	mov	r1, r5
 800a712:	4638      	mov	r0, r7
 800a714:	47c0      	blx	r8
 800a716:	4306      	orrs	r6, r0
 800a718:	3568      	adds	r5, #104	@ 0x68
 800a71a:	e7e9      	b.n	800a6f0 <_fwalk_sglue+0x10>

0800a71c <siprintf>:
 800a71c:	b40e      	push	{r1, r2, r3}
 800a71e:	b510      	push	{r4, lr}
 800a720:	b09d      	sub	sp, #116	@ 0x74
 800a722:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a724:	9002      	str	r0, [sp, #8]
 800a726:	9006      	str	r0, [sp, #24]
 800a728:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a72c:	480a      	ldr	r0, [pc, #40]	@ (800a758 <siprintf+0x3c>)
 800a72e:	9107      	str	r1, [sp, #28]
 800a730:	9104      	str	r1, [sp, #16]
 800a732:	490a      	ldr	r1, [pc, #40]	@ (800a75c <siprintf+0x40>)
 800a734:	f853 2b04 	ldr.w	r2, [r3], #4
 800a738:	9105      	str	r1, [sp, #20]
 800a73a:	2400      	movs	r4, #0
 800a73c:	a902      	add	r1, sp, #8
 800a73e:	6800      	ldr	r0, [r0, #0]
 800a740:	9301      	str	r3, [sp, #4]
 800a742:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a744:	f002 fcaa 	bl	800d09c <_svfiprintf_r>
 800a748:	9b02      	ldr	r3, [sp, #8]
 800a74a:	701c      	strb	r4, [r3, #0]
 800a74c:	b01d      	add	sp, #116	@ 0x74
 800a74e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a752:	b003      	add	sp, #12
 800a754:	4770      	bx	lr
 800a756:	bf00      	nop
 800a758:	20000038 	.word	0x20000038
 800a75c:	ffff0208 	.word	0xffff0208

0800a760 <siscanf>:
 800a760:	b40e      	push	{r1, r2, r3}
 800a762:	b570      	push	{r4, r5, r6, lr}
 800a764:	b09d      	sub	sp, #116	@ 0x74
 800a766:	ac21      	add	r4, sp, #132	@ 0x84
 800a768:	2500      	movs	r5, #0
 800a76a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a76e:	f854 6b04 	ldr.w	r6, [r4], #4
 800a772:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a776:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a778:	9002      	str	r0, [sp, #8]
 800a77a:	9006      	str	r0, [sp, #24]
 800a77c:	f7f5 fd88 	bl	8000290 <strlen>
 800a780:	4b0b      	ldr	r3, [pc, #44]	@ (800a7b0 <siscanf+0x50>)
 800a782:	9003      	str	r0, [sp, #12]
 800a784:	9007      	str	r0, [sp, #28]
 800a786:	480b      	ldr	r0, [pc, #44]	@ (800a7b4 <siscanf+0x54>)
 800a788:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a78a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a78e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a792:	4632      	mov	r2, r6
 800a794:	4623      	mov	r3, r4
 800a796:	a902      	add	r1, sp, #8
 800a798:	6800      	ldr	r0, [r0, #0]
 800a79a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a79c:	9514      	str	r5, [sp, #80]	@ 0x50
 800a79e:	9401      	str	r4, [sp, #4]
 800a7a0:	f002 fdd2 	bl	800d348 <__ssvfiscanf_r>
 800a7a4:	b01d      	add	sp, #116	@ 0x74
 800a7a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a7aa:	b003      	add	sp, #12
 800a7ac:	4770      	bx	lr
 800a7ae:	bf00      	nop
 800a7b0:	0800a7db 	.word	0x0800a7db
 800a7b4:	20000038 	.word	0x20000038

0800a7b8 <__sread>:
 800a7b8:	b510      	push	{r4, lr}
 800a7ba:	460c      	mov	r4, r1
 800a7bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7c0:	f000 f906 	bl	800a9d0 <_read_r>
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	bfab      	itete	ge
 800a7c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a7ca:	89a3      	ldrhlt	r3, [r4, #12]
 800a7cc:	181b      	addge	r3, r3, r0
 800a7ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a7d2:	bfac      	ite	ge
 800a7d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a7d6:	81a3      	strhlt	r3, [r4, #12]
 800a7d8:	bd10      	pop	{r4, pc}

0800a7da <__seofread>:
 800a7da:	2000      	movs	r0, #0
 800a7dc:	4770      	bx	lr

0800a7de <__swrite>:
 800a7de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7e2:	461f      	mov	r7, r3
 800a7e4:	898b      	ldrh	r3, [r1, #12]
 800a7e6:	05db      	lsls	r3, r3, #23
 800a7e8:	4605      	mov	r5, r0
 800a7ea:	460c      	mov	r4, r1
 800a7ec:	4616      	mov	r6, r2
 800a7ee:	d505      	bpl.n	800a7fc <__swrite+0x1e>
 800a7f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f4:	2302      	movs	r3, #2
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f000 f8d8 	bl	800a9ac <_lseek_r>
 800a7fc:	89a3      	ldrh	r3, [r4, #12]
 800a7fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a802:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a806:	81a3      	strh	r3, [r4, #12]
 800a808:	4632      	mov	r2, r6
 800a80a:	463b      	mov	r3, r7
 800a80c:	4628      	mov	r0, r5
 800a80e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a812:	f000 b8ef 	b.w	800a9f4 <_write_r>

0800a816 <__sseek>:
 800a816:	b510      	push	{r4, lr}
 800a818:	460c      	mov	r4, r1
 800a81a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a81e:	f000 f8c5 	bl	800a9ac <_lseek_r>
 800a822:	1c43      	adds	r3, r0, #1
 800a824:	89a3      	ldrh	r3, [r4, #12]
 800a826:	bf15      	itete	ne
 800a828:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a82a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a82e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a832:	81a3      	strheq	r3, [r4, #12]
 800a834:	bf18      	it	ne
 800a836:	81a3      	strhne	r3, [r4, #12]
 800a838:	bd10      	pop	{r4, pc}

0800a83a <__sclose>:
 800a83a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a83e:	f000 b8a5 	b.w	800a98c <_close_r>

0800a842 <_vsniprintf_r>:
 800a842:	b530      	push	{r4, r5, lr}
 800a844:	4614      	mov	r4, r2
 800a846:	2c00      	cmp	r4, #0
 800a848:	b09b      	sub	sp, #108	@ 0x6c
 800a84a:	4605      	mov	r5, r0
 800a84c:	461a      	mov	r2, r3
 800a84e:	da05      	bge.n	800a85c <_vsniprintf_r+0x1a>
 800a850:	238b      	movs	r3, #139	@ 0x8b
 800a852:	6003      	str	r3, [r0, #0]
 800a854:	f04f 30ff 	mov.w	r0, #4294967295
 800a858:	b01b      	add	sp, #108	@ 0x6c
 800a85a:	bd30      	pop	{r4, r5, pc}
 800a85c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a860:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a864:	f04f 0300 	mov.w	r3, #0
 800a868:	9319      	str	r3, [sp, #100]	@ 0x64
 800a86a:	bf14      	ite	ne
 800a86c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a870:	4623      	moveq	r3, r4
 800a872:	9302      	str	r3, [sp, #8]
 800a874:	9305      	str	r3, [sp, #20]
 800a876:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a87a:	9100      	str	r1, [sp, #0]
 800a87c:	9104      	str	r1, [sp, #16]
 800a87e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a882:	4669      	mov	r1, sp
 800a884:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a886:	f002 fc09 	bl	800d09c <_svfiprintf_r>
 800a88a:	1c43      	adds	r3, r0, #1
 800a88c:	bfbc      	itt	lt
 800a88e:	238b      	movlt	r3, #139	@ 0x8b
 800a890:	602b      	strlt	r3, [r5, #0]
 800a892:	2c00      	cmp	r4, #0
 800a894:	d0e0      	beq.n	800a858 <_vsniprintf_r+0x16>
 800a896:	9b00      	ldr	r3, [sp, #0]
 800a898:	2200      	movs	r2, #0
 800a89a:	701a      	strb	r2, [r3, #0]
 800a89c:	e7dc      	b.n	800a858 <_vsniprintf_r+0x16>
	...

0800a8a0 <vsniprintf>:
 800a8a0:	b507      	push	{r0, r1, r2, lr}
 800a8a2:	9300      	str	r3, [sp, #0]
 800a8a4:	4613      	mov	r3, r2
 800a8a6:	460a      	mov	r2, r1
 800a8a8:	4601      	mov	r1, r0
 800a8aa:	4803      	ldr	r0, [pc, #12]	@ (800a8b8 <vsniprintf+0x18>)
 800a8ac:	6800      	ldr	r0, [r0, #0]
 800a8ae:	f7ff ffc8 	bl	800a842 <_vsniprintf_r>
 800a8b2:	b003      	add	sp, #12
 800a8b4:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8b8:	20000038 	.word	0x20000038

0800a8bc <memset>:
 800a8bc:	4402      	add	r2, r0
 800a8be:	4603      	mov	r3, r0
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d100      	bne.n	800a8c6 <memset+0xa>
 800a8c4:	4770      	bx	lr
 800a8c6:	f803 1b01 	strb.w	r1, [r3], #1
 800a8ca:	e7f9      	b.n	800a8c0 <memset+0x4>

0800a8cc <strtok>:
 800a8cc:	4b16      	ldr	r3, [pc, #88]	@ (800a928 <strtok+0x5c>)
 800a8ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8d2:	681f      	ldr	r7, [r3, #0]
 800a8d4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800a8d6:	4605      	mov	r5, r0
 800a8d8:	460e      	mov	r6, r1
 800a8da:	b9ec      	cbnz	r4, 800a918 <strtok+0x4c>
 800a8dc:	2050      	movs	r0, #80	@ 0x50
 800a8de:	f000 ff9d 	bl	800b81c <malloc>
 800a8e2:	4602      	mov	r2, r0
 800a8e4:	6478      	str	r0, [r7, #68]	@ 0x44
 800a8e6:	b920      	cbnz	r0, 800a8f2 <strtok+0x26>
 800a8e8:	4b10      	ldr	r3, [pc, #64]	@ (800a92c <strtok+0x60>)
 800a8ea:	4811      	ldr	r0, [pc, #68]	@ (800a930 <strtok+0x64>)
 800a8ec:	215b      	movs	r1, #91	@ 0x5b
 800a8ee:	f000 f8d5 	bl	800aa9c <__assert_func>
 800a8f2:	e9c0 4400 	strd	r4, r4, [r0]
 800a8f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a8fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a8fe:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800a902:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800a906:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800a90a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800a90e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800a912:	6184      	str	r4, [r0, #24]
 800a914:	7704      	strb	r4, [r0, #28]
 800a916:	6244      	str	r4, [r0, #36]	@ 0x24
 800a918:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a91a:	4631      	mov	r1, r6
 800a91c:	4628      	mov	r0, r5
 800a91e:	2301      	movs	r3, #1
 800a920:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a924:	f000 b806 	b.w	800a934 <__strtok_r>
 800a928:	20000038 	.word	0x20000038
 800a92c:	0800eb3b 	.word	0x0800eb3b
 800a930:	0800eb52 	.word	0x0800eb52

0800a934 <__strtok_r>:
 800a934:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a936:	4604      	mov	r4, r0
 800a938:	b908      	cbnz	r0, 800a93e <__strtok_r+0xa>
 800a93a:	6814      	ldr	r4, [r2, #0]
 800a93c:	b144      	cbz	r4, 800a950 <__strtok_r+0x1c>
 800a93e:	4620      	mov	r0, r4
 800a940:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a944:	460f      	mov	r7, r1
 800a946:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a94a:	b91e      	cbnz	r6, 800a954 <__strtok_r+0x20>
 800a94c:	b965      	cbnz	r5, 800a968 <__strtok_r+0x34>
 800a94e:	6015      	str	r5, [r2, #0]
 800a950:	2000      	movs	r0, #0
 800a952:	e005      	b.n	800a960 <__strtok_r+0x2c>
 800a954:	42b5      	cmp	r5, r6
 800a956:	d1f6      	bne.n	800a946 <__strtok_r+0x12>
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1f0      	bne.n	800a93e <__strtok_r+0xa>
 800a95c:	6014      	str	r4, [r2, #0]
 800a95e:	7003      	strb	r3, [r0, #0]
 800a960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a962:	461c      	mov	r4, r3
 800a964:	e00c      	b.n	800a980 <__strtok_r+0x4c>
 800a966:	b91d      	cbnz	r5, 800a970 <__strtok_r+0x3c>
 800a968:	4627      	mov	r7, r4
 800a96a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a96e:	460e      	mov	r6, r1
 800a970:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a974:	42ab      	cmp	r3, r5
 800a976:	d1f6      	bne.n	800a966 <__strtok_r+0x32>
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d0f2      	beq.n	800a962 <__strtok_r+0x2e>
 800a97c:	2300      	movs	r3, #0
 800a97e:	703b      	strb	r3, [r7, #0]
 800a980:	6014      	str	r4, [r2, #0]
 800a982:	e7ed      	b.n	800a960 <__strtok_r+0x2c>

0800a984 <_localeconv_r>:
 800a984:	4800      	ldr	r0, [pc, #0]	@ (800a988 <_localeconv_r+0x4>)
 800a986:	4770      	bx	lr
 800a988:	20000178 	.word	0x20000178

0800a98c <_close_r>:
 800a98c:	b538      	push	{r3, r4, r5, lr}
 800a98e:	4d06      	ldr	r5, [pc, #24]	@ (800a9a8 <_close_r+0x1c>)
 800a990:	2300      	movs	r3, #0
 800a992:	4604      	mov	r4, r0
 800a994:	4608      	mov	r0, r1
 800a996:	602b      	str	r3, [r5, #0]
 800a998:	f7f9 fe08 	bl	80045ac <_close>
 800a99c:	1c43      	adds	r3, r0, #1
 800a99e:	d102      	bne.n	800a9a6 <_close_r+0x1a>
 800a9a0:	682b      	ldr	r3, [r5, #0]
 800a9a2:	b103      	cbz	r3, 800a9a6 <_close_r+0x1a>
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	bd38      	pop	{r3, r4, r5, pc}
 800a9a8:	20002050 	.word	0x20002050

0800a9ac <_lseek_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	4d07      	ldr	r5, [pc, #28]	@ (800a9cc <_lseek_r+0x20>)
 800a9b0:	4604      	mov	r4, r0
 800a9b2:	4608      	mov	r0, r1
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	602a      	str	r2, [r5, #0]
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	f7f9 fe1d 	bl	80045fa <_lseek>
 800a9c0:	1c43      	adds	r3, r0, #1
 800a9c2:	d102      	bne.n	800a9ca <_lseek_r+0x1e>
 800a9c4:	682b      	ldr	r3, [r5, #0]
 800a9c6:	b103      	cbz	r3, 800a9ca <_lseek_r+0x1e>
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	bd38      	pop	{r3, r4, r5, pc}
 800a9cc:	20002050 	.word	0x20002050

0800a9d0 <_read_r>:
 800a9d0:	b538      	push	{r3, r4, r5, lr}
 800a9d2:	4d07      	ldr	r5, [pc, #28]	@ (800a9f0 <_read_r+0x20>)
 800a9d4:	4604      	mov	r4, r0
 800a9d6:	4608      	mov	r0, r1
 800a9d8:	4611      	mov	r1, r2
 800a9da:	2200      	movs	r2, #0
 800a9dc:	602a      	str	r2, [r5, #0]
 800a9de:	461a      	mov	r2, r3
 800a9e0:	f7f9 fdab 	bl	800453a <_read>
 800a9e4:	1c43      	adds	r3, r0, #1
 800a9e6:	d102      	bne.n	800a9ee <_read_r+0x1e>
 800a9e8:	682b      	ldr	r3, [r5, #0]
 800a9ea:	b103      	cbz	r3, 800a9ee <_read_r+0x1e>
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	bd38      	pop	{r3, r4, r5, pc}
 800a9f0:	20002050 	.word	0x20002050

0800a9f4 <_write_r>:
 800a9f4:	b538      	push	{r3, r4, r5, lr}
 800a9f6:	4d07      	ldr	r5, [pc, #28]	@ (800aa14 <_write_r+0x20>)
 800a9f8:	4604      	mov	r4, r0
 800a9fa:	4608      	mov	r0, r1
 800a9fc:	4611      	mov	r1, r2
 800a9fe:	2200      	movs	r2, #0
 800aa00:	602a      	str	r2, [r5, #0]
 800aa02:	461a      	mov	r2, r3
 800aa04:	f7f9 fdb6 	bl	8004574 <_write>
 800aa08:	1c43      	adds	r3, r0, #1
 800aa0a:	d102      	bne.n	800aa12 <_write_r+0x1e>
 800aa0c:	682b      	ldr	r3, [r5, #0]
 800aa0e:	b103      	cbz	r3, 800aa12 <_write_r+0x1e>
 800aa10:	6023      	str	r3, [r4, #0]
 800aa12:	bd38      	pop	{r3, r4, r5, pc}
 800aa14:	20002050 	.word	0x20002050

0800aa18 <__errno>:
 800aa18:	4b01      	ldr	r3, [pc, #4]	@ (800aa20 <__errno+0x8>)
 800aa1a:	6818      	ldr	r0, [r3, #0]
 800aa1c:	4770      	bx	lr
 800aa1e:	bf00      	nop
 800aa20:	20000038 	.word	0x20000038

0800aa24 <__libc_init_array>:
 800aa24:	b570      	push	{r4, r5, r6, lr}
 800aa26:	4d0d      	ldr	r5, [pc, #52]	@ (800aa5c <__libc_init_array+0x38>)
 800aa28:	4c0d      	ldr	r4, [pc, #52]	@ (800aa60 <__libc_init_array+0x3c>)
 800aa2a:	1b64      	subs	r4, r4, r5
 800aa2c:	10a4      	asrs	r4, r4, #2
 800aa2e:	2600      	movs	r6, #0
 800aa30:	42a6      	cmp	r6, r4
 800aa32:	d109      	bne.n	800aa48 <__libc_init_array+0x24>
 800aa34:	4d0b      	ldr	r5, [pc, #44]	@ (800aa64 <__libc_init_array+0x40>)
 800aa36:	4c0c      	ldr	r4, [pc, #48]	@ (800aa68 <__libc_init_array+0x44>)
 800aa38:	f003 ff78 	bl	800e92c <_init>
 800aa3c:	1b64      	subs	r4, r4, r5
 800aa3e:	10a4      	asrs	r4, r4, #2
 800aa40:	2600      	movs	r6, #0
 800aa42:	42a6      	cmp	r6, r4
 800aa44:	d105      	bne.n	800aa52 <__libc_init_array+0x2e>
 800aa46:	bd70      	pop	{r4, r5, r6, pc}
 800aa48:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa4c:	4798      	blx	r3
 800aa4e:	3601      	adds	r6, #1
 800aa50:	e7ee      	b.n	800aa30 <__libc_init_array+0xc>
 800aa52:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa56:	4798      	blx	r3
 800aa58:	3601      	adds	r6, #1
 800aa5a:	e7f2      	b.n	800aa42 <__libc_init_array+0x1e>
 800aa5c:	0800efac 	.word	0x0800efac
 800aa60:	0800efac 	.word	0x0800efac
 800aa64:	0800efac 	.word	0x0800efac
 800aa68:	0800efb0 	.word	0x0800efb0

0800aa6c <__retarget_lock_init_recursive>:
 800aa6c:	4770      	bx	lr

0800aa6e <__retarget_lock_acquire_recursive>:
 800aa6e:	4770      	bx	lr

0800aa70 <__retarget_lock_release_recursive>:
 800aa70:	4770      	bx	lr

0800aa72 <memcpy>:
 800aa72:	440a      	add	r2, r1
 800aa74:	4291      	cmp	r1, r2
 800aa76:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa7a:	d100      	bne.n	800aa7e <memcpy+0xc>
 800aa7c:	4770      	bx	lr
 800aa7e:	b510      	push	{r4, lr}
 800aa80:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa84:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa88:	4291      	cmp	r1, r2
 800aa8a:	d1f9      	bne.n	800aa80 <memcpy+0xe>
 800aa8c:	bd10      	pop	{r4, pc}
	...

0800aa90 <nanf>:
 800aa90:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aa98 <nanf+0x8>
 800aa94:	4770      	bx	lr
 800aa96:	bf00      	nop
 800aa98:	7fc00000 	.word	0x7fc00000

0800aa9c <__assert_func>:
 800aa9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa9e:	4614      	mov	r4, r2
 800aaa0:	461a      	mov	r2, r3
 800aaa2:	4b09      	ldr	r3, [pc, #36]	@ (800aac8 <__assert_func+0x2c>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	4605      	mov	r5, r0
 800aaa8:	68d8      	ldr	r0, [r3, #12]
 800aaaa:	b14c      	cbz	r4, 800aac0 <__assert_func+0x24>
 800aaac:	4b07      	ldr	r3, [pc, #28]	@ (800aacc <__assert_func+0x30>)
 800aaae:	9100      	str	r1, [sp, #0]
 800aab0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aab4:	4906      	ldr	r1, [pc, #24]	@ (800aad0 <__assert_func+0x34>)
 800aab6:	462b      	mov	r3, r5
 800aab8:	f002 ffb6 	bl	800da28 <fiprintf>
 800aabc:	f003 f880 	bl	800dbc0 <abort>
 800aac0:	4b04      	ldr	r3, [pc, #16]	@ (800aad4 <__assert_func+0x38>)
 800aac2:	461c      	mov	r4, r3
 800aac4:	e7f3      	b.n	800aaae <__assert_func+0x12>
 800aac6:	bf00      	nop
 800aac8:	20000038 	.word	0x20000038
 800aacc:	0800ebac 	.word	0x0800ebac
 800aad0:	0800ebb9 	.word	0x0800ebb9
 800aad4:	0800ebe7 	.word	0x0800ebe7

0800aad8 <quorem>:
 800aad8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aadc:	6903      	ldr	r3, [r0, #16]
 800aade:	690c      	ldr	r4, [r1, #16]
 800aae0:	42a3      	cmp	r3, r4
 800aae2:	4607      	mov	r7, r0
 800aae4:	db7e      	blt.n	800abe4 <quorem+0x10c>
 800aae6:	3c01      	subs	r4, #1
 800aae8:	f101 0814 	add.w	r8, r1, #20
 800aaec:	00a3      	lsls	r3, r4, #2
 800aaee:	f100 0514 	add.w	r5, r0, #20
 800aaf2:	9300      	str	r3, [sp, #0]
 800aaf4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aaf8:	9301      	str	r3, [sp, #4]
 800aafa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aafe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab02:	3301      	adds	r3, #1
 800ab04:	429a      	cmp	r2, r3
 800ab06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ab0a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ab0e:	d32e      	bcc.n	800ab6e <quorem+0x96>
 800ab10:	f04f 0a00 	mov.w	sl, #0
 800ab14:	46c4      	mov	ip, r8
 800ab16:	46ae      	mov	lr, r5
 800ab18:	46d3      	mov	fp, sl
 800ab1a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ab1e:	b298      	uxth	r0, r3
 800ab20:	fb06 a000 	mla	r0, r6, r0, sl
 800ab24:	0c02      	lsrs	r2, r0, #16
 800ab26:	0c1b      	lsrs	r3, r3, #16
 800ab28:	fb06 2303 	mla	r3, r6, r3, r2
 800ab2c:	f8de 2000 	ldr.w	r2, [lr]
 800ab30:	b280      	uxth	r0, r0
 800ab32:	b292      	uxth	r2, r2
 800ab34:	1a12      	subs	r2, r2, r0
 800ab36:	445a      	add	r2, fp
 800ab38:	f8de 0000 	ldr.w	r0, [lr]
 800ab3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab40:	b29b      	uxth	r3, r3
 800ab42:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ab46:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ab4a:	b292      	uxth	r2, r2
 800ab4c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ab50:	45e1      	cmp	r9, ip
 800ab52:	f84e 2b04 	str.w	r2, [lr], #4
 800ab56:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ab5a:	d2de      	bcs.n	800ab1a <quorem+0x42>
 800ab5c:	9b00      	ldr	r3, [sp, #0]
 800ab5e:	58eb      	ldr	r3, [r5, r3]
 800ab60:	b92b      	cbnz	r3, 800ab6e <quorem+0x96>
 800ab62:	9b01      	ldr	r3, [sp, #4]
 800ab64:	3b04      	subs	r3, #4
 800ab66:	429d      	cmp	r5, r3
 800ab68:	461a      	mov	r2, r3
 800ab6a:	d32f      	bcc.n	800abcc <quorem+0xf4>
 800ab6c:	613c      	str	r4, [r7, #16]
 800ab6e:	4638      	mov	r0, r7
 800ab70:	f001 f9c6 	bl	800bf00 <__mcmp>
 800ab74:	2800      	cmp	r0, #0
 800ab76:	db25      	blt.n	800abc4 <quorem+0xec>
 800ab78:	4629      	mov	r1, r5
 800ab7a:	2000      	movs	r0, #0
 800ab7c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab80:	f8d1 c000 	ldr.w	ip, [r1]
 800ab84:	fa1f fe82 	uxth.w	lr, r2
 800ab88:	fa1f f38c 	uxth.w	r3, ip
 800ab8c:	eba3 030e 	sub.w	r3, r3, lr
 800ab90:	4403      	add	r3, r0
 800ab92:	0c12      	lsrs	r2, r2, #16
 800ab94:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ab98:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ab9c:	b29b      	uxth	r3, r3
 800ab9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aba2:	45c1      	cmp	r9, r8
 800aba4:	f841 3b04 	str.w	r3, [r1], #4
 800aba8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800abac:	d2e6      	bcs.n	800ab7c <quorem+0xa4>
 800abae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800abb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800abb6:	b922      	cbnz	r2, 800abc2 <quorem+0xea>
 800abb8:	3b04      	subs	r3, #4
 800abba:	429d      	cmp	r5, r3
 800abbc:	461a      	mov	r2, r3
 800abbe:	d30b      	bcc.n	800abd8 <quorem+0x100>
 800abc0:	613c      	str	r4, [r7, #16]
 800abc2:	3601      	adds	r6, #1
 800abc4:	4630      	mov	r0, r6
 800abc6:	b003      	add	sp, #12
 800abc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abcc:	6812      	ldr	r2, [r2, #0]
 800abce:	3b04      	subs	r3, #4
 800abd0:	2a00      	cmp	r2, #0
 800abd2:	d1cb      	bne.n	800ab6c <quorem+0x94>
 800abd4:	3c01      	subs	r4, #1
 800abd6:	e7c6      	b.n	800ab66 <quorem+0x8e>
 800abd8:	6812      	ldr	r2, [r2, #0]
 800abda:	3b04      	subs	r3, #4
 800abdc:	2a00      	cmp	r2, #0
 800abde:	d1ef      	bne.n	800abc0 <quorem+0xe8>
 800abe0:	3c01      	subs	r4, #1
 800abe2:	e7ea      	b.n	800abba <quorem+0xe2>
 800abe4:	2000      	movs	r0, #0
 800abe6:	e7ee      	b.n	800abc6 <quorem+0xee>

0800abe8 <_dtoa_r>:
 800abe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abec:	69c7      	ldr	r7, [r0, #28]
 800abee:	b097      	sub	sp, #92	@ 0x5c
 800abf0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800abf4:	ec55 4b10 	vmov	r4, r5, d0
 800abf8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800abfa:	9107      	str	r1, [sp, #28]
 800abfc:	4681      	mov	r9, r0
 800abfe:	920c      	str	r2, [sp, #48]	@ 0x30
 800ac00:	9311      	str	r3, [sp, #68]	@ 0x44
 800ac02:	b97f      	cbnz	r7, 800ac24 <_dtoa_r+0x3c>
 800ac04:	2010      	movs	r0, #16
 800ac06:	f000 fe09 	bl	800b81c <malloc>
 800ac0a:	4602      	mov	r2, r0
 800ac0c:	f8c9 001c 	str.w	r0, [r9, #28]
 800ac10:	b920      	cbnz	r0, 800ac1c <_dtoa_r+0x34>
 800ac12:	4ba9      	ldr	r3, [pc, #676]	@ (800aeb8 <_dtoa_r+0x2d0>)
 800ac14:	21ef      	movs	r1, #239	@ 0xef
 800ac16:	48a9      	ldr	r0, [pc, #676]	@ (800aebc <_dtoa_r+0x2d4>)
 800ac18:	f7ff ff40 	bl	800aa9c <__assert_func>
 800ac1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ac20:	6007      	str	r7, [r0, #0]
 800ac22:	60c7      	str	r7, [r0, #12]
 800ac24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac28:	6819      	ldr	r1, [r3, #0]
 800ac2a:	b159      	cbz	r1, 800ac44 <_dtoa_r+0x5c>
 800ac2c:	685a      	ldr	r2, [r3, #4]
 800ac2e:	604a      	str	r2, [r1, #4]
 800ac30:	2301      	movs	r3, #1
 800ac32:	4093      	lsls	r3, r2
 800ac34:	608b      	str	r3, [r1, #8]
 800ac36:	4648      	mov	r0, r9
 800ac38:	f000 fee6 	bl	800ba08 <_Bfree>
 800ac3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac40:	2200      	movs	r2, #0
 800ac42:	601a      	str	r2, [r3, #0]
 800ac44:	1e2b      	subs	r3, r5, #0
 800ac46:	bfb9      	ittee	lt
 800ac48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ac4c:	9305      	strlt	r3, [sp, #20]
 800ac4e:	2300      	movge	r3, #0
 800ac50:	6033      	strge	r3, [r6, #0]
 800ac52:	9f05      	ldr	r7, [sp, #20]
 800ac54:	4b9a      	ldr	r3, [pc, #616]	@ (800aec0 <_dtoa_r+0x2d8>)
 800ac56:	bfbc      	itt	lt
 800ac58:	2201      	movlt	r2, #1
 800ac5a:	6032      	strlt	r2, [r6, #0]
 800ac5c:	43bb      	bics	r3, r7
 800ac5e:	d112      	bne.n	800ac86 <_dtoa_r+0x9e>
 800ac60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ac62:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ac66:	6013      	str	r3, [r2, #0]
 800ac68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac6c:	4323      	orrs	r3, r4
 800ac6e:	f000 855a 	beq.w	800b726 <_dtoa_r+0xb3e>
 800ac72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac74:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800aed4 <_dtoa_r+0x2ec>
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	f000 855c 	beq.w	800b736 <_dtoa_r+0xb4e>
 800ac7e:	f10a 0303 	add.w	r3, sl, #3
 800ac82:	f000 bd56 	b.w	800b732 <_dtoa_r+0xb4a>
 800ac86:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	ec51 0b17 	vmov	r0, r1, d7
 800ac90:	2300      	movs	r3, #0
 800ac92:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ac96:	f7f5 ff27 	bl	8000ae8 <__aeabi_dcmpeq>
 800ac9a:	4680      	mov	r8, r0
 800ac9c:	b158      	cbz	r0, 800acb6 <_dtoa_r+0xce>
 800ac9e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800aca0:	2301      	movs	r3, #1
 800aca2:	6013      	str	r3, [r2, #0]
 800aca4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aca6:	b113      	cbz	r3, 800acae <_dtoa_r+0xc6>
 800aca8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800acaa:	4b86      	ldr	r3, [pc, #536]	@ (800aec4 <_dtoa_r+0x2dc>)
 800acac:	6013      	str	r3, [r2, #0]
 800acae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800aed8 <_dtoa_r+0x2f0>
 800acb2:	f000 bd40 	b.w	800b736 <_dtoa_r+0xb4e>
 800acb6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800acba:	aa14      	add	r2, sp, #80	@ 0x50
 800acbc:	a915      	add	r1, sp, #84	@ 0x54
 800acbe:	4648      	mov	r0, r9
 800acc0:	f001 fa3e 	bl	800c140 <__d2b>
 800acc4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800acc8:	9002      	str	r0, [sp, #8]
 800acca:	2e00      	cmp	r6, #0
 800accc:	d078      	beq.n	800adc0 <_dtoa_r+0x1d8>
 800acce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800acd0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800acd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800acdc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ace0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ace4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ace8:	4619      	mov	r1, r3
 800acea:	2200      	movs	r2, #0
 800acec:	4b76      	ldr	r3, [pc, #472]	@ (800aec8 <_dtoa_r+0x2e0>)
 800acee:	f7f5 fadb 	bl	80002a8 <__aeabi_dsub>
 800acf2:	a36b      	add	r3, pc, #428	@ (adr r3, 800aea0 <_dtoa_r+0x2b8>)
 800acf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf8:	f7f5 fc8e 	bl	8000618 <__aeabi_dmul>
 800acfc:	a36a      	add	r3, pc, #424	@ (adr r3, 800aea8 <_dtoa_r+0x2c0>)
 800acfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad02:	f7f5 fad3 	bl	80002ac <__adddf3>
 800ad06:	4604      	mov	r4, r0
 800ad08:	4630      	mov	r0, r6
 800ad0a:	460d      	mov	r5, r1
 800ad0c:	f7f5 fc1a 	bl	8000544 <__aeabi_i2d>
 800ad10:	a367      	add	r3, pc, #412	@ (adr r3, 800aeb0 <_dtoa_r+0x2c8>)
 800ad12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad16:	f7f5 fc7f 	bl	8000618 <__aeabi_dmul>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	4620      	mov	r0, r4
 800ad20:	4629      	mov	r1, r5
 800ad22:	f7f5 fac3 	bl	80002ac <__adddf3>
 800ad26:	4604      	mov	r4, r0
 800ad28:	460d      	mov	r5, r1
 800ad2a:	f7f5 ff25 	bl	8000b78 <__aeabi_d2iz>
 800ad2e:	2200      	movs	r2, #0
 800ad30:	4607      	mov	r7, r0
 800ad32:	2300      	movs	r3, #0
 800ad34:	4620      	mov	r0, r4
 800ad36:	4629      	mov	r1, r5
 800ad38:	f7f5 fee0 	bl	8000afc <__aeabi_dcmplt>
 800ad3c:	b140      	cbz	r0, 800ad50 <_dtoa_r+0x168>
 800ad3e:	4638      	mov	r0, r7
 800ad40:	f7f5 fc00 	bl	8000544 <__aeabi_i2d>
 800ad44:	4622      	mov	r2, r4
 800ad46:	462b      	mov	r3, r5
 800ad48:	f7f5 fece 	bl	8000ae8 <__aeabi_dcmpeq>
 800ad4c:	b900      	cbnz	r0, 800ad50 <_dtoa_r+0x168>
 800ad4e:	3f01      	subs	r7, #1
 800ad50:	2f16      	cmp	r7, #22
 800ad52:	d852      	bhi.n	800adfa <_dtoa_r+0x212>
 800ad54:	4b5d      	ldr	r3, [pc, #372]	@ (800aecc <_dtoa_r+0x2e4>)
 800ad56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ad62:	f7f5 fecb 	bl	8000afc <__aeabi_dcmplt>
 800ad66:	2800      	cmp	r0, #0
 800ad68:	d049      	beq.n	800adfe <_dtoa_r+0x216>
 800ad6a:	3f01      	subs	r7, #1
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad72:	1b9b      	subs	r3, r3, r6
 800ad74:	1e5a      	subs	r2, r3, #1
 800ad76:	bf45      	ittet	mi
 800ad78:	f1c3 0301 	rsbmi	r3, r3, #1
 800ad7c:	9300      	strmi	r3, [sp, #0]
 800ad7e:	2300      	movpl	r3, #0
 800ad80:	2300      	movmi	r3, #0
 800ad82:	9206      	str	r2, [sp, #24]
 800ad84:	bf54      	ite	pl
 800ad86:	9300      	strpl	r3, [sp, #0]
 800ad88:	9306      	strmi	r3, [sp, #24]
 800ad8a:	2f00      	cmp	r7, #0
 800ad8c:	db39      	blt.n	800ae02 <_dtoa_r+0x21a>
 800ad8e:	9b06      	ldr	r3, [sp, #24]
 800ad90:	970d      	str	r7, [sp, #52]	@ 0x34
 800ad92:	443b      	add	r3, r7
 800ad94:	9306      	str	r3, [sp, #24]
 800ad96:	2300      	movs	r3, #0
 800ad98:	9308      	str	r3, [sp, #32]
 800ad9a:	9b07      	ldr	r3, [sp, #28]
 800ad9c:	2b09      	cmp	r3, #9
 800ad9e:	d863      	bhi.n	800ae68 <_dtoa_r+0x280>
 800ada0:	2b05      	cmp	r3, #5
 800ada2:	bfc4      	itt	gt
 800ada4:	3b04      	subgt	r3, #4
 800ada6:	9307      	strgt	r3, [sp, #28]
 800ada8:	9b07      	ldr	r3, [sp, #28]
 800adaa:	f1a3 0302 	sub.w	r3, r3, #2
 800adae:	bfcc      	ite	gt
 800adb0:	2400      	movgt	r4, #0
 800adb2:	2401      	movle	r4, #1
 800adb4:	2b03      	cmp	r3, #3
 800adb6:	d863      	bhi.n	800ae80 <_dtoa_r+0x298>
 800adb8:	e8df f003 	tbb	[pc, r3]
 800adbc:	2b375452 	.word	0x2b375452
 800adc0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800adc4:	441e      	add	r6, r3
 800adc6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800adca:	2b20      	cmp	r3, #32
 800adcc:	bfc1      	itttt	gt
 800adce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800add2:	409f      	lslgt	r7, r3
 800add4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800add8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800addc:	bfd6      	itet	le
 800adde:	f1c3 0320 	rsble	r3, r3, #32
 800ade2:	ea47 0003 	orrgt.w	r0, r7, r3
 800ade6:	fa04 f003 	lslle.w	r0, r4, r3
 800adea:	f7f5 fb9b 	bl	8000524 <__aeabi_ui2d>
 800adee:	2201      	movs	r2, #1
 800adf0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800adf4:	3e01      	subs	r6, #1
 800adf6:	9212      	str	r2, [sp, #72]	@ 0x48
 800adf8:	e776      	b.n	800ace8 <_dtoa_r+0x100>
 800adfa:	2301      	movs	r3, #1
 800adfc:	e7b7      	b.n	800ad6e <_dtoa_r+0x186>
 800adfe:	9010      	str	r0, [sp, #64]	@ 0x40
 800ae00:	e7b6      	b.n	800ad70 <_dtoa_r+0x188>
 800ae02:	9b00      	ldr	r3, [sp, #0]
 800ae04:	1bdb      	subs	r3, r3, r7
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	427b      	negs	r3, r7
 800ae0a:	9308      	str	r3, [sp, #32]
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ae10:	e7c3      	b.n	800ad9a <_dtoa_r+0x1b2>
 800ae12:	2301      	movs	r3, #1
 800ae14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae18:	eb07 0b03 	add.w	fp, r7, r3
 800ae1c:	f10b 0301 	add.w	r3, fp, #1
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	9303      	str	r3, [sp, #12]
 800ae24:	bfb8      	it	lt
 800ae26:	2301      	movlt	r3, #1
 800ae28:	e006      	b.n	800ae38 <_dtoa_r+0x250>
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	dd28      	ble.n	800ae86 <_dtoa_r+0x29e>
 800ae34:	469b      	mov	fp, r3
 800ae36:	9303      	str	r3, [sp, #12]
 800ae38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ae3c:	2100      	movs	r1, #0
 800ae3e:	2204      	movs	r2, #4
 800ae40:	f102 0514 	add.w	r5, r2, #20
 800ae44:	429d      	cmp	r5, r3
 800ae46:	d926      	bls.n	800ae96 <_dtoa_r+0x2ae>
 800ae48:	6041      	str	r1, [r0, #4]
 800ae4a:	4648      	mov	r0, r9
 800ae4c:	f000 fd9c 	bl	800b988 <_Balloc>
 800ae50:	4682      	mov	sl, r0
 800ae52:	2800      	cmp	r0, #0
 800ae54:	d142      	bne.n	800aedc <_dtoa_r+0x2f4>
 800ae56:	4b1e      	ldr	r3, [pc, #120]	@ (800aed0 <_dtoa_r+0x2e8>)
 800ae58:	4602      	mov	r2, r0
 800ae5a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ae5e:	e6da      	b.n	800ac16 <_dtoa_r+0x2e>
 800ae60:	2300      	movs	r3, #0
 800ae62:	e7e3      	b.n	800ae2c <_dtoa_r+0x244>
 800ae64:	2300      	movs	r3, #0
 800ae66:	e7d5      	b.n	800ae14 <_dtoa_r+0x22c>
 800ae68:	2401      	movs	r4, #1
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	9307      	str	r3, [sp, #28]
 800ae6e:	9409      	str	r4, [sp, #36]	@ 0x24
 800ae70:	f04f 3bff 	mov.w	fp, #4294967295
 800ae74:	2200      	movs	r2, #0
 800ae76:	f8cd b00c 	str.w	fp, [sp, #12]
 800ae7a:	2312      	movs	r3, #18
 800ae7c:	920c      	str	r2, [sp, #48]	@ 0x30
 800ae7e:	e7db      	b.n	800ae38 <_dtoa_r+0x250>
 800ae80:	2301      	movs	r3, #1
 800ae82:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae84:	e7f4      	b.n	800ae70 <_dtoa_r+0x288>
 800ae86:	f04f 0b01 	mov.w	fp, #1
 800ae8a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ae8e:	465b      	mov	r3, fp
 800ae90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ae94:	e7d0      	b.n	800ae38 <_dtoa_r+0x250>
 800ae96:	3101      	adds	r1, #1
 800ae98:	0052      	lsls	r2, r2, #1
 800ae9a:	e7d1      	b.n	800ae40 <_dtoa_r+0x258>
 800ae9c:	f3af 8000 	nop.w
 800aea0:	636f4361 	.word	0x636f4361
 800aea4:	3fd287a7 	.word	0x3fd287a7
 800aea8:	8b60c8b3 	.word	0x8b60c8b3
 800aeac:	3fc68a28 	.word	0x3fc68a28
 800aeb0:	509f79fb 	.word	0x509f79fb
 800aeb4:	3fd34413 	.word	0x3fd34413
 800aeb8:	0800eb3b 	.word	0x0800eb3b
 800aebc:	0800ebf5 	.word	0x0800ebf5
 800aec0:	7ff00000 	.word	0x7ff00000
 800aec4:	0800ece1 	.word	0x0800ece1
 800aec8:	3ff80000 	.word	0x3ff80000
 800aecc:	0800ed88 	.word	0x0800ed88
 800aed0:	0800ec4d 	.word	0x0800ec4d
 800aed4:	0800ebf1 	.word	0x0800ebf1
 800aed8:	0800ece0 	.word	0x0800ece0
 800aedc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aee0:	6018      	str	r0, [r3, #0]
 800aee2:	9b03      	ldr	r3, [sp, #12]
 800aee4:	2b0e      	cmp	r3, #14
 800aee6:	f200 80a1 	bhi.w	800b02c <_dtoa_r+0x444>
 800aeea:	2c00      	cmp	r4, #0
 800aeec:	f000 809e 	beq.w	800b02c <_dtoa_r+0x444>
 800aef0:	2f00      	cmp	r7, #0
 800aef2:	dd33      	ble.n	800af5c <_dtoa_r+0x374>
 800aef4:	4b9c      	ldr	r3, [pc, #624]	@ (800b168 <_dtoa_r+0x580>)
 800aef6:	f007 020f 	and.w	r2, r7, #15
 800aefa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aefe:	ed93 7b00 	vldr	d7, [r3]
 800af02:	05f8      	lsls	r0, r7, #23
 800af04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800af08:	ea4f 1427 	mov.w	r4, r7, asr #4
 800af0c:	d516      	bpl.n	800af3c <_dtoa_r+0x354>
 800af0e:	4b97      	ldr	r3, [pc, #604]	@ (800b16c <_dtoa_r+0x584>)
 800af10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800af18:	f7f5 fca8 	bl	800086c <__aeabi_ddiv>
 800af1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af20:	f004 040f 	and.w	r4, r4, #15
 800af24:	2603      	movs	r6, #3
 800af26:	4d91      	ldr	r5, [pc, #580]	@ (800b16c <_dtoa_r+0x584>)
 800af28:	b954      	cbnz	r4, 800af40 <_dtoa_r+0x358>
 800af2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800af2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af32:	f7f5 fc9b 	bl	800086c <__aeabi_ddiv>
 800af36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af3a:	e028      	b.n	800af8e <_dtoa_r+0x3a6>
 800af3c:	2602      	movs	r6, #2
 800af3e:	e7f2      	b.n	800af26 <_dtoa_r+0x33e>
 800af40:	07e1      	lsls	r1, r4, #31
 800af42:	d508      	bpl.n	800af56 <_dtoa_r+0x36e>
 800af44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800af48:	e9d5 2300 	ldrd	r2, r3, [r5]
 800af4c:	f7f5 fb64 	bl	8000618 <__aeabi_dmul>
 800af50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800af54:	3601      	adds	r6, #1
 800af56:	1064      	asrs	r4, r4, #1
 800af58:	3508      	adds	r5, #8
 800af5a:	e7e5      	b.n	800af28 <_dtoa_r+0x340>
 800af5c:	f000 80af 	beq.w	800b0be <_dtoa_r+0x4d6>
 800af60:	427c      	negs	r4, r7
 800af62:	4b81      	ldr	r3, [pc, #516]	@ (800b168 <_dtoa_r+0x580>)
 800af64:	4d81      	ldr	r5, [pc, #516]	@ (800b16c <_dtoa_r+0x584>)
 800af66:	f004 020f 	and.w	r2, r4, #15
 800af6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af76:	f7f5 fb4f 	bl	8000618 <__aeabi_dmul>
 800af7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af7e:	1124      	asrs	r4, r4, #4
 800af80:	2300      	movs	r3, #0
 800af82:	2602      	movs	r6, #2
 800af84:	2c00      	cmp	r4, #0
 800af86:	f040 808f 	bne.w	800b0a8 <_dtoa_r+0x4c0>
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d1d3      	bne.n	800af36 <_dtoa_r+0x34e>
 800af8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800af94:	2b00      	cmp	r3, #0
 800af96:	f000 8094 	beq.w	800b0c2 <_dtoa_r+0x4da>
 800af9a:	4b75      	ldr	r3, [pc, #468]	@ (800b170 <_dtoa_r+0x588>)
 800af9c:	2200      	movs	r2, #0
 800af9e:	4620      	mov	r0, r4
 800afa0:	4629      	mov	r1, r5
 800afa2:	f7f5 fdab 	bl	8000afc <__aeabi_dcmplt>
 800afa6:	2800      	cmp	r0, #0
 800afa8:	f000 808b 	beq.w	800b0c2 <_dtoa_r+0x4da>
 800afac:	9b03      	ldr	r3, [sp, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	f000 8087 	beq.w	800b0c2 <_dtoa_r+0x4da>
 800afb4:	f1bb 0f00 	cmp.w	fp, #0
 800afb8:	dd34      	ble.n	800b024 <_dtoa_r+0x43c>
 800afba:	4620      	mov	r0, r4
 800afbc:	4b6d      	ldr	r3, [pc, #436]	@ (800b174 <_dtoa_r+0x58c>)
 800afbe:	2200      	movs	r2, #0
 800afc0:	4629      	mov	r1, r5
 800afc2:	f7f5 fb29 	bl	8000618 <__aeabi_dmul>
 800afc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800afca:	f107 38ff 	add.w	r8, r7, #4294967295
 800afce:	3601      	adds	r6, #1
 800afd0:	465c      	mov	r4, fp
 800afd2:	4630      	mov	r0, r6
 800afd4:	f7f5 fab6 	bl	8000544 <__aeabi_i2d>
 800afd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afdc:	f7f5 fb1c 	bl	8000618 <__aeabi_dmul>
 800afe0:	4b65      	ldr	r3, [pc, #404]	@ (800b178 <_dtoa_r+0x590>)
 800afe2:	2200      	movs	r2, #0
 800afe4:	f7f5 f962 	bl	80002ac <__adddf3>
 800afe8:	4605      	mov	r5, r0
 800afea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800afee:	2c00      	cmp	r4, #0
 800aff0:	d16a      	bne.n	800b0c8 <_dtoa_r+0x4e0>
 800aff2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aff6:	4b61      	ldr	r3, [pc, #388]	@ (800b17c <_dtoa_r+0x594>)
 800aff8:	2200      	movs	r2, #0
 800affa:	f7f5 f955 	bl	80002a8 <__aeabi_dsub>
 800affe:	4602      	mov	r2, r0
 800b000:	460b      	mov	r3, r1
 800b002:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b006:	462a      	mov	r2, r5
 800b008:	4633      	mov	r3, r6
 800b00a:	f7f5 fd95 	bl	8000b38 <__aeabi_dcmpgt>
 800b00e:	2800      	cmp	r0, #0
 800b010:	f040 8298 	bne.w	800b544 <_dtoa_r+0x95c>
 800b014:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b018:	462a      	mov	r2, r5
 800b01a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b01e:	f7f5 fd6d 	bl	8000afc <__aeabi_dcmplt>
 800b022:	bb38      	cbnz	r0, 800b074 <_dtoa_r+0x48c>
 800b024:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b028:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b02c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b02e:	2b00      	cmp	r3, #0
 800b030:	f2c0 8157 	blt.w	800b2e2 <_dtoa_r+0x6fa>
 800b034:	2f0e      	cmp	r7, #14
 800b036:	f300 8154 	bgt.w	800b2e2 <_dtoa_r+0x6fa>
 800b03a:	4b4b      	ldr	r3, [pc, #300]	@ (800b168 <_dtoa_r+0x580>)
 800b03c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b040:	ed93 7b00 	vldr	d7, [r3]
 800b044:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b046:	2b00      	cmp	r3, #0
 800b048:	ed8d 7b00 	vstr	d7, [sp]
 800b04c:	f280 80e5 	bge.w	800b21a <_dtoa_r+0x632>
 800b050:	9b03      	ldr	r3, [sp, #12]
 800b052:	2b00      	cmp	r3, #0
 800b054:	f300 80e1 	bgt.w	800b21a <_dtoa_r+0x632>
 800b058:	d10c      	bne.n	800b074 <_dtoa_r+0x48c>
 800b05a:	4b48      	ldr	r3, [pc, #288]	@ (800b17c <_dtoa_r+0x594>)
 800b05c:	2200      	movs	r2, #0
 800b05e:	ec51 0b17 	vmov	r0, r1, d7
 800b062:	f7f5 fad9 	bl	8000618 <__aeabi_dmul>
 800b066:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b06a:	f7f5 fd5b 	bl	8000b24 <__aeabi_dcmpge>
 800b06e:	2800      	cmp	r0, #0
 800b070:	f000 8266 	beq.w	800b540 <_dtoa_r+0x958>
 800b074:	2400      	movs	r4, #0
 800b076:	4625      	mov	r5, r4
 800b078:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b07a:	4656      	mov	r6, sl
 800b07c:	ea6f 0803 	mvn.w	r8, r3
 800b080:	2700      	movs	r7, #0
 800b082:	4621      	mov	r1, r4
 800b084:	4648      	mov	r0, r9
 800b086:	f000 fcbf 	bl	800ba08 <_Bfree>
 800b08a:	2d00      	cmp	r5, #0
 800b08c:	f000 80bd 	beq.w	800b20a <_dtoa_r+0x622>
 800b090:	b12f      	cbz	r7, 800b09e <_dtoa_r+0x4b6>
 800b092:	42af      	cmp	r7, r5
 800b094:	d003      	beq.n	800b09e <_dtoa_r+0x4b6>
 800b096:	4639      	mov	r1, r7
 800b098:	4648      	mov	r0, r9
 800b09a:	f000 fcb5 	bl	800ba08 <_Bfree>
 800b09e:	4629      	mov	r1, r5
 800b0a0:	4648      	mov	r0, r9
 800b0a2:	f000 fcb1 	bl	800ba08 <_Bfree>
 800b0a6:	e0b0      	b.n	800b20a <_dtoa_r+0x622>
 800b0a8:	07e2      	lsls	r2, r4, #31
 800b0aa:	d505      	bpl.n	800b0b8 <_dtoa_r+0x4d0>
 800b0ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b0b0:	f7f5 fab2 	bl	8000618 <__aeabi_dmul>
 800b0b4:	3601      	adds	r6, #1
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	1064      	asrs	r4, r4, #1
 800b0ba:	3508      	adds	r5, #8
 800b0bc:	e762      	b.n	800af84 <_dtoa_r+0x39c>
 800b0be:	2602      	movs	r6, #2
 800b0c0:	e765      	b.n	800af8e <_dtoa_r+0x3a6>
 800b0c2:	9c03      	ldr	r4, [sp, #12]
 800b0c4:	46b8      	mov	r8, r7
 800b0c6:	e784      	b.n	800afd2 <_dtoa_r+0x3ea>
 800b0c8:	4b27      	ldr	r3, [pc, #156]	@ (800b168 <_dtoa_r+0x580>)
 800b0ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b0cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b0d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b0d4:	4454      	add	r4, sl
 800b0d6:	2900      	cmp	r1, #0
 800b0d8:	d054      	beq.n	800b184 <_dtoa_r+0x59c>
 800b0da:	4929      	ldr	r1, [pc, #164]	@ (800b180 <_dtoa_r+0x598>)
 800b0dc:	2000      	movs	r0, #0
 800b0de:	f7f5 fbc5 	bl	800086c <__aeabi_ddiv>
 800b0e2:	4633      	mov	r3, r6
 800b0e4:	462a      	mov	r2, r5
 800b0e6:	f7f5 f8df 	bl	80002a8 <__aeabi_dsub>
 800b0ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0ee:	4656      	mov	r6, sl
 800b0f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0f4:	f7f5 fd40 	bl	8000b78 <__aeabi_d2iz>
 800b0f8:	4605      	mov	r5, r0
 800b0fa:	f7f5 fa23 	bl	8000544 <__aeabi_i2d>
 800b0fe:	4602      	mov	r2, r0
 800b100:	460b      	mov	r3, r1
 800b102:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b106:	f7f5 f8cf 	bl	80002a8 <__aeabi_dsub>
 800b10a:	3530      	adds	r5, #48	@ 0x30
 800b10c:	4602      	mov	r2, r0
 800b10e:	460b      	mov	r3, r1
 800b110:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b114:	f806 5b01 	strb.w	r5, [r6], #1
 800b118:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b11c:	f7f5 fcee 	bl	8000afc <__aeabi_dcmplt>
 800b120:	2800      	cmp	r0, #0
 800b122:	d172      	bne.n	800b20a <_dtoa_r+0x622>
 800b124:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b128:	4911      	ldr	r1, [pc, #68]	@ (800b170 <_dtoa_r+0x588>)
 800b12a:	2000      	movs	r0, #0
 800b12c:	f7f5 f8bc 	bl	80002a8 <__aeabi_dsub>
 800b130:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b134:	f7f5 fce2 	bl	8000afc <__aeabi_dcmplt>
 800b138:	2800      	cmp	r0, #0
 800b13a:	f040 80b4 	bne.w	800b2a6 <_dtoa_r+0x6be>
 800b13e:	42a6      	cmp	r6, r4
 800b140:	f43f af70 	beq.w	800b024 <_dtoa_r+0x43c>
 800b144:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b148:	4b0a      	ldr	r3, [pc, #40]	@ (800b174 <_dtoa_r+0x58c>)
 800b14a:	2200      	movs	r2, #0
 800b14c:	f7f5 fa64 	bl	8000618 <__aeabi_dmul>
 800b150:	4b08      	ldr	r3, [pc, #32]	@ (800b174 <_dtoa_r+0x58c>)
 800b152:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b156:	2200      	movs	r2, #0
 800b158:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b15c:	f7f5 fa5c 	bl	8000618 <__aeabi_dmul>
 800b160:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b164:	e7c4      	b.n	800b0f0 <_dtoa_r+0x508>
 800b166:	bf00      	nop
 800b168:	0800ed88 	.word	0x0800ed88
 800b16c:	0800ed60 	.word	0x0800ed60
 800b170:	3ff00000 	.word	0x3ff00000
 800b174:	40240000 	.word	0x40240000
 800b178:	401c0000 	.word	0x401c0000
 800b17c:	40140000 	.word	0x40140000
 800b180:	3fe00000 	.word	0x3fe00000
 800b184:	4631      	mov	r1, r6
 800b186:	4628      	mov	r0, r5
 800b188:	f7f5 fa46 	bl	8000618 <__aeabi_dmul>
 800b18c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b190:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b192:	4656      	mov	r6, sl
 800b194:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b198:	f7f5 fcee 	bl	8000b78 <__aeabi_d2iz>
 800b19c:	4605      	mov	r5, r0
 800b19e:	f7f5 f9d1 	bl	8000544 <__aeabi_i2d>
 800b1a2:	4602      	mov	r2, r0
 800b1a4:	460b      	mov	r3, r1
 800b1a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1aa:	f7f5 f87d 	bl	80002a8 <__aeabi_dsub>
 800b1ae:	3530      	adds	r5, #48	@ 0x30
 800b1b0:	f806 5b01 	strb.w	r5, [r6], #1
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	42a6      	cmp	r6, r4
 800b1ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b1be:	f04f 0200 	mov.w	r2, #0
 800b1c2:	d124      	bne.n	800b20e <_dtoa_r+0x626>
 800b1c4:	4baf      	ldr	r3, [pc, #700]	@ (800b484 <_dtoa_r+0x89c>)
 800b1c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b1ca:	f7f5 f86f 	bl	80002ac <__adddf3>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	460b      	mov	r3, r1
 800b1d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1d6:	f7f5 fcaf 	bl	8000b38 <__aeabi_dcmpgt>
 800b1da:	2800      	cmp	r0, #0
 800b1dc:	d163      	bne.n	800b2a6 <_dtoa_r+0x6be>
 800b1de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b1e2:	49a8      	ldr	r1, [pc, #672]	@ (800b484 <_dtoa_r+0x89c>)
 800b1e4:	2000      	movs	r0, #0
 800b1e6:	f7f5 f85f 	bl	80002a8 <__aeabi_dsub>
 800b1ea:	4602      	mov	r2, r0
 800b1ec:	460b      	mov	r3, r1
 800b1ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1f2:	f7f5 fc83 	bl	8000afc <__aeabi_dcmplt>
 800b1f6:	2800      	cmp	r0, #0
 800b1f8:	f43f af14 	beq.w	800b024 <_dtoa_r+0x43c>
 800b1fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b1fe:	1e73      	subs	r3, r6, #1
 800b200:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b202:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b206:	2b30      	cmp	r3, #48	@ 0x30
 800b208:	d0f8      	beq.n	800b1fc <_dtoa_r+0x614>
 800b20a:	4647      	mov	r7, r8
 800b20c:	e03b      	b.n	800b286 <_dtoa_r+0x69e>
 800b20e:	4b9e      	ldr	r3, [pc, #632]	@ (800b488 <_dtoa_r+0x8a0>)
 800b210:	f7f5 fa02 	bl	8000618 <__aeabi_dmul>
 800b214:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b218:	e7bc      	b.n	800b194 <_dtoa_r+0x5ac>
 800b21a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b21e:	4656      	mov	r6, sl
 800b220:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b224:	4620      	mov	r0, r4
 800b226:	4629      	mov	r1, r5
 800b228:	f7f5 fb20 	bl	800086c <__aeabi_ddiv>
 800b22c:	f7f5 fca4 	bl	8000b78 <__aeabi_d2iz>
 800b230:	4680      	mov	r8, r0
 800b232:	f7f5 f987 	bl	8000544 <__aeabi_i2d>
 800b236:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b23a:	f7f5 f9ed 	bl	8000618 <__aeabi_dmul>
 800b23e:	4602      	mov	r2, r0
 800b240:	460b      	mov	r3, r1
 800b242:	4620      	mov	r0, r4
 800b244:	4629      	mov	r1, r5
 800b246:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b24a:	f7f5 f82d 	bl	80002a8 <__aeabi_dsub>
 800b24e:	f806 4b01 	strb.w	r4, [r6], #1
 800b252:	9d03      	ldr	r5, [sp, #12]
 800b254:	eba6 040a 	sub.w	r4, r6, sl
 800b258:	42a5      	cmp	r5, r4
 800b25a:	4602      	mov	r2, r0
 800b25c:	460b      	mov	r3, r1
 800b25e:	d133      	bne.n	800b2c8 <_dtoa_r+0x6e0>
 800b260:	f7f5 f824 	bl	80002ac <__adddf3>
 800b264:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b268:	4604      	mov	r4, r0
 800b26a:	460d      	mov	r5, r1
 800b26c:	f7f5 fc64 	bl	8000b38 <__aeabi_dcmpgt>
 800b270:	b9c0      	cbnz	r0, 800b2a4 <_dtoa_r+0x6bc>
 800b272:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b276:	4620      	mov	r0, r4
 800b278:	4629      	mov	r1, r5
 800b27a:	f7f5 fc35 	bl	8000ae8 <__aeabi_dcmpeq>
 800b27e:	b110      	cbz	r0, 800b286 <_dtoa_r+0x69e>
 800b280:	f018 0f01 	tst.w	r8, #1
 800b284:	d10e      	bne.n	800b2a4 <_dtoa_r+0x6bc>
 800b286:	9902      	ldr	r1, [sp, #8]
 800b288:	4648      	mov	r0, r9
 800b28a:	f000 fbbd 	bl	800ba08 <_Bfree>
 800b28e:	2300      	movs	r3, #0
 800b290:	7033      	strb	r3, [r6, #0]
 800b292:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b294:	3701      	adds	r7, #1
 800b296:	601f      	str	r7, [r3, #0]
 800b298:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	f000 824b 	beq.w	800b736 <_dtoa_r+0xb4e>
 800b2a0:	601e      	str	r6, [r3, #0]
 800b2a2:	e248      	b.n	800b736 <_dtoa_r+0xb4e>
 800b2a4:	46b8      	mov	r8, r7
 800b2a6:	4633      	mov	r3, r6
 800b2a8:	461e      	mov	r6, r3
 800b2aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2ae:	2a39      	cmp	r2, #57	@ 0x39
 800b2b0:	d106      	bne.n	800b2c0 <_dtoa_r+0x6d8>
 800b2b2:	459a      	cmp	sl, r3
 800b2b4:	d1f8      	bne.n	800b2a8 <_dtoa_r+0x6c0>
 800b2b6:	2230      	movs	r2, #48	@ 0x30
 800b2b8:	f108 0801 	add.w	r8, r8, #1
 800b2bc:	f88a 2000 	strb.w	r2, [sl]
 800b2c0:	781a      	ldrb	r2, [r3, #0]
 800b2c2:	3201      	adds	r2, #1
 800b2c4:	701a      	strb	r2, [r3, #0]
 800b2c6:	e7a0      	b.n	800b20a <_dtoa_r+0x622>
 800b2c8:	4b6f      	ldr	r3, [pc, #444]	@ (800b488 <_dtoa_r+0x8a0>)
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f7f5 f9a4 	bl	8000618 <__aeabi_dmul>
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	4604      	mov	r4, r0
 800b2d6:	460d      	mov	r5, r1
 800b2d8:	f7f5 fc06 	bl	8000ae8 <__aeabi_dcmpeq>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	d09f      	beq.n	800b220 <_dtoa_r+0x638>
 800b2e0:	e7d1      	b.n	800b286 <_dtoa_r+0x69e>
 800b2e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2e4:	2a00      	cmp	r2, #0
 800b2e6:	f000 80ea 	beq.w	800b4be <_dtoa_r+0x8d6>
 800b2ea:	9a07      	ldr	r2, [sp, #28]
 800b2ec:	2a01      	cmp	r2, #1
 800b2ee:	f300 80cd 	bgt.w	800b48c <_dtoa_r+0x8a4>
 800b2f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b2f4:	2a00      	cmp	r2, #0
 800b2f6:	f000 80c1 	beq.w	800b47c <_dtoa_r+0x894>
 800b2fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b2fe:	9c08      	ldr	r4, [sp, #32]
 800b300:	9e00      	ldr	r6, [sp, #0]
 800b302:	9a00      	ldr	r2, [sp, #0]
 800b304:	441a      	add	r2, r3
 800b306:	9200      	str	r2, [sp, #0]
 800b308:	9a06      	ldr	r2, [sp, #24]
 800b30a:	2101      	movs	r1, #1
 800b30c:	441a      	add	r2, r3
 800b30e:	4648      	mov	r0, r9
 800b310:	9206      	str	r2, [sp, #24]
 800b312:	f000 fc77 	bl	800bc04 <__i2b>
 800b316:	4605      	mov	r5, r0
 800b318:	b166      	cbz	r6, 800b334 <_dtoa_r+0x74c>
 800b31a:	9b06      	ldr	r3, [sp, #24]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	dd09      	ble.n	800b334 <_dtoa_r+0x74c>
 800b320:	42b3      	cmp	r3, r6
 800b322:	9a00      	ldr	r2, [sp, #0]
 800b324:	bfa8      	it	ge
 800b326:	4633      	movge	r3, r6
 800b328:	1ad2      	subs	r2, r2, r3
 800b32a:	9200      	str	r2, [sp, #0]
 800b32c:	9a06      	ldr	r2, [sp, #24]
 800b32e:	1af6      	subs	r6, r6, r3
 800b330:	1ad3      	subs	r3, r2, r3
 800b332:	9306      	str	r3, [sp, #24]
 800b334:	9b08      	ldr	r3, [sp, #32]
 800b336:	b30b      	cbz	r3, 800b37c <_dtoa_r+0x794>
 800b338:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	f000 80c6 	beq.w	800b4cc <_dtoa_r+0x8e4>
 800b340:	2c00      	cmp	r4, #0
 800b342:	f000 80c0 	beq.w	800b4c6 <_dtoa_r+0x8de>
 800b346:	4629      	mov	r1, r5
 800b348:	4622      	mov	r2, r4
 800b34a:	4648      	mov	r0, r9
 800b34c:	f000 fd12 	bl	800bd74 <__pow5mult>
 800b350:	9a02      	ldr	r2, [sp, #8]
 800b352:	4601      	mov	r1, r0
 800b354:	4605      	mov	r5, r0
 800b356:	4648      	mov	r0, r9
 800b358:	f000 fc6a 	bl	800bc30 <__multiply>
 800b35c:	9902      	ldr	r1, [sp, #8]
 800b35e:	4680      	mov	r8, r0
 800b360:	4648      	mov	r0, r9
 800b362:	f000 fb51 	bl	800ba08 <_Bfree>
 800b366:	9b08      	ldr	r3, [sp, #32]
 800b368:	1b1b      	subs	r3, r3, r4
 800b36a:	9308      	str	r3, [sp, #32]
 800b36c:	f000 80b1 	beq.w	800b4d2 <_dtoa_r+0x8ea>
 800b370:	9a08      	ldr	r2, [sp, #32]
 800b372:	4641      	mov	r1, r8
 800b374:	4648      	mov	r0, r9
 800b376:	f000 fcfd 	bl	800bd74 <__pow5mult>
 800b37a:	9002      	str	r0, [sp, #8]
 800b37c:	2101      	movs	r1, #1
 800b37e:	4648      	mov	r0, r9
 800b380:	f000 fc40 	bl	800bc04 <__i2b>
 800b384:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b386:	4604      	mov	r4, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	f000 81d8 	beq.w	800b73e <_dtoa_r+0xb56>
 800b38e:	461a      	mov	r2, r3
 800b390:	4601      	mov	r1, r0
 800b392:	4648      	mov	r0, r9
 800b394:	f000 fcee 	bl	800bd74 <__pow5mult>
 800b398:	9b07      	ldr	r3, [sp, #28]
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	4604      	mov	r4, r0
 800b39e:	f300 809f 	bgt.w	800b4e0 <_dtoa_r+0x8f8>
 800b3a2:	9b04      	ldr	r3, [sp, #16]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f040 8097 	bne.w	800b4d8 <_dtoa_r+0x8f0>
 800b3aa:	9b05      	ldr	r3, [sp, #20]
 800b3ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	f040 8093 	bne.w	800b4dc <_dtoa_r+0x8f4>
 800b3b6:	9b05      	ldr	r3, [sp, #20]
 800b3b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b3bc:	0d1b      	lsrs	r3, r3, #20
 800b3be:	051b      	lsls	r3, r3, #20
 800b3c0:	b133      	cbz	r3, 800b3d0 <_dtoa_r+0x7e8>
 800b3c2:	9b00      	ldr	r3, [sp, #0]
 800b3c4:	3301      	adds	r3, #1
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	9b06      	ldr	r3, [sp, #24]
 800b3ca:	3301      	adds	r3, #1
 800b3cc:	9306      	str	r3, [sp, #24]
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	9308      	str	r3, [sp, #32]
 800b3d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	f000 81b8 	beq.w	800b74a <_dtoa_r+0xb62>
 800b3da:	6923      	ldr	r3, [r4, #16]
 800b3dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b3e0:	6918      	ldr	r0, [r3, #16]
 800b3e2:	f000 fbc3 	bl	800bb6c <__hi0bits>
 800b3e6:	f1c0 0020 	rsb	r0, r0, #32
 800b3ea:	9b06      	ldr	r3, [sp, #24]
 800b3ec:	4418      	add	r0, r3
 800b3ee:	f010 001f 	ands.w	r0, r0, #31
 800b3f2:	f000 8082 	beq.w	800b4fa <_dtoa_r+0x912>
 800b3f6:	f1c0 0320 	rsb	r3, r0, #32
 800b3fa:	2b04      	cmp	r3, #4
 800b3fc:	dd73      	ble.n	800b4e6 <_dtoa_r+0x8fe>
 800b3fe:	9b00      	ldr	r3, [sp, #0]
 800b400:	f1c0 001c 	rsb	r0, r0, #28
 800b404:	4403      	add	r3, r0
 800b406:	9300      	str	r3, [sp, #0]
 800b408:	9b06      	ldr	r3, [sp, #24]
 800b40a:	4403      	add	r3, r0
 800b40c:	4406      	add	r6, r0
 800b40e:	9306      	str	r3, [sp, #24]
 800b410:	9b00      	ldr	r3, [sp, #0]
 800b412:	2b00      	cmp	r3, #0
 800b414:	dd05      	ble.n	800b422 <_dtoa_r+0x83a>
 800b416:	9902      	ldr	r1, [sp, #8]
 800b418:	461a      	mov	r2, r3
 800b41a:	4648      	mov	r0, r9
 800b41c:	f000 fd04 	bl	800be28 <__lshift>
 800b420:	9002      	str	r0, [sp, #8]
 800b422:	9b06      	ldr	r3, [sp, #24]
 800b424:	2b00      	cmp	r3, #0
 800b426:	dd05      	ble.n	800b434 <_dtoa_r+0x84c>
 800b428:	4621      	mov	r1, r4
 800b42a:	461a      	mov	r2, r3
 800b42c:	4648      	mov	r0, r9
 800b42e:	f000 fcfb 	bl	800be28 <__lshift>
 800b432:	4604      	mov	r4, r0
 800b434:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b436:	2b00      	cmp	r3, #0
 800b438:	d061      	beq.n	800b4fe <_dtoa_r+0x916>
 800b43a:	9802      	ldr	r0, [sp, #8]
 800b43c:	4621      	mov	r1, r4
 800b43e:	f000 fd5f 	bl	800bf00 <__mcmp>
 800b442:	2800      	cmp	r0, #0
 800b444:	da5b      	bge.n	800b4fe <_dtoa_r+0x916>
 800b446:	2300      	movs	r3, #0
 800b448:	9902      	ldr	r1, [sp, #8]
 800b44a:	220a      	movs	r2, #10
 800b44c:	4648      	mov	r0, r9
 800b44e:	f000 fafd 	bl	800ba4c <__multadd>
 800b452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b454:	9002      	str	r0, [sp, #8]
 800b456:	f107 38ff 	add.w	r8, r7, #4294967295
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	f000 8177 	beq.w	800b74e <_dtoa_r+0xb66>
 800b460:	4629      	mov	r1, r5
 800b462:	2300      	movs	r3, #0
 800b464:	220a      	movs	r2, #10
 800b466:	4648      	mov	r0, r9
 800b468:	f000 faf0 	bl	800ba4c <__multadd>
 800b46c:	f1bb 0f00 	cmp.w	fp, #0
 800b470:	4605      	mov	r5, r0
 800b472:	dc6f      	bgt.n	800b554 <_dtoa_r+0x96c>
 800b474:	9b07      	ldr	r3, [sp, #28]
 800b476:	2b02      	cmp	r3, #2
 800b478:	dc49      	bgt.n	800b50e <_dtoa_r+0x926>
 800b47a:	e06b      	b.n	800b554 <_dtoa_r+0x96c>
 800b47c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b47e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b482:	e73c      	b.n	800b2fe <_dtoa_r+0x716>
 800b484:	3fe00000 	.word	0x3fe00000
 800b488:	40240000 	.word	0x40240000
 800b48c:	9b03      	ldr	r3, [sp, #12]
 800b48e:	1e5c      	subs	r4, r3, #1
 800b490:	9b08      	ldr	r3, [sp, #32]
 800b492:	42a3      	cmp	r3, r4
 800b494:	db09      	blt.n	800b4aa <_dtoa_r+0x8c2>
 800b496:	1b1c      	subs	r4, r3, r4
 800b498:	9b03      	ldr	r3, [sp, #12]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	f6bf af30 	bge.w	800b300 <_dtoa_r+0x718>
 800b4a0:	9b00      	ldr	r3, [sp, #0]
 800b4a2:	9a03      	ldr	r2, [sp, #12]
 800b4a4:	1a9e      	subs	r6, r3, r2
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	e72b      	b.n	800b302 <_dtoa_r+0x71a>
 800b4aa:	9b08      	ldr	r3, [sp, #32]
 800b4ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b4ae:	9408      	str	r4, [sp, #32]
 800b4b0:	1ae3      	subs	r3, r4, r3
 800b4b2:	441a      	add	r2, r3
 800b4b4:	9e00      	ldr	r6, [sp, #0]
 800b4b6:	9b03      	ldr	r3, [sp, #12]
 800b4b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800b4ba:	2400      	movs	r4, #0
 800b4bc:	e721      	b.n	800b302 <_dtoa_r+0x71a>
 800b4be:	9c08      	ldr	r4, [sp, #32]
 800b4c0:	9e00      	ldr	r6, [sp, #0]
 800b4c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b4c4:	e728      	b.n	800b318 <_dtoa_r+0x730>
 800b4c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b4ca:	e751      	b.n	800b370 <_dtoa_r+0x788>
 800b4cc:	9a08      	ldr	r2, [sp, #32]
 800b4ce:	9902      	ldr	r1, [sp, #8]
 800b4d0:	e750      	b.n	800b374 <_dtoa_r+0x78c>
 800b4d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b4d6:	e751      	b.n	800b37c <_dtoa_r+0x794>
 800b4d8:	2300      	movs	r3, #0
 800b4da:	e779      	b.n	800b3d0 <_dtoa_r+0x7e8>
 800b4dc:	9b04      	ldr	r3, [sp, #16]
 800b4de:	e777      	b.n	800b3d0 <_dtoa_r+0x7e8>
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	9308      	str	r3, [sp, #32]
 800b4e4:	e779      	b.n	800b3da <_dtoa_r+0x7f2>
 800b4e6:	d093      	beq.n	800b410 <_dtoa_r+0x828>
 800b4e8:	9a00      	ldr	r2, [sp, #0]
 800b4ea:	331c      	adds	r3, #28
 800b4ec:	441a      	add	r2, r3
 800b4ee:	9200      	str	r2, [sp, #0]
 800b4f0:	9a06      	ldr	r2, [sp, #24]
 800b4f2:	441a      	add	r2, r3
 800b4f4:	441e      	add	r6, r3
 800b4f6:	9206      	str	r2, [sp, #24]
 800b4f8:	e78a      	b.n	800b410 <_dtoa_r+0x828>
 800b4fa:	4603      	mov	r3, r0
 800b4fc:	e7f4      	b.n	800b4e8 <_dtoa_r+0x900>
 800b4fe:	9b03      	ldr	r3, [sp, #12]
 800b500:	2b00      	cmp	r3, #0
 800b502:	46b8      	mov	r8, r7
 800b504:	dc20      	bgt.n	800b548 <_dtoa_r+0x960>
 800b506:	469b      	mov	fp, r3
 800b508:	9b07      	ldr	r3, [sp, #28]
 800b50a:	2b02      	cmp	r3, #2
 800b50c:	dd1e      	ble.n	800b54c <_dtoa_r+0x964>
 800b50e:	f1bb 0f00 	cmp.w	fp, #0
 800b512:	f47f adb1 	bne.w	800b078 <_dtoa_r+0x490>
 800b516:	4621      	mov	r1, r4
 800b518:	465b      	mov	r3, fp
 800b51a:	2205      	movs	r2, #5
 800b51c:	4648      	mov	r0, r9
 800b51e:	f000 fa95 	bl	800ba4c <__multadd>
 800b522:	4601      	mov	r1, r0
 800b524:	4604      	mov	r4, r0
 800b526:	9802      	ldr	r0, [sp, #8]
 800b528:	f000 fcea 	bl	800bf00 <__mcmp>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	f77f ada3 	ble.w	800b078 <_dtoa_r+0x490>
 800b532:	4656      	mov	r6, sl
 800b534:	2331      	movs	r3, #49	@ 0x31
 800b536:	f806 3b01 	strb.w	r3, [r6], #1
 800b53a:	f108 0801 	add.w	r8, r8, #1
 800b53e:	e59f      	b.n	800b080 <_dtoa_r+0x498>
 800b540:	9c03      	ldr	r4, [sp, #12]
 800b542:	46b8      	mov	r8, r7
 800b544:	4625      	mov	r5, r4
 800b546:	e7f4      	b.n	800b532 <_dtoa_r+0x94a>
 800b548:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b54c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b54e:	2b00      	cmp	r3, #0
 800b550:	f000 8101 	beq.w	800b756 <_dtoa_r+0xb6e>
 800b554:	2e00      	cmp	r6, #0
 800b556:	dd05      	ble.n	800b564 <_dtoa_r+0x97c>
 800b558:	4629      	mov	r1, r5
 800b55a:	4632      	mov	r2, r6
 800b55c:	4648      	mov	r0, r9
 800b55e:	f000 fc63 	bl	800be28 <__lshift>
 800b562:	4605      	mov	r5, r0
 800b564:	9b08      	ldr	r3, [sp, #32]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d05c      	beq.n	800b624 <_dtoa_r+0xa3c>
 800b56a:	6869      	ldr	r1, [r5, #4]
 800b56c:	4648      	mov	r0, r9
 800b56e:	f000 fa0b 	bl	800b988 <_Balloc>
 800b572:	4606      	mov	r6, r0
 800b574:	b928      	cbnz	r0, 800b582 <_dtoa_r+0x99a>
 800b576:	4b82      	ldr	r3, [pc, #520]	@ (800b780 <_dtoa_r+0xb98>)
 800b578:	4602      	mov	r2, r0
 800b57a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b57e:	f7ff bb4a 	b.w	800ac16 <_dtoa_r+0x2e>
 800b582:	692a      	ldr	r2, [r5, #16]
 800b584:	3202      	adds	r2, #2
 800b586:	0092      	lsls	r2, r2, #2
 800b588:	f105 010c 	add.w	r1, r5, #12
 800b58c:	300c      	adds	r0, #12
 800b58e:	f7ff fa70 	bl	800aa72 <memcpy>
 800b592:	2201      	movs	r2, #1
 800b594:	4631      	mov	r1, r6
 800b596:	4648      	mov	r0, r9
 800b598:	f000 fc46 	bl	800be28 <__lshift>
 800b59c:	f10a 0301 	add.w	r3, sl, #1
 800b5a0:	9300      	str	r3, [sp, #0]
 800b5a2:	eb0a 030b 	add.w	r3, sl, fp
 800b5a6:	9308      	str	r3, [sp, #32]
 800b5a8:	9b04      	ldr	r3, [sp, #16]
 800b5aa:	f003 0301 	and.w	r3, r3, #1
 800b5ae:	462f      	mov	r7, r5
 800b5b0:	9306      	str	r3, [sp, #24]
 800b5b2:	4605      	mov	r5, r0
 800b5b4:	9b00      	ldr	r3, [sp, #0]
 800b5b6:	9802      	ldr	r0, [sp, #8]
 800b5b8:	4621      	mov	r1, r4
 800b5ba:	f103 3bff 	add.w	fp, r3, #4294967295
 800b5be:	f7ff fa8b 	bl	800aad8 <quorem>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	3330      	adds	r3, #48	@ 0x30
 800b5c6:	9003      	str	r0, [sp, #12]
 800b5c8:	4639      	mov	r1, r7
 800b5ca:	9802      	ldr	r0, [sp, #8]
 800b5cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5ce:	f000 fc97 	bl	800bf00 <__mcmp>
 800b5d2:	462a      	mov	r2, r5
 800b5d4:	9004      	str	r0, [sp, #16]
 800b5d6:	4621      	mov	r1, r4
 800b5d8:	4648      	mov	r0, r9
 800b5da:	f000 fcad 	bl	800bf38 <__mdiff>
 800b5de:	68c2      	ldr	r2, [r0, #12]
 800b5e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5e2:	4606      	mov	r6, r0
 800b5e4:	bb02      	cbnz	r2, 800b628 <_dtoa_r+0xa40>
 800b5e6:	4601      	mov	r1, r0
 800b5e8:	9802      	ldr	r0, [sp, #8]
 800b5ea:	f000 fc89 	bl	800bf00 <__mcmp>
 800b5ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	4631      	mov	r1, r6
 800b5f4:	4648      	mov	r0, r9
 800b5f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b5f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5fa:	f000 fa05 	bl	800ba08 <_Bfree>
 800b5fe:	9b07      	ldr	r3, [sp, #28]
 800b600:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b602:	9e00      	ldr	r6, [sp, #0]
 800b604:	ea42 0103 	orr.w	r1, r2, r3
 800b608:	9b06      	ldr	r3, [sp, #24]
 800b60a:	4319      	orrs	r1, r3
 800b60c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b60e:	d10d      	bne.n	800b62c <_dtoa_r+0xa44>
 800b610:	2b39      	cmp	r3, #57	@ 0x39
 800b612:	d027      	beq.n	800b664 <_dtoa_r+0xa7c>
 800b614:	9a04      	ldr	r2, [sp, #16]
 800b616:	2a00      	cmp	r2, #0
 800b618:	dd01      	ble.n	800b61e <_dtoa_r+0xa36>
 800b61a:	9b03      	ldr	r3, [sp, #12]
 800b61c:	3331      	adds	r3, #49	@ 0x31
 800b61e:	f88b 3000 	strb.w	r3, [fp]
 800b622:	e52e      	b.n	800b082 <_dtoa_r+0x49a>
 800b624:	4628      	mov	r0, r5
 800b626:	e7b9      	b.n	800b59c <_dtoa_r+0x9b4>
 800b628:	2201      	movs	r2, #1
 800b62a:	e7e2      	b.n	800b5f2 <_dtoa_r+0xa0a>
 800b62c:	9904      	ldr	r1, [sp, #16]
 800b62e:	2900      	cmp	r1, #0
 800b630:	db04      	blt.n	800b63c <_dtoa_r+0xa54>
 800b632:	9807      	ldr	r0, [sp, #28]
 800b634:	4301      	orrs	r1, r0
 800b636:	9806      	ldr	r0, [sp, #24]
 800b638:	4301      	orrs	r1, r0
 800b63a:	d120      	bne.n	800b67e <_dtoa_r+0xa96>
 800b63c:	2a00      	cmp	r2, #0
 800b63e:	ddee      	ble.n	800b61e <_dtoa_r+0xa36>
 800b640:	9902      	ldr	r1, [sp, #8]
 800b642:	9300      	str	r3, [sp, #0]
 800b644:	2201      	movs	r2, #1
 800b646:	4648      	mov	r0, r9
 800b648:	f000 fbee 	bl	800be28 <__lshift>
 800b64c:	4621      	mov	r1, r4
 800b64e:	9002      	str	r0, [sp, #8]
 800b650:	f000 fc56 	bl	800bf00 <__mcmp>
 800b654:	2800      	cmp	r0, #0
 800b656:	9b00      	ldr	r3, [sp, #0]
 800b658:	dc02      	bgt.n	800b660 <_dtoa_r+0xa78>
 800b65a:	d1e0      	bne.n	800b61e <_dtoa_r+0xa36>
 800b65c:	07da      	lsls	r2, r3, #31
 800b65e:	d5de      	bpl.n	800b61e <_dtoa_r+0xa36>
 800b660:	2b39      	cmp	r3, #57	@ 0x39
 800b662:	d1da      	bne.n	800b61a <_dtoa_r+0xa32>
 800b664:	2339      	movs	r3, #57	@ 0x39
 800b666:	f88b 3000 	strb.w	r3, [fp]
 800b66a:	4633      	mov	r3, r6
 800b66c:	461e      	mov	r6, r3
 800b66e:	3b01      	subs	r3, #1
 800b670:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b674:	2a39      	cmp	r2, #57	@ 0x39
 800b676:	d04e      	beq.n	800b716 <_dtoa_r+0xb2e>
 800b678:	3201      	adds	r2, #1
 800b67a:	701a      	strb	r2, [r3, #0]
 800b67c:	e501      	b.n	800b082 <_dtoa_r+0x49a>
 800b67e:	2a00      	cmp	r2, #0
 800b680:	dd03      	ble.n	800b68a <_dtoa_r+0xaa2>
 800b682:	2b39      	cmp	r3, #57	@ 0x39
 800b684:	d0ee      	beq.n	800b664 <_dtoa_r+0xa7c>
 800b686:	3301      	adds	r3, #1
 800b688:	e7c9      	b.n	800b61e <_dtoa_r+0xa36>
 800b68a:	9a00      	ldr	r2, [sp, #0]
 800b68c:	9908      	ldr	r1, [sp, #32]
 800b68e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b692:	428a      	cmp	r2, r1
 800b694:	d028      	beq.n	800b6e8 <_dtoa_r+0xb00>
 800b696:	9902      	ldr	r1, [sp, #8]
 800b698:	2300      	movs	r3, #0
 800b69a:	220a      	movs	r2, #10
 800b69c:	4648      	mov	r0, r9
 800b69e:	f000 f9d5 	bl	800ba4c <__multadd>
 800b6a2:	42af      	cmp	r7, r5
 800b6a4:	9002      	str	r0, [sp, #8]
 800b6a6:	f04f 0300 	mov.w	r3, #0
 800b6aa:	f04f 020a 	mov.w	r2, #10
 800b6ae:	4639      	mov	r1, r7
 800b6b0:	4648      	mov	r0, r9
 800b6b2:	d107      	bne.n	800b6c4 <_dtoa_r+0xadc>
 800b6b4:	f000 f9ca 	bl	800ba4c <__multadd>
 800b6b8:	4607      	mov	r7, r0
 800b6ba:	4605      	mov	r5, r0
 800b6bc:	9b00      	ldr	r3, [sp, #0]
 800b6be:	3301      	adds	r3, #1
 800b6c0:	9300      	str	r3, [sp, #0]
 800b6c2:	e777      	b.n	800b5b4 <_dtoa_r+0x9cc>
 800b6c4:	f000 f9c2 	bl	800ba4c <__multadd>
 800b6c8:	4629      	mov	r1, r5
 800b6ca:	4607      	mov	r7, r0
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	220a      	movs	r2, #10
 800b6d0:	4648      	mov	r0, r9
 800b6d2:	f000 f9bb 	bl	800ba4c <__multadd>
 800b6d6:	4605      	mov	r5, r0
 800b6d8:	e7f0      	b.n	800b6bc <_dtoa_r+0xad4>
 800b6da:	f1bb 0f00 	cmp.w	fp, #0
 800b6de:	bfcc      	ite	gt
 800b6e0:	465e      	movgt	r6, fp
 800b6e2:	2601      	movle	r6, #1
 800b6e4:	4456      	add	r6, sl
 800b6e6:	2700      	movs	r7, #0
 800b6e8:	9902      	ldr	r1, [sp, #8]
 800b6ea:	9300      	str	r3, [sp, #0]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	4648      	mov	r0, r9
 800b6f0:	f000 fb9a 	bl	800be28 <__lshift>
 800b6f4:	4621      	mov	r1, r4
 800b6f6:	9002      	str	r0, [sp, #8]
 800b6f8:	f000 fc02 	bl	800bf00 <__mcmp>
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	dcb4      	bgt.n	800b66a <_dtoa_r+0xa82>
 800b700:	d102      	bne.n	800b708 <_dtoa_r+0xb20>
 800b702:	9b00      	ldr	r3, [sp, #0]
 800b704:	07db      	lsls	r3, r3, #31
 800b706:	d4b0      	bmi.n	800b66a <_dtoa_r+0xa82>
 800b708:	4633      	mov	r3, r6
 800b70a:	461e      	mov	r6, r3
 800b70c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b710:	2a30      	cmp	r2, #48	@ 0x30
 800b712:	d0fa      	beq.n	800b70a <_dtoa_r+0xb22>
 800b714:	e4b5      	b.n	800b082 <_dtoa_r+0x49a>
 800b716:	459a      	cmp	sl, r3
 800b718:	d1a8      	bne.n	800b66c <_dtoa_r+0xa84>
 800b71a:	2331      	movs	r3, #49	@ 0x31
 800b71c:	f108 0801 	add.w	r8, r8, #1
 800b720:	f88a 3000 	strb.w	r3, [sl]
 800b724:	e4ad      	b.n	800b082 <_dtoa_r+0x49a>
 800b726:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b728:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b784 <_dtoa_r+0xb9c>
 800b72c:	b11b      	cbz	r3, 800b736 <_dtoa_r+0xb4e>
 800b72e:	f10a 0308 	add.w	r3, sl, #8
 800b732:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b734:	6013      	str	r3, [r2, #0]
 800b736:	4650      	mov	r0, sl
 800b738:	b017      	add	sp, #92	@ 0x5c
 800b73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b73e:	9b07      	ldr	r3, [sp, #28]
 800b740:	2b01      	cmp	r3, #1
 800b742:	f77f ae2e 	ble.w	800b3a2 <_dtoa_r+0x7ba>
 800b746:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b748:	9308      	str	r3, [sp, #32]
 800b74a:	2001      	movs	r0, #1
 800b74c:	e64d      	b.n	800b3ea <_dtoa_r+0x802>
 800b74e:	f1bb 0f00 	cmp.w	fp, #0
 800b752:	f77f aed9 	ble.w	800b508 <_dtoa_r+0x920>
 800b756:	4656      	mov	r6, sl
 800b758:	9802      	ldr	r0, [sp, #8]
 800b75a:	4621      	mov	r1, r4
 800b75c:	f7ff f9bc 	bl	800aad8 <quorem>
 800b760:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b764:	f806 3b01 	strb.w	r3, [r6], #1
 800b768:	eba6 020a 	sub.w	r2, r6, sl
 800b76c:	4593      	cmp	fp, r2
 800b76e:	ddb4      	ble.n	800b6da <_dtoa_r+0xaf2>
 800b770:	9902      	ldr	r1, [sp, #8]
 800b772:	2300      	movs	r3, #0
 800b774:	220a      	movs	r2, #10
 800b776:	4648      	mov	r0, r9
 800b778:	f000 f968 	bl	800ba4c <__multadd>
 800b77c:	9002      	str	r0, [sp, #8]
 800b77e:	e7eb      	b.n	800b758 <_dtoa_r+0xb70>
 800b780:	0800ec4d 	.word	0x0800ec4d
 800b784:	0800ebe8 	.word	0x0800ebe8

0800b788 <_free_r>:
 800b788:	b538      	push	{r3, r4, r5, lr}
 800b78a:	4605      	mov	r5, r0
 800b78c:	2900      	cmp	r1, #0
 800b78e:	d041      	beq.n	800b814 <_free_r+0x8c>
 800b790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b794:	1f0c      	subs	r4, r1, #4
 800b796:	2b00      	cmp	r3, #0
 800b798:	bfb8      	it	lt
 800b79a:	18e4      	addlt	r4, r4, r3
 800b79c:	f000 f8e8 	bl	800b970 <__malloc_lock>
 800b7a0:	4a1d      	ldr	r2, [pc, #116]	@ (800b818 <_free_r+0x90>)
 800b7a2:	6813      	ldr	r3, [r2, #0]
 800b7a4:	b933      	cbnz	r3, 800b7b4 <_free_r+0x2c>
 800b7a6:	6063      	str	r3, [r4, #4]
 800b7a8:	6014      	str	r4, [r2, #0]
 800b7aa:	4628      	mov	r0, r5
 800b7ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7b0:	f000 b8e4 	b.w	800b97c <__malloc_unlock>
 800b7b4:	42a3      	cmp	r3, r4
 800b7b6:	d908      	bls.n	800b7ca <_free_r+0x42>
 800b7b8:	6820      	ldr	r0, [r4, #0]
 800b7ba:	1821      	adds	r1, r4, r0
 800b7bc:	428b      	cmp	r3, r1
 800b7be:	bf01      	itttt	eq
 800b7c0:	6819      	ldreq	r1, [r3, #0]
 800b7c2:	685b      	ldreq	r3, [r3, #4]
 800b7c4:	1809      	addeq	r1, r1, r0
 800b7c6:	6021      	streq	r1, [r4, #0]
 800b7c8:	e7ed      	b.n	800b7a6 <_free_r+0x1e>
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	b10b      	cbz	r3, 800b7d4 <_free_r+0x4c>
 800b7d0:	42a3      	cmp	r3, r4
 800b7d2:	d9fa      	bls.n	800b7ca <_free_r+0x42>
 800b7d4:	6811      	ldr	r1, [r2, #0]
 800b7d6:	1850      	adds	r0, r2, r1
 800b7d8:	42a0      	cmp	r0, r4
 800b7da:	d10b      	bne.n	800b7f4 <_free_r+0x6c>
 800b7dc:	6820      	ldr	r0, [r4, #0]
 800b7de:	4401      	add	r1, r0
 800b7e0:	1850      	adds	r0, r2, r1
 800b7e2:	4283      	cmp	r3, r0
 800b7e4:	6011      	str	r1, [r2, #0]
 800b7e6:	d1e0      	bne.n	800b7aa <_free_r+0x22>
 800b7e8:	6818      	ldr	r0, [r3, #0]
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	6053      	str	r3, [r2, #4]
 800b7ee:	4408      	add	r0, r1
 800b7f0:	6010      	str	r0, [r2, #0]
 800b7f2:	e7da      	b.n	800b7aa <_free_r+0x22>
 800b7f4:	d902      	bls.n	800b7fc <_free_r+0x74>
 800b7f6:	230c      	movs	r3, #12
 800b7f8:	602b      	str	r3, [r5, #0]
 800b7fa:	e7d6      	b.n	800b7aa <_free_r+0x22>
 800b7fc:	6820      	ldr	r0, [r4, #0]
 800b7fe:	1821      	adds	r1, r4, r0
 800b800:	428b      	cmp	r3, r1
 800b802:	bf04      	itt	eq
 800b804:	6819      	ldreq	r1, [r3, #0]
 800b806:	685b      	ldreq	r3, [r3, #4]
 800b808:	6063      	str	r3, [r4, #4]
 800b80a:	bf04      	itt	eq
 800b80c:	1809      	addeq	r1, r1, r0
 800b80e:	6021      	streq	r1, [r4, #0]
 800b810:	6054      	str	r4, [r2, #4]
 800b812:	e7ca      	b.n	800b7aa <_free_r+0x22>
 800b814:	bd38      	pop	{r3, r4, r5, pc}
 800b816:	bf00      	nop
 800b818:	2000205c 	.word	0x2000205c

0800b81c <malloc>:
 800b81c:	4b02      	ldr	r3, [pc, #8]	@ (800b828 <malloc+0xc>)
 800b81e:	4601      	mov	r1, r0
 800b820:	6818      	ldr	r0, [r3, #0]
 800b822:	f000 b825 	b.w	800b870 <_malloc_r>
 800b826:	bf00      	nop
 800b828:	20000038 	.word	0x20000038

0800b82c <sbrk_aligned>:
 800b82c:	b570      	push	{r4, r5, r6, lr}
 800b82e:	4e0f      	ldr	r6, [pc, #60]	@ (800b86c <sbrk_aligned+0x40>)
 800b830:	460c      	mov	r4, r1
 800b832:	6831      	ldr	r1, [r6, #0]
 800b834:	4605      	mov	r5, r0
 800b836:	b911      	cbnz	r1, 800b83e <sbrk_aligned+0x12>
 800b838:	f002 f9a8 	bl	800db8c <_sbrk_r>
 800b83c:	6030      	str	r0, [r6, #0]
 800b83e:	4621      	mov	r1, r4
 800b840:	4628      	mov	r0, r5
 800b842:	f002 f9a3 	bl	800db8c <_sbrk_r>
 800b846:	1c43      	adds	r3, r0, #1
 800b848:	d103      	bne.n	800b852 <sbrk_aligned+0x26>
 800b84a:	f04f 34ff 	mov.w	r4, #4294967295
 800b84e:	4620      	mov	r0, r4
 800b850:	bd70      	pop	{r4, r5, r6, pc}
 800b852:	1cc4      	adds	r4, r0, #3
 800b854:	f024 0403 	bic.w	r4, r4, #3
 800b858:	42a0      	cmp	r0, r4
 800b85a:	d0f8      	beq.n	800b84e <sbrk_aligned+0x22>
 800b85c:	1a21      	subs	r1, r4, r0
 800b85e:	4628      	mov	r0, r5
 800b860:	f002 f994 	bl	800db8c <_sbrk_r>
 800b864:	3001      	adds	r0, #1
 800b866:	d1f2      	bne.n	800b84e <sbrk_aligned+0x22>
 800b868:	e7ef      	b.n	800b84a <sbrk_aligned+0x1e>
 800b86a:	bf00      	nop
 800b86c:	20002058 	.word	0x20002058

0800b870 <_malloc_r>:
 800b870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b874:	1ccd      	adds	r5, r1, #3
 800b876:	f025 0503 	bic.w	r5, r5, #3
 800b87a:	3508      	adds	r5, #8
 800b87c:	2d0c      	cmp	r5, #12
 800b87e:	bf38      	it	cc
 800b880:	250c      	movcc	r5, #12
 800b882:	2d00      	cmp	r5, #0
 800b884:	4606      	mov	r6, r0
 800b886:	db01      	blt.n	800b88c <_malloc_r+0x1c>
 800b888:	42a9      	cmp	r1, r5
 800b88a:	d904      	bls.n	800b896 <_malloc_r+0x26>
 800b88c:	230c      	movs	r3, #12
 800b88e:	6033      	str	r3, [r6, #0]
 800b890:	2000      	movs	r0, #0
 800b892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b896:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b96c <_malloc_r+0xfc>
 800b89a:	f000 f869 	bl	800b970 <__malloc_lock>
 800b89e:	f8d8 3000 	ldr.w	r3, [r8]
 800b8a2:	461c      	mov	r4, r3
 800b8a4:	bb44      	cbnz	r4, 800b8f8 <_malloc_r+0x88>
 800b8a6:	4629      	mov	r1, r5
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f7ff ffbf 	bl	800b82c <sbrk_aligned>
 800b8ae:	1c43      	adds	r3, r0, #1
 800b8b0:	4604      	mov	r4, r0
 800b8b2:	d158      	bne.n	800b966 <_malloc_r+0xf6>
 800b8b4:	f8d8 4000 	ldr.w	r4, [r8]
 800b8b8:	4627      	mov	r7, r4
 800b8ba:	2f00      	cmp	r7, #0
 800b8bc:	d143      	bne.n	800b946 <_malloc_r+0xd6>
 800b8be:	2c00      	cmp	r4, #0
 800b8c0:	d04b      	beq.n	800b95a <_malloc_r+0xea>
 800b8c2:	6823      	ldr	r3, [r4, #0]
 800b8c4:	4639      	mov	r1, r7
 800b8c6:	4630      	mov	r0, r6
 800b8c8:	eb04 0903 	add.w	r9, r4, r3
 800b8cc:	f002 f95e 	bl	800db8c <_sbrk_r>
 800b8d0:	4581      	cmp	r9, r0
 800b8d2:	d142      	bne.n	800b95a <_malloc_r+0xea>
 800b8d4:	6821      	ldr	r1, [r4, #0]
 800b8d6:	1a6d      	subs	r5, r5, r1
 800b8d8:	4629      	mov	r1, r5
 800b8da:	4630      	mov	r0, r6
 800b8dc:	f7ff ffa6 	bl	800b82c <sbrk_aligned>
 800b8e0:	3001      	adds	r0, #1
 800b8e2:	d03a      	beq.n	800b95a <_malloc_r+0xea>
 800b8e4:	6823      	ldr	r3, [r4, #0]
 800b8e6:	442b      	add	r3, r5
 800b8e8:	6023      	str	r3, [r4, #0]
 800b8ea:	f8d8 3000 	ldr.w	r3, [r8]
 800b8ee:	685a      	ldr	r2, [r3, #4]
 800b8f0:	bb62      	cbnz	r2, 800b94c <_malloc_r+0xdc>
 800b8f2:	f8c8 7000 	str.w	r7, [r8]
 800b8f6:	e00f      	b.n	800b918 <_malloc_r+0xa8>
 800b8f8:	6822      	ldr	r2, [r4, #0]
 800b8fa:	1b52      	subs	r2, r2, r5
 800b8fc:	d420      	bmi.n	800b940 <_malloc_r+0xd0>
 800b8fe:	2a0b      	cmp	r2, #11
 800b900:	d917      	bls.n	800b932 <_malloc_r+0xc2>
 800b902:	1961      	adds	r1, r4, r5
 800b904:	42a3      	cmp	r3, r4
 800b906:	6025      	str	r5, [r4, #0]
 800b908:	bf18      	it	ne
 800b90a:	6059      	strne	r1, [r3, #4]
 800b90c:	6863      	ldr	r3, [r4, #4]
 800b90e:	bf08      	it	eq
 800b910:	f8c8 1000 	streq.w	r1, [r8]
 800b914:	5162      	str	r2, [r4, r5]
 800b916:	604b      	str	r3, [r1, #4]
 800b918:	4630      	mov	r0, r6
 800b91a:	f000 f82f 	bl	800b97c <__malloc_unlock>
 800b91e:	f104 000b 	add.w	r0, r4, #11
 800b922:	1d23      	adds	r3, r4, #4
 800b924:	f020 0007 	bic.w	r0, r0, #7
 800b928:	1ac2      	subs	r2, r0, r3
 800b92a:	bf1c      	itt	ne
 800b92c:	1a1b      	subne	r3, r3, r0
 800b92e:	50a3      	strne	r3, [r4, r2]
 800b930:	e7af      	b.n	800b892 <_malloc_r+0x22>
 800b932:	6862      	ldr	r2, [r4, #4]
 800b934:	42a3      	cmp	r3, r4
 800b936:	bf0c      	ite	eq
 800b938:	f8c8 2000 	streq.w	r2, [r8]
 800b93c:	605a      	strne	r2, [r3, #4]
 800b93e:	e7eb      	b.n	800b918 <_malloc_r+0xa8>
 800b940:	4623      	mov	r3, r4
 800b942:	6864      	ldr	r4, [r4, #4]
 800b944:	e7ae      	b.n	800b8a4 <_malloc_r+0x34>
 800b946:	463c      	mov	r4, r7
 800b948:	687f      	ldr	r7, [r7, #4]
 800b94a:	e7b6      	b.n	800b8ba <_malloc_r+0x4a>
 800b94c:	461a      	mov	r2, r3
 800b94e:	685b      	ldr	r3, [r3, #4]
 800b950:	42a3      	cmp	r3, r4
 800b952:	d1fb      	bne.n	800b94c <_malloc_r+0xdc>
 800b954:	2300      	movs	r3, #0
 800b956:	6053      	str	r3, [r2, #4]
 800b958:	e7de      	b.n	800b918 <_malloc_r+0xa8>
 800b95a:	230c      	movs	r3, #12
 800b95c:	6033      	str	r3, [r6, #0]
 800b95e:	4630      	mov	r0, r6
 800b960:	f000 f80c 	bl	800b97c <__malloc_unlock>
 800b964:	e794      	b.n	800b890 <_malloc_r+0x20>
 800b966:	6005      	str	r5, [r0, #0]
 800b968:	e7d6      	b.n	800b918 <_malloc_r+0xa8>
 800b96a:	bf00      	nop
 800b96c:	2000205c 	.word	0x2000205c

0800b970 <__malloc_lock>:
 800b970:	4801      	ldr	r0, [pc, #4]	@ (800b978 <__malloc_lock+0x8>)
 800b972:	f7ff b87c 	b.w	800aa6e <__retarget_lock_acquire_recursive>
 800b976:	bf00      	nop
 800b978:	20002054 	.word	0x20002054

0800b97c <__malloc_unlock>:
 800b97c:	4801      	ldr	r0, [pc, #4]	@ (800b984 <__malloc_unlock+0x8>)
 800b97e:	f7ff b877 	b.w	800aa70 <__retarget_lock_release_recursive>
 800b982:	bf00      	nop
 800b984:	20002054 	.word	0x20002054

0800b988 <_Balloc>:
 800b988:	b570      	push	{r4, r5, r6, lr}
 800b98a:	69c6      	ldr	r6, [r0, #28]
 800b98c:	4604      	mov	r4, r0
 800b98e:	460d      	mov	r5, r1
 800b990:	b976      	cbnz	r6, 800b9b0 <_Balloc+0x28>
 800b992:	2010      	movs	r0, #16
 800b994:	f7ff ff42 	bl	800b81c <malloc>
 800b998:	4602      	mov	r2, r0
 800b99a:	61e0      	str	r0, [r4, #28]
 800b99c:	b920      	cbnz	r0, 800b9a8 <_Balloc+0x20>
 800b99e:	4b18      	ldr	r3, [pc, #96]	@ (800ba00 <_Balloc+0x78>)
 800b9a0:	4818      	ldr	r0, [pc, #96]	@ (800ba04 <_Balloc+0x7c>)
 800b9a2:	216b      	movs	r1, #107	@ 0x6b
 800b9a4:	f7ff f87a 	bl	800aa9c <__assert_func>
 800b9a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9ac:	6006      	str	r6, [r0, #0]
 800b9ae:	60c6      	str	r6, [r0, #12]
 800b9b0:	69e6      	ldr	r6, [r4, #28]
 800b9b2:	68f3      	ldr	r3, [r6, #12]
 800b9b4:	b183      	cbz	r3, 800b9d8 <_Balloc+0x50>
 800b9b6:	69e3      	ldr	r3, [r4, #28]
 800b9b8:	68db      	ldr	r3, [r3, #12]
 800b9ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b9be:	b9b8      	cbnz	r0, 800b9f0 <_Balloc+0x68>
 800b9c0:	2101      	movs	r1, #1
 800b9c2:	fa01 f605 	lsl.w	r6, r1, r5
 800b9c6:	1d72      	adds	r2, r6, #5
 800b9c8:	0092      	lsls	r2, r2, #2
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f002 f8ff 	bl	800dbce <_calloc_r>
 800b9d0:	b160      	cbz	r0, 800b9ec <_Balloc+0x64>
 800b9d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b9d6:	e00e      	b.n	800b9f6 <_Balloc+0x6e>
 800b9d8:	2221      	movs	r2, #33	@ 0x21
 800b9da:	2104      	movs	r1, #4
 800b9dc:	4620      	mov	r0, r4
 800b9de:	f002 f8f6 	bl	800dbce <_calloc_r>
 800b9e2:	69e3      	ldr	r3, [r4, #28]
 800b9e4:	60f0      	str	r0, [r6, #12]
 800b9e6:	68db      	ldr	r3, [r3, #12]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d1e4      	bne.n	800b9b6 <_Balloc+0x2e>
 800b9ec:	2000      	movs	r0, #0
 800b9ee:	bd70      	pop	{r4, r5, r6, pc}
 800b9f0:	6802      	ldr	r2, [r0, #0]
 800b9f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9fc:	e7f7      	b.n	800b9ee <_Balloc+0x66>
 800b9fe:	bf00      	nop
 800ba00:	0800eb3b 	.word	0x0800eb3b
 800ba04:	0800ec5e 	.word	0x0800ec5e

0800ba08 <_Bfree>:
 800ba08:	b570      	push	{r4, r5, r6, lr}
 800ba0a:	69c6      	ldr	r6, [r0, #28]
 800ba0c:	4605      	mov	r5, r0
 800ba0e:	460c      	mov	r4, r1
 800ba10:	b976      	cbnz	r6, 800ba30 <_Bfree+0x28>
 800ba12:	2010      	movs	r0, #16
 800ba14:	f7ff ff02 	bl	800b81c <malloc>
 800ba18:	4602      	mov	r2, r0
 800ba1a:	61e8      	str	r0, [r5, #28]
 800ba1c:	b920      	cbnz	r0, 800ba28 <_Bfree+0x20>
 800ba1e:	4b09      	ldr	r3, [pc, #36]	@ (800ba44 <_Bfree+0x3c>)
 800ba20:	4809      	ldr	r0, [pc, #36]	@ (800ba48 <_Bfree+0x40>)
 800ba22:	218f      	movs	r1, #143	@ 0x8f
 800ba24:	f7ff f83a 	bl	800aa9c <__assert_func>
 800ba28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba2c:	6006      	str	r6, [r0, #0]
 800ba2e:	60c6      	str	r6, [r0, #12]
 800ba30:	b13c      	cbz	r4, 800ba42 <_Bfree+0x3a>
 800ba32:	69eb      	ldr	r3, [r5, #28]
 800ba34:	6862      	ldr	r2, [r4, #4]
 800ba36:	68db      	ldr	r3, [r3, #12]
 800ba38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba3c:	6021      	str	r1, [r4, #0]
 800ba3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba42:	bd70      	pop	{r4, r5, r6, pc}
 800ba44:	0800eb3b 	.word	0x0800eb3b
 800ba48:	0800ec5e 	.word	0x0800ec5e

0800ba4c <__multadd>:
 800ba4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba50:	690d      	ldr	r5, [r1, #16]
 800ba52:	4607      	mov	r7, r0
 800ba54:	460c      	mov	r4, r1
 800ba56:	461e      	mov	r6, r3
 800ba58:	f101 0c14 	add.w	ip, r1, #20
 800ba5c:	2000      	movs	r0, #0
 800ba5e:	f8dc 3000 	ldr.w	r3, [ip]
 800ba62:	b299      	uxth	r1, r3
 800ba64:	fb02 6101 	mla	r1, r2, r1, r6
 800ba68:	0c1e      	lsrs	r6, r3, #16
 800ba6a:	0c0b      	lsrs	r3, r1, #16
 800ba6c:	fb02 3306 	mla	r3, r2, r6, r3
 800ba70:	b289      	uxth	r1, r1
 800ba72:	3001      	adds	r0, #1
 800ba74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba78:	4285      	cmp	r5, r0
 800ba7a:	f84c 1b04 	str.w	r1, [ip], #4
 800ba7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba82:	dcec      	bgt.n	800ba5e <__multadd+0x12>
 800ba84:	b30e      	cbz	r6, 800baca <__multadd+0x7e>
 800ba86:	68a3      	ldr	r3, [r4, #8]
 800ba88:	42ab      	cmp	r3, r5
 800ba8a:	dc19      	bgt.n	800bac0 <__multadd+0x74>
 800ba8c:	6861      	ldr	r1, [r4, #4]
 800ba8e:	4638      	mov	r0, r7
 800ba90:	3101      	adds	r1, #1
 800ba92:	f7ff ff79 	bl	800b988 <_Balloc>
 800ba96:	4680      	mov	r8, r0
 800ba98:	b928      	cbnz	r0, 800baa6 <__multadd+0x5a>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	4b0c      	ldr	r3, [pc, #48]	@ (800bad0 <__multadd+0x84>)
 800ba9e:	480d      	ldr	r0, [pc, #52]	@ (800bad4 <__multadd+0x88>)
 800baa0:	21ba      	movs	r1, #186	@ 0xba
 800baa2:	f7fe fffb 	bl	800aa9c <__assert_func>
 800baa6:	6922      	ldr	r2, [r4, #16]
 800baa8:	3202      	adds	r2, #2
 800baaa:	f104 010c 	add.w	r1, r4, #12
 800baae:	0092      	lsls	r2, r2, #2
 800bab0:	300c      	adds	r0, #12
 800bab2:	f7fe ffde 	bl	800aa72 <memcpy>
 800bab6:	4621      	mov	r1, r4
 800bab8:	4638      	mov	r0, r7
 800baba:	f7ff ffa5 	bl	800ba08 <_Bfree>
 800babe:	4644      	mov	r4, r8
 800bac0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bac4:	3501      	adds	r5, #1
 800bac6:	615e      	str	r6, [r3, #20]
 800bac8:	6125      	str	r5, [r4, #16]
 800baca:	4620      	mov	r0, r4
 800bacc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bad0:	0800ec4d 	.word	0x0800ec4d
 800bad4:	0800ec5e 	.word	0x0800ec5e

0800bad8 <__s2b>:
 800bad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800badc:	460c      	mov	r4, r1
 800bade:	4615      	mov	r5, r2
 800bae0:	461f      	mov	r7, r3
 800bae2:	2209      	movs	r2, #9
 800bae4:	3308      	adds	r3, #8
 800bae6:	4606      	mov	r6, r0
 800bae8:	fb93 f3f2 	sdiv	r3, r3, r2
 800baec:	2100      	movs	r1, #0
 800baee:	2201      	movs	r2, #1
 800baf0:	429a      	cmp	r2, r3
 800baf2:	db09      	blt.n	800bb08 <__s2b+0x30>
 800baf4:	4630      	mov	r0, r6
 800baf6:	f7ff ff47 	bl	800b988 <_Balloc>
 800bafa:	b940      	cbnz	r0, 800bb0e <__s2b+0x36>
 800bafc:	4602      	mov	r2, r0
 800bafe:	4b19      	ldr	r3, [pc, #100]	@ (800bb64 <__s2b+0x8c>)
 800bb00:	4819      	ldr	r0, [pc, #100]	@ (800bb68 <__s2b+0x90>)
 800bb02:	21d3      	movs	r1, #211	@ 0xd3
 800bb04:	f7fe ffca 	bl	800aa9c <__assert_func>
 800bb08:	0052      	lsls	r2, r2, #1
 800bb0a:	3101      	adds	r1, #1
 800bb0c:	e7f0      	b.n	800baf0 <__s2b+0x18>
 800bb0e:	9b08      	ldr	r3, [sp, #32]
 800bb10:	6143      	str	r3, [r0, #20]
 800bb12:	2d09      	cmp	r5, #9
 800bb14:	f04f 0301 	mov.w	r3, #1
 800bb18:	6103      	str	r3, [r0, #16]
 800bb1a:	dd16      	ble.n	800bb4a <__s2b+0x72>
 800bb1c:	f104 0909 	add.w	r9, r4, #9
 800bb20:	46c8      	mov	r8, r9
 800bb22:	442c      	add	r4, r5
 800bb24:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bb28:	4601      	mov	r1, r0
 800bb2a:	3b30      	subs	r3, #48	@ 0x30
 800bb2c:	220a      	movs	r2, #10
 800bb2e:	4630      	mov	r0, r6
 800bb30:	f7ff ff8c 	bl	800ba4c <__multadd>
 800bb34:	45a0      	cmp	r8, r4
 800bb36:	d1f5      	bne.n	800bb24 <__s2b+0x4c>
 800bb38:	f1a5 0408 	sub.w	r4, r5, #8
 800bb3c:	444c      	add	r4, r9
 800bb3e:	1b2d      	subs	r5, r5, r4
 800bb40:	1963      	adds	r3, r4, r5
 800bb42:	42bb      	cmp	r3, r7
 800bb44:	db04      	blt.n	800bb50 <__s2b+0x78>
 800bb46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb4a:	340a      	adds	r4, #10
 800bb4c:	2509      	movs	r5, #9
 800bb4e:	e7f6      	b.n	800bb3e <__s2b+0x66>
 800bb50:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bb54:	4601      	mov	r1, r0
 800bb56:	3b30      	subs	r3, #48	@ 0x30
 800bb58:	220a      	movs	r2, #10
 800bb5a:	4630      	mov	r0, r6
 800bb5c:	f7ff ff76 	bl	800ba4c <__multadd>
 800bb60:	e7ee      	b.n	800bb40 <__s2b+0x68>
 800bb62:	bf00      	nop
 800bb64:	0800ec4d 	.word	0x0800ec4d
 800bb68:	0800ec5e 	.word	0x0800ec5e

0800bb6c <__hi0bits>:
 800bb6c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bb70:	4603      	mov	r3, r0
 800bb72:	bf36      	itet	cc
 800bb74:	0403      	lslcc	r3, r0, #16
 800bb76:	2000      	movcs	r0, #0
 800bb78:	2010      	movcc	r0, #16
 800bb7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bb7e:	bf3c      	itt	cc
 800bb80:	021b      	lslcc	r3, r3, #8
 800bb82:	3008      	addcc	r0, #8
 800bb84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb88:	bf3c      	itt	cc
 800bb8a:	011b      	lslcc	r3, r3, #4
 800bb8c:	3004      	addcc	r0, #4
 800bb8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb92:	bf3c      	itt	cc
 800bb94:	009b      	lslcc	r3, r3, #2
 800bb96:	3002      	addcc	r0, #2
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	db05      	blt.n	800bba8 <__hi0bits+0x3c>
 800bb9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bba0:	f100 0001 	add.w	r0, r0, #1
 800bba4:	bf08      	it	eq
 800bba6:	2020      	moveq	r0, #32
 800bba8:	4770      	bx	lr

0800bbaa <__lo0bits>:
 800bbaa:	6803      	ldr	r3, [r0, #0]
 800bbac:	4602      	mov	r2, r0
 800bbae:	f013 0007 	ands.w	r0, r3, #7
 800bbb2:	d00b      	beq.n	800bbcc <__lo0bits+0x22>
 800bbb4:	07d9      	lsls	r1, r3, #31
 800bbb6:	d421      	bmi.n	800bbfc <__lo0bits+0x52>
 800bbb8:	0798      	lsls	r0, r3, #30
 800bbba:	bf49      	itett	mi
 800bbbc:	085b      	lsrmi	r3, r3, #1
 800bbbe:	089b      	lsrpl	r3, r3, #2
 800bbc0:	2001      	movmi	r0, #1
 800bbc2:	6013      	strmi	r3, [r2, #0]
 800bbc4:	bf5c      	itt	pl
 800bbc6:	6013      	strpl	r3, [r2, #0]
 800bbc8:	2002      	movpl	r0, #2
 800bbca:	4770      	bx	lr
 800bbcc:	b299      	uxth	r1, r3
 800bbce:	b909      	cbnz	r1, 800bbd4 <__lo0bits+0x2a>
 800bbd0:	0c1b      	lsrs	r3, r3, #16
 800bbd2:	2010      	movs	r0, #16
 800bbd4:	b2d9      	uxtb	r1, r3
 800bbd6:	b909      	cbnz	r1, 800bbdc <__lo0bits+0x32>
 800bbd8:	3008      	adds	r0, #8
 800bbda:	0a1b      	lsrs	r3, r3, #8
 800bbdc:	0719      	lsls	r1, r3, #28
 800bbde:	bf04      	itt	eq
 800bbe0:	091b      	lsreq	r3, r3, #4
 800bbe2:	3004      	addeq	r0, #4
 800bbe4:	0799      	lsls	r1, r3, #30
 800bbe6:	bf04      	itt	eq
 800bbe8:	089b      	lsreq	r3, r3, #2
 800bbea:	3002      	addeq	r0, #2
 800bbec:	07d9      	lsls	r1, r3, #31
 800bbee:	d403      	bmi.n	800bbf8 <__lo0bits+0x4e>
 800bbf0:	085b      	lsrs	r3, r3, #1
 800bbf2:	f100 0001 	add.w	r0, r0, #1
 800bbf6:	d003      	beq.n	800bc00 <__lo0bits+0x56>
 800bbf8:	6013      	str	r3, [r2, #0]
 800bbfa:	4770      	bx	lr
 800bbfc:	2000      	movs	r0, #0
 800bbfe:	4770      	bx	lr
 800bc00:	2020      	movs	r0, #32
 800bc02:	4770      	bx	lr

0800bc04 <__i2b>:
 800bc04:	b510      	push	{r4, lr}
 800bc06:	460c      	mov	r4, r1
 800bc08:	2101      	movs	r1, #1
 800bc0a:	f7ff febd 	bl	800b988 <_Balloc>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	b928      	cbnz	r0, 800bc1e <__i2b+0x1a>
 800bc12:	4b05      	ldr	r3, [pc, #20]	@ (800bc28 <__i2b+0x24>)
 800bc14:	4805      	ldr	r0, [pc, #20]	@ (800bc2c <__i2b+0x28>)
 800bc16:	f240 1145 	movw	r1, #325	@ 0x145
 800bc1a:	f7fe ff3f 	bl	800aa9c <__assert_func>
 800bc1e:	2301      	movs	r3, #1
 800bc20:	6144      	str	r4, [r0, #20]
 800bc22:	6103      	str	r3, [r0, #16]
 800bc24:	bd10      	pop	{r4, pc}
 800bc26:	bf00      	nop
 800bc28:	0800ec4d 	.word	0x0800ec4d
 800bc2c:	0800ec5e 	.word	0x0800ec5e

0800bc30 <__multiply>:
 800bc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc34:	4617      	mov	r7, r2
 800bc36:	690a      	ldr	r2, [r1, #16]
 800bc38:	693b      	ldr	r3, [r7, #16]
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	bfa8      	it	ge
 800bc3e:	463b      	movge	r3, r7
 800bc40:	4689      	mov	r9, r1
 800bc42:	bfa4      	itt	ge
 800bc44:	460f      	movge	r7, r1
 800bc46:	4699      	movge	r9, r3
 800bc48:	693d      	ldr	r5, [r7, #16]
 800bc4a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	6879      	ldr	r1, [r7, #4]
 800bc52:	eb05 060a 	add.w	r6, r5, sl
 800bc56:	42b3      	cmp	r3, r6
 800bc58:	b085      	sub	sp, #20
 800bc5a:	bfb8      	it	lt
 800bc5c:	3101      	addlt	r1, #1
 800bc5e:	f7ff fe93 	bl	800b988 <_Balloc>
 800bc62:	b930      	cbnz	r0, 800bc72 <__multiply+0x42>
 800bc64:	4602      	mov	r2, r0
 800bc66:	4b41      	ldr	r3, [pc, #260]	@ (800bd6c <__multiply+0x13c>)
 800bc68:	4841      	ldr	r0, [pc, #260]	@ (800bd70 <__multiply+0x140>)
 800bc6a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bc6e:	f7fe ff15 	bl	800aa9c <__assert_func>
 800bc72:	f100 0414 	add.w	r4, r0, #20
 800bc76:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bc7a:	4623      	mov	r3, r4
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	4573      	cmp	r3, lr
 800bc80:	d320      	bcc.n	800bcc4 <__multiply+0x94>
 800bc82:	f107 0814 	add.w	r8, r7, #20
 800bc86:	f109 0114 	add.w	r1, r9, #20
 800bc8a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bc8e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bc92:	9302      	str	r3, [sp, #8]
 800bc94:	1beb      	subs	r3, r5, r7
 800bc96:	3b15      	subs	r3, #21
 800bc98:	f023 0303 	bic.w	r3, r3, #3
 800bc9c:	3304      	adds	r3, #4
 800bc9e:	3715      	adds	r7, #21
 800bca0:	42bd      	cmp	r5, r7
 800bca2:	bf38      	it	cc
 800bca4:	2304      	movcc	r3, #4
 800bca6:	9301      	str	r3, [sp, #4]
 800bca8:	9b02      	ldr	r3, [sp, #8]
 800bcaa:	9103      	str	r1, [sp, #12]
 800bcac:	428b      	cmp	r3, r1
 800bcae:	d80c      	bhi.n	800bcca <__multiply+0x9a>
 800bcb0:	2e00      	cmp	r6, #0
 800bcb2:	dd03      	ble.n	800bcbc <__multiply+0x8c>
 800bcb4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d055      	beq.n	800bd68 <__multiply+0x138>
 800bcbc:	6106      	str	r6, [r0, #16]
 800bcbe:	b005      	add	sp, #20
 800bcc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc4:	f843 2b04 	str.w	r2, [r3], #4
 800bcc8:	e7d9      	b.n	800bc7e <__multiply+0x4e>
 800bcca:	f8b1 a000 	ldrh.w	sl, [r1]
 800bcce:	f1ba 0f00 	cmp.w	sl, #0
 800bcd2:	d01f      	beq.n	800bd14 <__multiply+0xe4>
 800bcd4:	46c4      	mov	ip, r8
 800bcd6:	46a1      	mov	r9, r4
 800bcd8:	2700      	movs	r7, #0
 800bcda:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bcde:	f8d9 3000 	ldr.w	r3, [r9]
 800bce2:	fa1f fb82 	uxth.w	fp, r2
 800bce6:	b29b      	uxth	r3, r3
 800bce8:	fb0a 330b 	mla	r3, sl, fp, r3
 800bcec:	443b      	add	r3, r7
 800bcee:	f8d9 7000 	ldr.w	r7, [r9]
 800bcf2:	0c12      	lsrs	r2, r2, #16
 800bcf4:	0c3f      	lsrs	r7, r7, #16
 800bcf6:	fb0a 7202 	mla	r2, sl, r2, r7
 800bcfa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bcfe:	b29b      	uxth	r3, r3
 800bd00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd04:	4565      	cmp	r5, ip
 800bd06:	f849 3b04 	str.w	r3, [r9], #4
 800bd0a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bd0e:	d8e4      	bhi.n	800bcda <__multiply+0xaa>
 800bd10:	9b01      	ldr	r3, [sp, #4]
 800bd12:	50e7      	str	r7, [r4, r3]
 800bd14:	9b03      	ldr	r3, [sp, #12]
 800bd16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bd1a:	3104      	adds	r1, #4
 800bd1c:	f1b9 0f00 	cmp.w	r9, #0
 800bd20:	d020      	beq.n	800bd64 <__multiply+0x134>
 800bd22:	6823      	ldr	r3, [r4, #0]
 800bd24:	4647      	mov	r7, r8
 800bd26:	46a4      	mov	ip, r4
 800bd28:	f04f 0a00 	mov.w	sl, #0
 800bd2c:	f8b7 b000 	ldrh.w	fp, [r7]
 800bd30:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bd34:	fb09 220b 	mla	r2, r9, fp, r2
 800bd38:	4452      	add	r2, sl
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd40:	f84c 3b04 	str.w	r3, [ip], #4
 800bd44:	f857 3b04 	ldr.w	r3, [r7], #4
 800bd48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd4c:	f8bc 3000 	ldrh.w	r3, [ip]
 800bd50:	fb09 330a 	mla	r3, r9, sl, r3
 800bd54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bd58:	42bd      	cmp	r5, r7
 800bd5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd5e:	d8e5      	bhi.n	800bd2c <__multiply+0xfc>
 800bd60:	9a01      	ldr	r2, [sp, #4]
 800bd62:	50a3      	str	r3, [r4, r2]
 800bd64:	3404      	adds	r4, #4
 800bd66:	e79f      	b.n	800bca8 <__multiply+0x78>
 800bd68:	3e01      	subs	r6, #1
 800bd6a:	e7a1      	b.n	800bcb0 <__multiply+0x80>
 800bd6c:	0800ec4d 	.word	0x0800ec4d
 800bd70:	0800ec5e 	.word	0x0800ec5e

0800bd74 <__pow5mult>:
 800bd74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd78:	4615      	mov	r5, r2
 800bd7a:	f012 0203 	ands.w	r2, r2, #3
 800bd7e:	4607      	mov	r7, r0
 800bd80:	460e      	mov	r6, r1
 800bd82:	d007      	beq.n	800bd94 <__pow5mult+0x20>
 800bd84:	4c25      	ldr	r4, [pc, #148]	@ (800be1c <__pow5mult+0xa8>)
 800bd86:	3a01      	subs	r2, #1
 800bd88:	2300      	movs	r3, #0
 800bd8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd8e:	f7ff fe5d 	bl	800ba4c <__multadd>
 800bd92:	4606      	mov	r6, r0
 800bd94:	10ad      	asrs	r5, r5, #2
 800bd96:	d03d      	beq.n	800be14 <__pow5mult+0xa0>
 800bd98:	69fc      	ldr	r4, [r7, #28]
 800bd9a:	b97c      	cbnz	r4, 800bdbc <__pow5mult+0x48>
 800bd9c:	2010      	movs	r0, #16
 800bd9e:	f7ff fd3d 	bl	800b81c <malloc>
 800bda2:	4602      	mov	r2, r0
 800bda4:	61f8      	str	r0, [r7, #28]
 800bda6:	b928      	cbnz	r0, 800bdb4 <__pow5mult+0x40>
 800bda8:	4b1d      	ldr	r3, [pc, #116]	@ (800be20 <__pow5mult+0xac>)
 800bdaa:	481e      	ldr	r0, [pc, #120]	@ (800be24 <__pow5mult+0xb0>)
 800bdac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bdb0:	f7fe fe74 	bl	800aa9c <__assert_func>
 800bdb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bdb8:	6004      	str	r4, [r0, #0]
 800bdba:	60c4      	str	r4, [r0, #12]
 800bdbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bdc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bdc4:	b94c      	cbnz	r4, 800bdda <__pow5mult+0x66>
 800bdc6:	f240 2171 	movw	r1, #625	@ 0x271
 800bdca:	4638      	mov	r0, r7
 800bdcc:	f7ff ff1a 	bl	800bc04 <__i2b>
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	f8c8 0008 	str.w	r0, [r8, #8]
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	6003      	str	r3, [r0, #0]
 800bdda:	f04f 0900 	mov.w	r9, #0
 800bdde:	07eb      	lsls	r3, r5, #31
 800bde0:	d50a      	bpl.n	800bdf8 <__pow5mult+0x84>
 800bde2:	4631      	mov	r1, r6
 800bde4:	4622      	mov	r2, r4
 800bde6:	4638      	mov	r0, r7
 800bde8:	f7ff ff22 	bl	800bc30 <__multiply>
 800bdec:	4631      	mov	r1, r6
 800bdee:	4680      	mov	r8, r0
 800bdf0:	4638      	mov	r0, r7
 800bdf2:	f7ff fe09 	bl	800ba08 <_Bfree>
 800bdf6:	4646      	mov	r6, r8
 800bdf8:	106d      	asrs	r5, r5, #1
 800bdfa:	d00b      	beq.n	800be14 <__pow5mult+0xa0>
 800bdfc:	6820      	ldr	r0, [r4, #0]
 800bdfe:	b938      	cbnz	r0, 800be10 <__pow5mult+0x9c>
 800be00:	4622      	mov	r2, r4
 800be02:	4621      	mov	r1, r4
 800be04:	4638      	mov	r0, r7
 800be06:	f7ff ff13 	bl	800bc30 <__multiply>
 800be0a:	6020      	str	r0, [r4, #0]
 800be0c:	f8c0 9000 	str.w	r9, [r0]
 800be10:	4604      	mov	r4, r0
 800be12:	e7e4      	b.n	800bdde <__pow5mult+0x6a>
 800be14:	4630      	mov	r0, r6
 800be16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be1a:	bf00      	nop
 800be1c:	0800ed50 	.word	0x0800ed50
 800be20:	0800eb3b 	.word	0x0800eb3b
 800be24:	0800ec5e 	.word	0x0800ec5e

0800be28 <__lshift>:
 800be28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be2c:	460c      	mov	r4, r1
 800be2e:	6849      	ldr	r1, [r1, #4]
 800be30:	6923      	ldr	r3, [r4, #16]
 800be32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be36:	68a3      	ldr	r3, [r4, #8]
 800be38:	4607      	mov	r7, r0
 800be3a:	4691      	mov	r9, r2
 800be3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be40:	f108 0601 	add.w	r6, r8, #1
 800be44:	42b3      	cmp	r3, r6
 800be46:	db0b      	blt.n	800be60 <__lshift+0x38>
 800be48:	4638      	mov	r0, r7
 800be4a:	f7ff fd9d 	bl	800b988 <_Balloc>
 800be4e:	4605      	mov	r5, r0
 800be50:	b948      	cbnz	r0, 800be66 <__lshift+0x3e>
 800be52:	4602      	mov	r2, r0
 800be54:	4b28      	ldr	r3, [pc, #160]	@ (800bef8 <__lshift+0xd0>)
 800be56:	4829      	ldr	r0, [pc, #164]	@ (800befc <__lshift+0xd4>)
 800be58:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800be5c:	f7fe fe1e 	bl	800aa9c <__assert_func>
 800be60:	3101      	adds	r1, #1
 800be62:	005b      	lsls	r3, r3, #1
 800be64:	e7ee      	b.n	800be44 <__lshift+0x1c>
 800be66:	2300      	movs	r3, #0
 800be68:	f100 0114 	add.w	r1, r0, #20
 800be6c:	f100 0210 	add.w	r2, r0, #16
 800be70:	4618      	mov	r0, r3
 800be72:	4553      	cmp	r3, sl
 800be74:	db33      	blt.n	800bede <__lshift+0xb6>
 800be76:	6920      	ldr	r0, [r4, #16]
 800be78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be7c:	f104 0314 	add.w	r3, r4, #20
 800be80:	f019 091f 	ands.w	r9, r9, #31
 800be84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800be8c:	d02b      	beq.n	800bee6 <__lshift+0xbe>
 800be8e:	f1c9 0e20 	rsb	lr, r9, #32
 800be92:	468a      	mov	sl, r1
 800be94:	2200      	movs	r2, #0
 800be96:	6818      	ldr	r0, [r3, #0]
 800be98:	fa00 f009 	lsl.w	r0, r0, r9
 800be9c:	4310      	orrs	r0, r2
 800be9e:	f84a 0b04 	str.w	r0, [sl], #4
 800bea2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bea6:	459c      	cmp	ip, r3
 800bea8:	fa22 f20e 	lsr.w	r2, r2, lr
 800beac:	d8f3      	bhi.n	800be96 <__lshift+0x6e>
 800beae:	ebac 0304 	sub.w	r3, ip, r4
 800beb2:	3b15      	subs	r3, #21
 800beb4:	f023 0303 	bic.w	r3, r3, #3
 800beb8:	3304      	adds	r3, #4
 800beba:	f104 0015 	add.w	r0, r4, #21
 800bebe:	4560      	cmp	r0, ip
 800bec0:	bf88      	it	hi
 800bec2:	2304      	movhi	r3, #4
 800bec4:	50ca      	str	r2, [r1, r3]
 800bec6:	b10a      	cbz	r2, 800becc <__lshift+0xa4>
 800bec8:	f108 0602 	add.w	r6, r8, #2
 800becc:	3e01      	subs	r6, #1
 800bece:	4638      	mov	r0, r7
 800bed0:	612e      	str	r6, [r5, #16]
 800bed2:	4621      	mov	r1, r4
 800bed4:	f7ff fd98 	bl	800ba08 <_Bfree>
 800bed8:	4628      	mov	r0, r5
 800beda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bede:	f842 0f04 	str.w	r0, [r2, #4]!
 800bee2:	3301      	adds	r3, #1
 800bee4:	e7c5      	b.n	800be72 <__lshift+0x4a>
 800bee6:	3904      	subs	r1, #4
 800bee8:	f853 2b04 	ldr.w	r2, [r3], #4
 800beec:	f841 2f04 	str.w	r2, [r1, #4]!
 800bef0:	459c      	cmp	ip, r3
 800bef2:	d8f9      	bhi.n	800bee8 <__lshift+0xc0>
 800bef4:	e7ea      	b.n	800becc <__lshift+0xa4>
 800bef6:	bf00      	nop
 800bef8:	0800ec4d 	.word	0x0800ec4d
 800befc:	0800ec5e 	.word	0x0800ec5e

0800bf00 <__mcmp>:
 800bf00:	690a      	ldr	r2, [r1, #16]
 800bf02:	4603      	mov	r3, r0
 800bf04:	6900      	ldr	r0, [r0, #16]
 800bf06:	1a80      	subs	r0, r0, r2
 800bf08:	b530      	push	{r4, r5, lr}
 800bf0a:	d10e      	bne.n	800bf2a <__mcmp+0x2a>
 800bf0c:	3314      	adds	r3, #20
 800bf0e:	3114      	adds	r1, #20
 800bf10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bf14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bf18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bf1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bf20:	4295      	cmp	r5, r2
 800bf22:	d003      	beq.n	800bf2c <__mcmp+0x2c>
 800bf24:	d205      	bcs.n	800bf32 <__mcmp+0x32>
 800bf26:	f04f 30ff 	mov.w	r0, #4294967295
 800bf2a:	bd30      	pop	{r4, r5, pc}
 800bf2c:	42a3      	cmp	r3, r4
 800bf2e:	d3f3      	bcc.n	800bf18 <__mcmp+0x18>
 800bf30:	e7fb      	b.n	800bf2a <__mcmp+0x2a>
 800bf32:	2001      	movs	r0, #1
 800bf34:	e7f9      	b.n	800bf2a <__mcmp+0x2a>
	...

0800bf38 <__mdiff>:
 800bf38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf3c:	4689      	mov	r9, r1
 800bf3e:	4606      	mov	r6, r0
 800bf40:	4611      	mov	r1, r2
 800bf42:	4648      	mov	r0, r9
 800bf44:	4614      	mov	r4, r2
 800bf46:	f7ff ffdb 	bl	800bf00 <__mcmp>
 800bf4a:	1e05      	subs	r5, r0, #0
 800bf4c:	d112      	bne.n	800bf74 <__mdiff+0x3c>
 800bf4e:	4629      	mov	r1, r5
 800bf50:	4630      	mov	r0, r6
 800bf52:	f7ff fd19 	bl	800b988 <_Balloc>
 800bf56:	4602      	mov	r2, r0
 800bf58:	b928      	cbnz	r0, 800bf66 <__mdiff+0x2e>
 800bf5a:	4b3f      	ldr	r3, [pc, #252]	@ (800c058 <__mdiff+0x120>)
 800bf5c:	f240 2137 	movw	r1, #567	@ 0x237
 800bf60:	483e      	ldr	r0, [pc, #248]	@ (800c05c <__mdiff+0x124>)
 800bf62:	f7fe fd9b 	bl	800aa9c <__assert_func>
 800bf66:	2301      	movs	r3, #1
 800bf68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf6c:	4610      	mov	r0, r2
 800bf6e:	b003      	add	sp, #12
 800bf70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf74:	bfbc      	itt	lt
 800bf76:	464b      	movlt	r3, r9
 800bf78:	46a1      	movlt	r9, r4
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bf80:	bfba      	itte	lt
 800bf82:	461c      	movlt	r4, r3
 800bf84:	2501      	movlt	r5, #1
 800bf86:	2500      	movge	r5, #0
 800bf88:	f7ff fcfe 	bl	800b988 <_Balloc>
 800bf8c:	4602      	mov	r2, r0
 800bf8e:	b918      	cbnz	r0, 800bf98 <__mdiff+0x60>
 800bf90:	4b31      	ldr	r3, [pc, #196]	@ (800c058 <__mdiff+0x120>)
 800bf92:	f240 2145 	movw	r1, #581	@ 0x245
 800bf96:	e7e3      	b.n	800bf60 <__mdiff+0x28>
 800bf98:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bf9c:	6926      	ldr	r6, [r4, #16]
 800bf9e:	60c5      	str	r5, [r0, #12]
 800bfa0:	f109 0310 	add.w	r3, r9, #16
 800bfa4:	f109 0514 	add.w	r5, r9, #20
 800bfa8:	f104 0e14 	add.w	lr, r4, #20
 800bfac:	f100 0b14 	add.w	fp, r0, #20
 800bfb0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bfb4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bfb8:	9301      	str	r3, [sp, #4]
 800bfba:	46d9      	mov	r9, fp
 800bfbc:	f04f 0c00 	mov.w	ip, #0
 800bfc0:	9b01      	ldr	r3, [sp, #4]
 800bfc2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bfc6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bfca:	9301      	str	r3, [sp, #4]
 800bfcc:	fa1f f38a 	uxth.w	r3, sl
 800bfd0:	4619      	mov	r1, r3
 800bfd2:	b283      	uxth	r3, r0
 800bfd4:	1acb      	subs	r3, r1, r3
 800bfd6:	0c00      	lsrs	r0, r0, #16
 800bfd8:	4463      	add	r3, ip
 800bfda:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bfde:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bfe2:	b29b      	uxth	r3, r3
 800bfe4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bfe8:	4576      	cmp	r6, lr
 800bfea:	f849 3b04 	str.w	r3, [r9], #4
 800bfee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bff2:	d8e5      	bhi.n	800bfc0 <__mdiff+0x88>
 800bff4:	1b33      	subs	r3, r6, r4
 800bff6:	3b15      	subs	r3, #21
 800bff8:	f023 0303 	bic.w	r3, r3, #3
 800bffc:	3415      	adds	r4, #21
 800bffe:	3304      	adds	r3, #4
 800c000:	42a6      	cmp	r6, r4
 800c002:	bf38      	it	cc
 800c004:	2304      	movcc	r3, #4
 800c006:	441d      	add	r5, r3
 800c008:	445b      	add	r3, fp
 800c00a:	461e      	mov	r6, r3
 800c00c:	462c      	mov	r4, r5
 800c00e:	4544      	cmp	r4, r8
 800c010:	d30e      	bcc.n	800c030 <__mdiff+0xf8>
 800c012:	f108 0103 	add.w	r1, r8, #3
 800c016:	1b49      	subs	r1, r1, r5
 800c018:	f021 0103 	bic.w	r1, r1, #3
 800c01c:	3d03      	subs	r5, #3
 800c01e:	45a8      	cmp	r8, r5
 800c020:	bf38      	it	cc
 800c022:	2100      	movcc	r1, #0
 800c024:	440b      	add	r3, r1
 800c026:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c02a:	b191      	cbz	r1, 800c052 <__mdiff+0x11a>
 800c02c:	6117      	str	r7, [r2, #16]
 800c02e:	e79d      	b.n	800bf6c <__mdiff+0x34>
 800c030:	f854 1b04 	ldr.w	r1, [r4], #4
 800c034:	46e6      	mov	lr, ip
 800c036:	0c08      	lsrs	r0, r1, #16
 800c038:	fa1c fc81 	uxtah	ip, ip, r1
 800c03c:	4471      	add	r1, lr
 800c03e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c042:	b289      	uxth	r1, r1
 800c044:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c048:	f846 1b04 	str.w	r1, [r6], #4
 800c04c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c050:	e7dd      	b.n	800c00e <__mdiff+0xd6>
 800c052:	3f01      	subs	r7, #1
 800c054:	e7e7      	b.n	800c026 <__mdiff+0xee>
 800c056:	bf00      	nop
 800c058:	0800ec4d 	.word	0x0800ec4d
 800c05c:	0800ec5e 	.word	0x0800ec5e

0800c060 <__ulp>:
 800c060:	b082      	sub	sp, #8
 800c062:	ed8d 0b00 	vstr	d0, [sp]
 800c066:	9a01      	ldr	r2, [sp, #4]
 800c068:	4b0f      	ldr	r3, [pc, #60]	@ (800c0a8 <__ulp+0x48>)
 800c06a:	4013      	ands	r3, r2
 800c06c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c070:	2b00      	cmp	r3, #0
 800c072:	dc08      	bgt.n	800c086 <__ulp+0x26>
 800c074:	425b      	negs	r3, r3
 800c076:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c07a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c07e:	da04      	bge.n	800c08a <__ulp+0x2a>
 800c080:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c084:	4113      	asrs	r3, r2
 800c086:	2200      	movs	r2, #0
 800c088:	e008      	b.n	800c09c <__ulp+0x3c>
 800c08a:	f1a2 0314 	sub.w	r3, r2, #20
 800c08e:	2b1e      	cmp	r3, #30
 800c090:	bfda      	itte	le
 800c092:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c096:	40da      	lsrle	r2, r3
 800c098:	2201      	movgt	r2, #1
 800c09a:	2300      	movs	r3, #0
 800c09c:	4619      	mov	r1, r3
 800c09e:	4610      	mov	r0, r2
 800c0a0:	ec41 0b10 	vmov	d0, r0, r1
 800c0a4:	b002      	add	sp, #8
 800c0a6:	4770      	bx	lr
 800c0a8:	7ff00000 	.word	0x7ff00000

0800c0ac <__b2d>:
 800c0ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0b0:	6906      	ldr	r6, [r0, #16]
 800c0b2:	f100 0814 	add.w	r8, r0, #20
 800c0b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c0ba:	1f37      	subs	r7, r6, #4
 800c0bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c0c0:	4610      	mov	r0, r2
 800c0c2:	f7ff fd53 	bl	800bb6c <__hi0bits>
 800c0c6:	f1c0 0320 	rsb	r3, r0, #32
 800c0ca:	280a      	cmp	r0, #10
 800c0cc:	600b      	str	r3, [r1, #0]
 800c0ce:	491b      	ldr	r1, [pc, #108]	@ (800c13c <__b2d+0x90>)
 800c0d0:	dc15      	bgt.n	800c0fe <__b2d+0x52>
 800c0d2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c0d6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c0da:	45b8      	cmp	r8, r7
 800c0dc:	ea43 0501 	orr.w	r5, r3, r1
 800c0e0:	bf34      	ite	cc
 800c0e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c0e6:	2300      	movcs	r3, #0
 800c0e8:	3015      	adds	r0, #21
 800c0ea:	fa02 f000 	lsl.w	r0, r2, r0
 800c0ee:	fa23 f30c 	lsr.w	r3, r3, ip
 800c0f2:	4303      	orrs	r3, r0
 800c0f4:	461c      	mov	r4, r3
 800c0f6:	ec45 4b10 	vmov	d0, r4, r5
 800c0fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0fe:	45b8      	cmp	r8, r7
 800c100:	bf3a      	itte	cc
 800c102:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c106:	f1a6 0708 	subcc.w	r7, r6, #8
 800c10a:	2300      	movcs	r3, #0
 800c10c:	380b      	subs	r0, #11
 800c10e:	d012      	beq.n	800c136 <__b2d+0x8a>
 800c110:	f1c0 0120 	rsb	r1, r0, #32
 800c114:	fa23 f401 	lsr.w	r4, r3, r1
 800c118:	4082      	lsls	r2, r0
 800c11a:	4322      	orrs	r2, r4
 800c11c:	4547      	cmp	r7, r8
 800c11e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c122:	bf8c      	ite	hi
 800c124:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c128:	2200      	movls	r2, #0
 800c12a:	4083      	lsls	r3, r0
 800c12c:	40ca      	lsrs	r2, r1
 800c12e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c132:	4313      	orrs	r3, r2
 800c134:	e7de      	b.n	800c0f4 <__b2d+0x48>
 800c136:	ea42 0501 	orr.w	r5, r2, r1
 800c13a:	e7db      	b.n	800c0f4 <__b2d+0x48>
 800c13c:	3ff00000 	.word	0x3ff00000

0800c140 <__d2b>:
 800c140:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c144:	460f      	mov	r7, r1
 800c146:	2101      	movs	r1, #1
 800c148:	ec59 8b10 	vmov	r8, r9, d0
 800c14c:	4616      	mov	r6, r2
 800c14e:	f7ff fc1b 	bl	800b988 <_Balloc>
 800c152:	4604      	mov	r4, r0
 800c154:	b930      	cbnz	r0, 800c164 <__d2b+0x24>
 800c156:	4602      	mov	r2, r0
 800c158:	4b23      	ldr	r3, [pc, #140]	@ (800c1e8 <__d2b+0xa8>)
 800c15a:	4824      	ldr	r0, [pc, #144]	@ (800c1ec <__d2b+0xac>)
 800c15c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c160:	f7fe fc9c 	bl	800aa9c <__assert_func>
 800c164:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c168:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c16c:	b10d      	cbz	r5, 800c172 <__d2b+0x32>
 800c16e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c172:	9301      	str	r3, [sp, #4]
 800c174:	f1b8 0300 	subs.w	r3, r8, #0
 800c178:	d023      	beq.n	800c1c2 <__d2b+0x82>
 800c17a:	4668      	mov	r0, sp
 800c17c:	9300      	str	r3, [sp, #0]
 800c17e:	f7ff fd14 	bl	800bbaa <__lo0bits>
 800c182:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c186:	b1d0      	cbz	r0, 800c1be <__d2b+0x7e>
 800c188:	f1c0 0320 	rsb	r3, r0, #32
 800c18c:	fa02 f303 	lsl.w	r3, r2, r3
 800c190:	430b      	orrs	r3, r1
 800c192:	40c2      	lsrs	r2, r0
 800c194:	6163      	str	r3, [r4, #20]
 800c196:	9201      	str	r2, [sp, #4]
 800c198:	9b01      	ldr	r3, [sp, #4]
 800c19a:	61a3      	str	r3, [r4, #24]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	bf0c      	ite	eq
 800c1a0:	2201      	moveq	r2, #1
 800c1a2:	2202      	movne	r2, #2
 800c1a4:	6122      	str	r2, [r4, #16]
 800c1a6:	b1a5      	cbz	r5, 800c1d2 <__d2b+0x92>
 800c1a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c1ac:	4405      	add	r5, r0
 800c1ae:	603d      	str	r5, [r7, #0]
 800c1b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c1b4:	6030      	str	r0, [r6, #0]
 800c1b6:	4620      	mov	r0, r4
 800c1b8:	b003      	add	sp, #12
 800c1ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1be:	6161      	str	r1, [r4, #20]
 800c1c0:	e7ea      	b.n	800c198 <__d2b+0x58>
 800c1c2:	a801      	add	r0, sp, #4
 800c1c4:	f7ff fcf1 	bl	800bbaa <__lo0bits>
 800c1c8:	9b01      	ldr	r3, [sp, #4]
 800c1ca:	6163      	str	r3, [r4, #20]
 800c1cc:	3020      	adds	r0, #32
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	e7e8      	b.n	800c1a4 <__d2b+0x64>
 800c1d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c1d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c1da:	6038      	str	r0, [r7, #0]
 800c1dc:	6918      	ldr	r0, [r3, #16]
 800c1de:	f7ff fcc5 	bl	800bb6c <__hi0bits>
 800c1e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c1e6:	e7e5      	b.n	800c1b4 <__d2b+0x74>
 800c1e8:	0800ec4d 	.word	0x0800ec4d
 800c1ec:	0800ec5e 	.word	0x0800ec5e

0800c1f0 <__ratio>:
 800c1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f4:	b085      	sub	sp, #20
 800c1f6:	e9cd 1000 	strd	r1, r0, [sp]
 800c1fa:	a902      	add	r1, sp, #8
 800c1fc:	f7ff ff56 	bl	800c0ac <__b2d>
 800c200:	9800      	ldr	r0, [sp, #0]
 800c202:	a903      	add	r1, sp, #12
 800c204:	ec55 4b10 	vmov	r4, r5, d0
 800c208:	f7ff ff50 	bl	800c0ac <__b2d>
 800c20c:	9b01      	ldr	r3, [sp, #4]
 800c20e:	6919      	ldr	r1, [r3, #16]
 800c210:	9b00      	ldr	r3, [sp, #0]
 800c212:	691b      	ldr	r3, [r3, #16]
 800c214:	1ac9      	subs	r1, r1, r3
 800c216:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c21a:	1a9b      	subs	r3, r3, r2
 800c21c:	ec5b ab10 	vmov	sl, fp, d0
 800c220:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c224:	2b00      	cmp	r3, #0
 800c226:	bfce      	itee	gt
 800c228:	462a      	movgt	r2, r5
 800c22a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c22e:	465a      	movle	r2, fp
 800c230:	462f      	mov	r7, r5
 800c232:	46d9      	mov	r9, fp
 800c234:	bfcc      	ite	gt
 800c236:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c23a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c23e:	464b      	mov	r3, r9
 800c240:	4652      	mov	r2, sl
 800c242:	4620      	mov	r0, r4
 800c244:	4639      	mov	r1, r7
 800c246:	f7f4 fb11 	bl	800086c <__aeabi_ddiv>
 800c24a:	ec41 0b10 	vmov	d0, r0, r1
 800c24e:	b005      	add	sp, #20
 800c250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c254 <__copybits>:
 800c254:	3901      	subs	r1, #1
 800c256:	b570      	push	{r4, r5, r6, lr}
 800c258:	1149      	asrs	r1, r1, #5
 800c25a:	6914      	ldr	r4, [r2, #16]
 800c25c:	3101      	adds	r1, #1
 800c25e:	f102 0314 	add.w	r3, r2, #20
 800c262:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c266:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c26a:	1f05      	subs	r5, r0, #4
 800c26c:	42a3      	cmp	r3, r4
 800c26e:	d30c      	bcc.n	800c28a <__copybits+0x36>
 800c270:	1aa3      	subs	r3, r4, r2
 800c272:	3b11      	subs	r3, #17
 800c274:	f023 0303 	bic.w	r3, r3, #3
 800c278:	3211      	adds	r2, #17
 800c27a:	42a2      	cmp	r2, r4
 800c27c:	bf88      	it	hi
 800c27e:	2300      	movhi	r3, #0
 800c280:	4418      	add	r0, r3
 800c282:	2300      	movs	r3, #0
 800c284:	4288      	cmp	r0, r1
 800c286:	d305      	bcc.n	800c294 <__copybits+0x40>
 800c288:	bd70      	pop	{r4, r5, r6, pc}
 800c28a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c28e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c292:	e7eb      	b.n	800c26c <__copybits+0x18>
 800c294:	f840 3b04 	str.w	r3, [r0], #4
 800c298:	e7f4      	b.n	800c284 <__copybits+0x30>

0800c29a <__any_on>:
 800c29a:	f100 0214 	add.w	r2, r0, #20
 800c29e:	6900      	ldr	r0, [r0, #16]
 800c2a0:	114b      	asrs	r3, r1, #5
 800c2a2:	4298      	cmp	r0, r3
 800c2a4:	b510      	push	{r4, lr}
 800c2a6:	db11      	blt.n	800c2cc <__any_on+0x32>
 800c2a8:	dd0a      	ble.n	800c2c0 <__any_on+0x26>
 800c2aa:	f011 011f 	ands.w	r1, r1, #31
 800c2ae:	d007      	beq.n	800c2c0 <__any_on+0x26>
 800c2b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c2b4:	fa24 f001 	lsr.w	r0, r4, r1
 800c2b8:	fa00 f101 	lsl.w	r1, r0, r1
 800c2bc:	428c      	cmp	r4, r1
 800c2be:	d10b      	bne.n	800c2d8 <__any_on+0x3e>
 800c2c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2c4:	4293      	cmp	r3, r2
 800c2c6:	d803      	bhi.n	800c2d0 <__any_on+0x36>
 800c2c8:	2000      	movs	r0, #0
 800c2ca:	bd10      	pop	{r4, pc}
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	e7f7      	b.n	800c2c0 <__any_on+0x26>
 800c2d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2d4:	2900      	cmp	r1, #0
 800c2d6:	d0f5      	beq.n	800c2c4 <__any_on+0x2a>
 800c2d8:	2001      	movs	r0, #1
 800c2da:	e7f6      	b.n	800c2ca <__any_on+0x30>

0800c2dc <sulp>:
 800c2dc:	b570      	push	{r4, r5, r6, lr}
 800c2de:	4604      	mov	r4, r0
 800c2e0:	460d      	mov	r5, r1
 800c2e2:	ec45 4b10 	vmov	d0, r4, r5
 800c2e6:	4616      	mov	r6, r2
 800c2e8:	f7ff feba 	bl	800c060 <__ulp>
 800c2ec:	ec51 0b10 	vmov	r0, r1, d0
 800c2f0:	b17e      	cbz	r6, 800c312 <sulp+0x36>
 800c2f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c2f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	dd09      	ble.n	800c312 <sulp+0x36>
 800c2fe:	051b      	lsls	r3, r3, #20
 800c300:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c304:	2400      	movs	r4, #0
 800c306:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c30a:	4622      	mov	r2, r4
 800c30c:	462b      	mov	r3, r5
 800c30e:	f7f4 f983 	bl	8000618 <__aeabi_dmul>
 800c312:	ec41 0b10 	vmov	d0, r0, r1
 800c316:	bd70      	pop	{r4, r5, r6, pc}

0800c318 <_strtod_l>:
 800c318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c31c:	b09f      	sub	sp, #124	@ 0x7c
 800c31e:	460c      	mov	r4, r1
 800c320:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c322:	2200      	movs	r2, #0
 800c324:	921a      	str	r2, [sp, #104]	@ 0x68
 800c326:	9005      	str	r0, [sp, #20]
 800c328:	f04f 0a00 	mov.w	sl, #0
 800c32c:	f04f 0b00 	mov.w	fp, #0
 800c330:	460a      	mov	r2, r1
 800c332:	9219      	str	r2, [sp, #100]	@ 0x64
 800c334:	7811      	ldrb	r1, [r2, #0]
 800c336:	292b      	cmp	r1, #43	@ 0x2b
 800c338:	d04a      	beq.n	800c3d0 <_strtod_l+0xb8>
 800c33a:	d838      	bhi.n	800c3ae <_strtod_l+0x96>
 800c33c:	290d      	cmp	r1, #13
 800c33e:	d832      	bhi.n	800c3a6 <_strtod_l+0x8e>
 800c340:	2908      	cmp	r1, #8
 800c342:	d832      	bhi.n	800c3aa <_strtod_l+0x92>
 800c344:	2900      	cmp	r1, #0
 800c346:	d03b      	beq.n	800c3c0 <_strtod_l+0xa8>
 800c348:	2200      	movs	r2, #0
 800c34a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c34c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c34e:	782a      	ldrb	r2, [r5, #0]
 800c350:	2a30      	cmp	r2, #48	@ 0x30
 800c352:	f040 80b2 	bne.w	800c4ba <_strtod_l+0x1a2>
 800c356:	786a      	ldrb	r2, [r5, #1]
 800c358:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c35c:	2a58      	cmp	r2, #88	@ 0x58
 800c35e:	d16e      	bne.n	800c43e <_strtod_l+0x126>
 800c360:	9302      	str	r3, [sp, #8]
 800c362:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c364:	9301      	str	r3, [sp, #4]
 800c366:	ab1a      	add	r3, sp, #104	@ 0x68
 800c368:	9300      	str	r3, [sp, #0]
 800c36a:	4a8f      	ldr	r2, [pc, #572]	@ (800c5a8 <_strtod_l+0x290>)
 800c36c:	9805      	ldr	r0, [sp, #20]
 800c36e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c370:	a919      	add	r1, sp, #100	@ 0x64
 800c372:	f001 fca7 	bl	800dcc4 <__gethex>
 800c376:	f010 060f 	ands.w	r6, r0, #15
 800c37a:	4604      	mov	r4, r0
 800c37c:	d005      	beq.n	800c38a <_strtod_l+0x72>
 800c37e:	2e06      	cmp	r6, #6
 800c380:	d128      	bne.n	800c3d4 <_strtod_l+0xbc>
 800c382:	3501      	adds	r5, #1
 800c384:	2300      	movs	r3, #0
 800c386:	9519      	str	r5, [sp, #100]	@ 0x64
 800c388:	930e      	str	r3, [sp, #56]	@ 0x38
 800c38a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	f040 858e 	bne.w	800ceae <_strtod_l+0xb96>
 800c392:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c394:	b1cb      	cbz	r3, 800c3ca <_strtod_l+0xb2>
 800c396:	4652      	mov	r2, sl
 800c398:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c39c:	ec43 2b10 	vmov	d0, r2, r3
 800c3a0:	b01f      	add	sp, #124	@ 0x7c
 800c3a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3a6:	2920      	cmp	r1, #32
 800c3a8:	d1ce      	bne.n	800c348 <_strtod_l+0x30>
 800c3aa:	3201      	adds	r2, #1
 800c3ac:	e7c1      	b.n	800c332 <_strtod_l+0x1a>
 800c3ae:	292d      	cmp	r1, #45	@ 0x2d
 800c3b0:	d1ca      	bne.n	800c348 <_strtod_l+0x30>
 800c3b2:	2101      	movs	r1, #1
 800c3b4:	910e      	str	r1, [sp, #56]	@ 0x38
 800c3b6:	1c51      	adds	r1, r2, #1
 800c3b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c3ba:	7852      	ldrb	r2, [r2, #1]
 800c3bc:	2a00      	cmp	r2, #0
 800c3be:	d1c5      	bne.n	800c34c <_strtod_l+0x34>
 800c3c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c3c2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	f040 8570 	bne.w	800ceaa <_strtod_l+0xb92>
 800c3ca:	4652      	mov	r2, sl
 800c3cc:	465b      	mov	r3, fp
 800c3ce:	e7e5      	b.n	800c39c <_strtod_l+0x84>
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	e7ef      	b.n	800c3b4 <_strtod_l+0x9c>
 800c3d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c3d6:	b13a      	cbz	r2, 800c3e8 <_strtod_l+0xd0>
 800c3d8:	2135      	movs	r1, #53	@ 0x35
 800c3da:	a81c      	add	r0, sp, #112	@ 0x70
 800c3dc:	f7ff ff3a 	bl	800c254 <__copybits>
 800c3e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c3e2:	9805      	ldr	r0, [sp, #20]
 800c3e4:	f7ff fb10 	bl	800ba08 <_Bfree>
 800c3e8:	3e01      	subs	r6, #1
 800c3ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c3ec:	2e04      	cmp	r6, #4
 800c3ee:	d806      	bhi.n	800c3fe <_strtod_l+0xe6>
 800c3f0:	e8df f006 	tbb	[pc, r6]
 800c3f4:	201d0314 	.word	0x201d0314
 800c3f8:	14          	.byte	0x14
 800c3f9:	00          	.byte	0x00
 800c3fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c3fe:	05e1      	lsls	r1, r4, #23
 800c400:	bf48      	it	mi
 800c402:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c406:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c40a:	0d1b      	lsrs	r3, r3, #20
 800c40c:	051b      	lsls	r3, r3, #20
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d1bb      	bne.n	800c38a <_strtod_l+0x72>
 800c412:	f7fe fb01 	bl	800aa18 <__errno>
 800c416:	2322      	movs	r3, #34	@ 0x22
 800c418:	6003      	str	r3, [r0, #0]
 800c41a:	e7b6      	b.n	800c38a <_strtod_l+0x72>
 800c41c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c420:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c424:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c428:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c42c:	e7e7      	b.n	800c3fe <_strtod_l+0xe6>
 800c42e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c5b0 <_strtod_l+0x298>
 800c432:	e7e4      	b.n	800c3fe <_strtod_l+0xe6>
 800c434:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c438:	f04f 3aff 	mov.w	sl, #4294967295
 800c43c:	e7df      	b.n	800c3fe <_strtod_l+0xe6>
 800c43e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c440:	1c5a      	adds	r2, r3, #1
 800c442:	9219      	str	r2, [sp, #100]	@ 0x64
 800c444:	785b      	ldrb	r3, [r3, #1]
 800c446:	2b30      	cmp	r3, #48	@ 0x30
 800c448:	d0f9      	beq.n	800c43e <_strtod_l+0x126>
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d09d      	beq.n	800c38a <_strtod_l+0x72>
 800c44e:	2301      	movs	r3, #1
 800c450:	2700      	movs	r7, #0
 800c452:	9308      	str	r3, [sp, #32]
 800c454:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c456:	930c      	str	r3, [sp, #48]	@ 0x30
 800c458:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c45a:	46b9      	mov	r9, r7
 800c45c:	220a      	movs	r2, #10
 800c45e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c460:	7805      	ldrb	r5, [r0, #0]
 800c462:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c466:	b2d9      	uxtb	r1, r3
 800c468:	2909      	cmp	r1, #9
 800c46a:	d928      	bls.n	800c4be <_strtod_l+0x1a6>
 800c46c:	494f      	ldr	r1, [pc, #316]	@ (800c5ac <_strtod_l+0x294>)
 800c46e:	2201      	movs	r2, #1
 800c470:	f001 fb79 	bl	800db66 <strncmp>
 800c474:	2800      	cmp	r0, #0
 800c476:	d032      	beq.n	800c4de <_strtod_l+0x1c6>
 800c478:	2000      	movs	r0, #0
 800c47a:	462a      	mov	r2, r5
 800c47c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c47e:	464d      	mov	r5, r9
 800c480:	4603      	mov	r3, r0
 800c482:	2a65      	cmp	r2, #101	@ 0x65
 800c484:	d001      	beq.n	800c48a <_strtod_l+0x172>
 800c486:	2a45      	cmp	r2, #69	@ 0x45
 800c488:	d114      	bne.n	800c4b4 <_strtod_l+0x19c>
 800c48a:	b91d      	cbnz	r5, 800c494 <_strtod_l+0x17c>
 800c48c:	9a08      	ldr	r2, [sp, #32]
 800c48e:	4302      	orrs	r2, r0
 800c490:	d096      	beq.n	800c3c0 <_strtod_l+0xa8>
 800c492:	2500      	movs	r5, #0
 800c494:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c496:	1c62      	adds	r2, r4, #1
 800c498:	9219      	str	r2, [sp, #100]	@ 0x64
 800c49a:	7862      	ldrb	r2, [r4, #1]
 800c49c:	2a2b      	cmp	r2, #43	@ 0x2b
 800c49e:	d07a      	beq.n	800c596 <_strtod_l+0x27e>
 800c4a0:	2a2d      	cmp	r2, #45	@ 0x2d
 800c4a2:	d07e      	beq.n	800c5a2 <_strtod_l+0x28a>
 800c4a4:	f04f 0c00 	mov.w	ip, #0
 800c4a8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c4ac:	2909      	cmp	r1, #9
 800c4ae:	f240 8085 	bls.w	800c5bc <_strtod_l+0x2a4>
 800c4b2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c4b4:	f04f 0800 	mov.w	r8, #0
 800c4b8:	e0a5      	b.n	800c606 <_strtod_l+0x2ee>
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	e7c8      	b.n	800c450 <_strtod_l+0x138>
 800c4be:	f1b9 0f08 	cmp.w	r9, #8
 800c4c2:	bfd8      	it	le
 800c4c4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c4c6:	f100 0001 	add.w	r0, r0, #1
 800c4ca:	bfda      	itte	le
 800c4cc:	fb02 3301 	mlale	r3, r2, r1, r3
 800c4d0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c4d2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c4d6:	f109 0901 	add.w	r9, r9, #1
 800c4da:	9019      	str	r0, [sp, #100]	@ 0x64
 800c4dc:	e7bf      	b.n	800c45e <_strtod_l+0x146>
 800c4de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4e0:	1c5a      	adds	r2, r3, #1
 800c4e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4e4:	785a      	ldrb	r2, [r3, #1]
 800c4e6:	f1b9 0f00 	cmp.w	r9, #0
 800c4ea:	d03b      	beq.n	800c564 <_strtod_l+0x24c>
 800c4ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800c4ee:	464d      	mov	r5, r9
 800c4f0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c4f4:	2b09      	cmp	r3, #9
 800c4f6:	d912      	bls.n	800c51e <_strtod_l+0x206>
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	e7c2      	b.n	800c482 <_strtod_l+0x16a>
 800c4fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4fe:	1c5a      	adds	r2, r3, #1
 800c500:	9219      	str	r2, [sp, #100]	@ 0x64
 800c502:	785a      	ldrb	r2, [r3, #1]
 800c504:	3001      	adds	r0, #1
 800c506:	2a30      	cmp	r2, #48	@ 0x30
 800c508:	d0f8      	beq.n	800c4fc <_strtod_l+0x1e4>
 800c50a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c50e:	2b08      	cmp	r3, #8
 800c510:	f200 84d2 	bhi.w	800ceb8 <_strtod_l+0xba0>
 800c514:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c516:	900a      	str	r0, [sp, #40]	@ 0x28
 800c518:	2000      	movs	r0, #0
 800c51a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c51c:	4605      	mov	r5, r0
 800c51e:	3a30      	subs	r2, #48	@ 0x30
 800c520:	f100 0301 	add.w	r3, r0, #1
 800c524:	d018      	beq.n	800c558 <_strtod_l+0x240>
 800c526:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c528:	4419      	add	r1, r3
 800c52a:	910a      	str	r1, [sp, #40]	@ 0x28
 800c52c:	462e      	mov	r6, r5
 800c52e:	f04f 0e0a 	mov.w	lr, #10
 800c532:	1c71      	adds	r1, r6, #1
 800c534:	eba1 0c05 	sub.w	ip, r1, r5
 800c538:	4563      	cmp	r3, ip
 800c53a:	dc15      	bgt.n	800c568 <_strtod_l+0x250>
 800c53c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c540:	182b      	adds	r3, r5, r0
 800c542:	2b08      	cmp	r3, #8
 800c544:	f105 0501 	add.w	r5, r5, #1
 800c548:	4405      	add	r5, r0
 800c54a:	dc1a      	bgt.n	800c582 <_strtod_l+0x26a>
 800c54c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c54e:	230a      	movs	r3, #10
 800c550:	fb03 2301 	mla	r3, r3, r1, r2
 800c554:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c556:	2300      	movs	r3, #0
 800c558:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c55a:	1c51      	adds	r1, r2, #1
 800c55c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c55e:	7852      	ldrb	r2, [r2, #1]
 800c560:	4618      	mov	r0, r3
 800c562:	e7c5      	b.n	800c4f0 <_strtod_l+0x1d8>
 800c564:	4648      	mov	r0, r9
 800c566:	e7ce      	b.n	800c506 <_strtod_l+0x1ee>
 800c568:	2e08      	cmp	r6, #8
 800c56a:	dc05      	bgt.n	800c578 <_strtod_l+0x260>
 800c56c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c56e:	fb0e f606 	mul.w	r6, lr, r6
 800c572:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c574:	460e      	mov	r6, r1
 800c576:	e7dc      	b.n	800c532 <_strtod_l+0x21a>
 800c578:	2910      	cmp	r1, #16
 800c57a:	bfd8      	it	le
 800c57c:	fb0e f707 	mulle.w	r7, lr, r7
 800c580:	e7f8      	b.n	800c574 <_strtod_l+0x25c>
 800c582:	2b0f      	cmp	r3, #15
 800c584:	bfdc      	itt	le
 800c586:	230a      	movle	r3, #10
 800c588:	fb03 2707 	mlale	r7, r3, r7, r2
 800c58c:	e7e3      	b.n	800c556 <_strtod_l+0x23e>
 800c58e:	2300      	movs	r3, #0
 800c590:	930a      	str	r3, [sp, #40]	@ 0x28
 800c592:	2301      	movs	r3, #1
 800c594:	e77a      	b.n	800c48c <_strtod_l+0x174>
 800c596:	f04f 0c00 	mov.w	ip, #0
 800c59a:	1ca2      	adds	r2, r4, #2
 800c59c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c59e:	78a2      	ldrb	r2, [r4, #2]
 800c5a0:	e782      	b.n	800c4a8 <_strtod_l+0x190>
 800c5a2:	f04f 0c01 	mov.w	ip, #1
 800c5a6:	e7f8      	b.n	800c59a <_strtod_l+0x282>
 800c5a8:	0800ee64 	.word	0x0800ee64
 800c5ac:	0800ecb7 	.word	0x0800ecb7
 800c5b0:	7ff00000 	.word	0x7ff00000
 800c5b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c5b6:	1c51      	adds	r1, r2, #1
 800c5b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c5ba:	7852      	ldrb	r2, [r2, #1]
 800c5bc:	2a30      	cmp	r2, #48	@ 0x30
 800c5be:	d0f9      	beq.n	800c5b4 <_strtod_l+0x29c>
 800c5c0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c5c4:	2908      	cmp	r1, #8
 800c5c6:	f63f af75 	bhi.w	800c4b4 <_strtod_l+0x19c>
 800c5ca:	3a30      	subs	r2, #48	@ 0x30
 800c5cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c5d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c5d2:	f04f 080a 	mov.w	r8, #10
 800c5d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c5d8:	1c56      	adds	r6, r2, #1
 800c5da:	9619      	str	r6, [sp, #100]	@ 0x64
 800c5dc:	7852      	ldrb	r2, [r2, #1]
 800c5de:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c5e2:	f1be 0f09 	cmp.w	lr, #9
 800c5e6:	d939      	bls.n	800c65c <_strtod_l+0x344>
 800c5e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c5ea:	1a76      	subs	r6, r6, r1
 800c5ec:	2e08      	cmp	r6, #8
 800c5ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c5f2:	dc03      	bgt.n	800c5fc <_strtod_l+0x2e4>
 800c5f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5f6:	4588      	cmp	r8, r1
 800c5f8:	bfa8      	it	ge
 800c5fa:	4688      	movge	r8, r1
 800c5fc:	f1bc 0f00 	cmp.w	ip, #0
 800c600:	d001      	beq.n	800c606 <_strtod_l+0x2ee>
 800c602:	f1c8 0800 	rsb	r8, r8, #0
 800c606:	2d00      	cmp	r5, #0
 800c608:	d14e      	bne.n	800c6a8 <_strtod_l+0x390>
 800c60a:	9908      	ldr	r1, [sp, #32]
 800c60c:	4308      	orrs	r0, r1
 800c60e:	f47f aebc 	bne.w	800c38a <_strtod_l+0x72>
 800c612:	2b00      	cmp	r3, #0
 800c614:	f47f aed4 	bne.w	800c3c0 <_strtod_l+0xa8>
 800c618:	2a69      	cmp	r2, #105	@ 0x69
 800c61a:	d028      	beq.n	800c66e <_strtod_l+0x356>
 800c61c:	dc25      	bgt.n	800c66a <_strtod_l+0x352>
 800c61e:	2a49      	cmp	r2, #73	@ 0x49
 800c620:	d025      	beq.n	800c66e <_strtod_l+0x356>
 800c622:	2a4e      	cmp	r2, #78	@ 0x4e
 800c624:	f47f aecc 	bne.w	800c3c0 <_strtod_l+0xa8>
 800c628:	499a      	ldr	r1, [pc, #616]	@ (800c894 <_strtod_l+0x57c>)
 800c62a:	a819      	add	r0, sp, #100	@ 0x64
 800c62c:	f001 fd6c 	bl	800e108 <__match>
 800c630:	2800      	cmp	r0, #0
 800c632:	f43f aec5 	beq.w	800c3c0 <_strtod_l+0xa8>
 800c636:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c638:	781b      	ldrb	r3, [r3, #0]
 800c63a:	2b28      	cmp	r3, #40	@ 0x28
 800c63c:	d12e      	bne.n	800c69c <_strtod_l+0x384>
 800c63e:	4996      	ldr	r1, [pc, #600]	@ (800c898 <_strtod_l+0x580>)
 800c640:	aa1c      	add	r2, sp, #112	@ 0x70
 800c642:	a819      	add	r0, sp, #100	@ 0x64
 800c644:	f001 fd74 	bl	800e130 <__hexnan>
 800c648:	2805      	cmp	r0, #5
 800c64a:	d127      	bne.n	800c69c <_strtod_l+0x384>
 800c64c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c64e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c652:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c656:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c65a:	e696      	b.n	800c38a <_strtod_l+0x72>
 800c65c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c65e:	fb08 2101 	mla	r1, r8, r1, r2
 800c662:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c666:	9209      	str	r2, [sp, #36]	@ 0x24
 800c668:	e7b5      	b.n	800c5d6 <_strtod_l+0x2be>
 800c66a:	2a6e      	cmp	r2, #110	@ 0x6e
 800c66c:	e7da      	b.n	800c624 <_strtod_l+0x30c>
 800c66e:	498b      	ldr	r1, [pc, #556]	@ (800c89c <_strtod_l+0x584>)
 800c670:	a819      	add	r0, sp, #100	@ 0x64
 800c672:	f001 fd49 	bl	800e108 <__match>
 800c676:	2800      	cmp	r0, #0
 800c678:	f43f aea2 	beq.w	800c3c0 <_strtod_l+0xa8>
 800c67c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c67e:	4988      	ldr	r1, [pc, #544]	@ (800c8a0 <_strtod_l+0x588>)
 800c680:	3b01      	subs	r3, #1
 800c682:	a819      	add	r0, sp, #100	@ 0x64
 800c684:	9319      	str	r3, [sp, #100]	@ 0x64
 800c686:	f001 fd3f 	bl	800e108 <__match>
 800c68a:	b910      	cbnz	r0, 800c692 <_strtod_l+0x37a>
 800c68c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c68e:	3301      	adds	r3, #1
 800c690:	9319      	str	r3, [sp, #100]	@ 0x64
 800c692:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c8b0 <_strtod_l+0x598>
 800c696:	f04f 0a00 	mov.w	sl, #0
 800c69a:	e676      	b.n	800c38a <_strtod_l+0x72>
 800c69c:	4881      	ldr	r0, [pc, #516]	@ (800c8a4 <_strtod_l+0x58c>)
 800c69e:	f001 fa87 	bl	800dbb0 <nan>
 800c6a2:	ec5b ab10 	vmov	sl, fp, d0
 800c6a6:	e670      	b.n	800c38a <_strtod_l+0x72>
 800c6a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6aa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c6ac:	eba8 0303 	sub.w	r3, r8, r3
 800c6b0:	f1b9 0f00 	cmp.w	r9, #0
 800c6b4:	bf08      	it	eq
 800c6b6:	46a9      	moveq	r9, r5
 800c6b8:	2d10      	cmp	r5, #16
 800c6ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6bc:	462c      	mov	r4, r5
 800c6be:	bfa8      	it	ge
 800c6c0:	2410      	movge	r4, #16
 800c6c2:	f7f3 ff2f 	bl	8000524 <__aeabi_ui2d>
 800c6c6:	2d09      	cmp	r5, #9
 800c6c8:	4682      	mov	sl, r0
 800c6ca:	468b      	mov	fp, r1
 800c6cc:	dc13      	bgt.n	800c6f6 <_strtod_l+0x3de>
 800c6ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	f43f ae5a 	beq.w	800c38a <_strtod_l+0x72>
 800c6d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6d8:	dd78      	ble.n	800c7cc <_strtod_l+0x4b4>
 800c6da:	2b16      	cmp	r3, #22
 800c6dc:	dc5f      	bgt.n	800c79e <_strtod_l+0x486>
 800c6de:	4972      	ldr	r1, [pc, #456]	@ (800c8a8 <_strtod_l+0x590>)
 800c6e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c6e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6e8:	4652      	mov	r2, sl
 800c6ea:	465b      	mov	r3, fp
 800c6ec:	f7f3 ff94 	bl	8000618 <__aeabi_dmul>
 800c6f0:	4682      	mov	sl, r0
 800c6f2:	468b      	mov	fp, r1
 800c6f4:	e649      	b.n	800c38a <_strtod_l+0x72>
 800c6f6:	4b6c      	ldr	r3, [pc, #432]	@ (800c8a8 <_strtod_l+0x590>)
 800c6f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c6fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c700:	f7f3 ff8a 	bl	8000618 <__aeabi_dmul>
 800c704:	4682      	mov	sl, r0
 800c706:	4638      	mov	r0, r7
 800c708:	468b      	mov	fp, r1
 800c70a:	f7f3 ff0b 	bl	8000524 <__aeabi_ui2d>
 800c70e:	4602      	mov	r2, r0
 800c710:	460b      	mov	r3, r1
 800c712:	4650      	mov	r0, sl
 800c714:	4659      	mov	r1, fp
 800c716:	f7f3 fdc9 	bl	80002ac <__adddf3>
 800c71a:	2d0f      	cmp	r5, #15
 800c71c:	4682      	mov	sl, r0
 800c71e:	468b      	mov	fp, r1
 800c720:	ddd5      	ble.n	800c6ce <_strtod_l+0x3b6>
 800c722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c724:	1b2c      	subs	r4, r5, r4
 800c726:	441c      	add	r4, r3
 800c728:	2c00      	cmp	r4, #0
 800c72a:	f340 8093 	ble.w	800c854 <_strtod_l+0x53c>
 800c72e:	f014 030f 	ands.w	r3, r4, #15
 800c732:	d00a      	beq.n	800c74a <_strtod_l+0x432>
 800c734:	495c      	ldr	r1, [pc, #368]	@ (800c8a8 <_strtod_l+0x590>)
 800c736:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c73a:	4652      	mov	r2, sl
 800c73c:	465b      	mov	r3, fp
 800c73e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c742:	f7f3 ff69 	bl	8000618 <__aeabi_dmul>
 800c746:	4682      	mov	sl, r0
 800c748:	468b      	mov	fp, r1
 800c74a:	f034 040f 	bics.w	r4, r4, #15
 800c74e:	d073      	beq.n	800c838 <_strtod_l+0x520>
 800c750:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c754:	dd49      	ble.n	800c7ea <_strtod_l+0x4d2>
 800c756:	2400      	movs	r4, #0
 800c758:	46a0      	mov	r8, r4
 800c75a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c75c:	46a1      	mov	r9, r4
 800c75e:	9a05      	ldr	r2, [sp, #20]
 800c760:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c8b0 <_strtod_l+0x598>
 800c764:	2322      	movs	r3, #34	@ 0x22
 800c766:	6013      	str	r3, [r2, #0]
 800c768:	f04f 0a00 	mov.w	sl, #0
 800c76c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c76e:	2b00      	cmp	r3, #0
 800c770:	f43f ae0b 	beq.w	800c38a <_strtod_l+0x72>
 800c774:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c776:	9805      	ldr	r0, [sp, #20]
 800c778:	f7ff f946 	bl	800ba08 <_Bfree>
 800c77c:	9805      	ldr	r0, [sp, #20]
 800c77e:	4649      	mov	r1, r9
 800c780:	f7ff f942 	bl	800ba08 <_Bfree>
 800c784:	9805      	ldr	r0, [sp, #20]
 800c786:	4641      	mov	r1, r8
 800c788:	f7ff f93e 	bl	800ba08 <_Bfree>
 800c78c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c78e:	9805      	ldr	r0, [sp, #20]
 800c790:	f7ff f93a 	bl	800ba08 <_Bfree>
 800c794:	9805      	ldr	r0, [sp, #20]
 800c796:	4621      	mov	r1, r4
 800c798:	f7ff f936 	bl	800ba08 <_Bfree>
 800c79c:	e5f5      	b.n	800c38a <_strtod_l+0x72>
 800c79e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c7a4:	4293      	cmp	r3, r2
 800c7a6:	dbbc      	blt.n	800c722 <_strtod_l+0x40a>
 800c7a8:	4c3f      	ldr	r4, [pc, #252]	@ (800c8a8 <_strtod_l+0x590>)
 800c7aa:	f1c5 050f 	rsb	r5, r5, #15
 800c7ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c7b2:	4652      	mov	r2, sl
 800c7b4:	465b      	mov	r3, fp
 800c7b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7ba:	f7f3 ff2d 	bl	8000618 <__aeabi_dmul>
 800c7be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7c0:	1b5d      	subs	r5, r3, r5
 800c7c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c7c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c7ca:	e78f      	b.n	800c6ec <_strtod_l+0x3d4>
 800c7cc:	3316      	adds	r3, #22
 800c7ce:	dba8      	blt.n	800c722 <_strtod_l+0x40a>
 800c7d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7d2:	eba3 0808 	sub.w	r8, r3, r8
 800c7d6:	4b34      	ldr	r3, [pc, #208]	@ (800c8a8 <_strtod_l+0x590>)
 800c7d8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c7dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c7e0:	4650      	mov	r0, sl
 800c7e2:	4659      	mov	r1, fp
 800c7e4:	f7f4 f842 	bl	800086c <__aeabi_ddiv>
 800c7e8:	e782      	b.n	800c6f0 <_strtod_l+0x3d8>
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	4f2f      	ldr	r7, [pc, #188]	@ (800c8ac <_strtod_l+0x594>)
 800c7ee:	1124      	asrs	r4, r4, #4
 800c7f0:	4650      	mov	r0, sl
 800c7f2:	4659      	mov	r1, fp
 800c7f4:	461e      	mov	r6, r3
 800c7f6:	2c01      	cmp	r4, #1
 800c7f8:	dc21      	bgt.n	800c83e <_strtod_l+0x526>
 800c7fa:	b10b      	cbz	r3, 800c800 <_strtod_l+0x4e8>
 800c7fc:	4682      	mov	sl, r0
 800c7fe:	468b      	mov	fp, r1
 800c800:	492a      	ldr	r1, [pc, #168]	@ (800c8ac <_strtod_l+0x594>)
 800c802:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c806:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c80a:	4652      	mov	r2, sl
 800c80c:	465b      	mov	r3, fp
 800c80e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c812:	f7f3 ff01 	bl	8000618 <__aeabi_dmul>
 800c816:	4b26      	ldr	r3, [pc, #152]	@ (800c8b0 <_strtod_l+0x598>)
 800c818:	460a      	mov	r2, r1
 800c81a:	400b      	ands	r3, r1
 800c81c:	4925      	ldr	r1, [pc, #148]	@ (800c8b4 <_strtod_l+0x59c>)
 800c81e:	428b      	cmp	r3, r1
 800c820:	4682      	mov	sl, r0
 800c822:	d898      	bhi.n	800c756 <_strtod_l+0x43e>
 800c824:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c828:	428b      	cmp	r3, r1
 800c82a:	bf86      	itte	hi
 800c82c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c8b8 <_strtod_l+0x5a0>
 800c830:	f04f 3aff 	movhi.w	sl, #4294967295
 800c834:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c838:	2300      	movs	r3, #0
 800c83a:	9308      	str	r3, [sp, #32]
 800c83c:	e076      	b.n	800c92c <_strtod_l+0x614>
 800c83e:	07e2      	lsls	r2, r4, #31
 800c840:	d504      	bpl.n	800c84c <_strtod_l+0x534>
 800c842:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c846:	f7f3 fee7 	bl	8000618 <__aeabi_dmul>
 800c84a:	2301      	movs	r3, #1
 800c84c:	3601      	adds	r6, #1
 800c84e:	1064      	asrs	r4, r4, #1
 800c850:	3708      	adds	r7, #8
 800c852:	e7d0      	b.n	800c7f6 <_strtod_l+0x4de>
 800c854:	d0f0      	beq.n	800c838 <_strtod_l+0x520>
 800c856:	4264      	negs	r4, r4
 800c858:	f014 020f 	ands.w	r2, r4, #15
 800c85c:	d00a      	beq.n	800c874 <_strtod_l+0x55c>
 800c85e:	4b12      	ldr	r3, [pc, #72]	@ (800c8a8 <_strtod_l+0x590>)
 800c860:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c864:	4650      	mov	r0, sl
 800c866:	4659      	mov	r1, fp
 800c868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86c:	f7f3 fffe 	bl	800086c <__aeabi_ddiv>
 800c870:	4682      	mov	sl, r0
 800c872:	468b      	mov	fp, r1
 800c874:	1124      	asrs	r4, r4, #4
 800c876:	d0df      	beq.n	800c838 <_strtod_l+0x520>
 800c878:	2c1f      	cmp	r4, #31
 800c87a:	dd1f      	ble.n	800c8bc <_strtod_l+0x5a4>
 800c87c:	2400      	movs	r4, #0
 800c87e:	46a0      	mov	r8, r4
 800c880:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c882:	46a1      	mov	r9, r4
 800c884:	9a05      	ldr	r2, [sp, #20]
 800c886:	2322      	movs	r3, #34	@ 0x22
 800c888:	f04f 0a00 	mov.w	sl, #0
 800c88c:	f04f 0b00 	mov.w	fp, #0
 800c890:	6013      	str	r3, [r2, #0]
 800c892:	e76b      	b.n	800c76c <_strtod_l+0x454>
 800c894:	0800eb11 	.word	0x0800eb11
 800c898:	0800ee50 	.word	0x0800ee50
 800c89c:	0800eb09 	.word	0x0800eb09
 800c8a0:	0800ebeb 	.word	0x0800ebeb
 800c8a4:	0800ebe7 	.word	0x0800ebe7
 800c8a8:	0800ed88 	.word	0x0800ed88
 800c8ac:	0800ed60 	.word	0x0800ed60
 800c8b0:	7ff00000 	.word	0x7ff00000
 800c8b4:	7ca00000 	.word	0x7ca00000
 800c8b8:	7fefffff 	.word	0x7fefffff
 800c8bc:	f014 0310 	ands.w	r3, r4, #16
 800c8c0:	bf18      	it	ne
 800c8c2:	236a      	movne	r3, #106	@ 0x6a
 800c8c4:	4ea9      	ldr	r6, [pc, #676]	@ (800cb6c <_strtod_l+0x854>)
 800c8c6:	9308      	str	r3, [sp, #32]
 800c8c8:	4650      	mov	r0, sl
 800c8ca:	4659      	mov	r1, fp
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	07e7      	lsls	r7, r4, #31
 800c8d0:	d504      	bpl.n	800c8dc <_strtod_l+0x5c4>
 800c8d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c8d6:	f7f3 fe9f 	bl	8000618 <__aeabi_dmul>
 800c8da:	2301      	movs	r3, #1
 800c8dc:	1064      	asrs	r4, r4, #1
 800c8de:	f106 0608 	add.w	r6, r6, #8
 800c8e2:	d1f4      	bne.n	800c8ce <_strtod_l+0x5b6>
 800c8e4:	b10b      	cbz	r3, 800c8ea <_strtod_l+0x5d2>
 800c8e6:	4682      	mov	sl, r0
 800c8e8:	468b      	mov	fp, r1
 800c8ea:	9b08      	ldr	r3, [sp, #32]
 800c8ec:	b1b3      	cbz	r3, 800c91c <_strtod_l+0x604>
 800c8ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c8f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	4659      	mov	r1, fp
 800c8fa:	dd0f      	ble.n	800c91c <_strtod_l+0x604>
 800c8fc:	2b1f      	cmp	r3, #31
 800c8fe:	dd56      	ble.n	800c9ae <_strtod_l+0x696>
 800c900:	2b34      	cmp	r3, #52	@ 0x34
 800c902:	bfde      	ittt	le
 800c904:	f04f 33ff 	movle.w	r3, #4294967295
 800c908:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c90c:	4093      	lslle	r3, r2
 800c90e:	f04f 0a00 	mov.w	sl, #0
 800c912:	bfcc      	ite	gt
 800c914:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c918:	ea03 0b01 	andle.w	fp, r3, r1
 800c91c:	2200      	movs	r2, #0
 800c91e:	2300      	movs	r3, #0
 800c920:	4650      	mov	r0, sl
 800c922:	4659      	mov	r1, fp
 800c924:	f7f4 f8e0 	bl	8000ae8 <__aeabi_dcmpeq>
 800c928:	2800      	cmp	r0, #0
 800c92a:	d1a7      	bne.n	800c87c <_strtod_l+0x564>
 800c92c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c92e:	9300      	str	r3, [sp, #0]
 800c930:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c932:	9805      	ldr	r0, [sp, #20]
 800c934:	462b      	mov	r3, r5
 800c936:	464a      	mov	r2, r9
 800c938:	f7ff f8ce 	bl	800bad8 <__s2b>
 800c93c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c93e:	2800      	cmp	r0, #0
 800c940:	f43f af09 	beq.w	800c756 <_strtod_l+0x43e>
 800c944:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c946:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c948:	2a00      	cmp	r2, #0
 800c94a:	eba3 0308 	sub.w	r3, r3, r8
 800c94e:	bfa8      	it	ge
 800c950:	2300      	movge	r3, #0
 800c952:	9312      	str	r3, [sp, #72]	@ 0x48
 800c954:	2400      	movs	r4, #0
 800c956:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c95a:	9316      	str	r3, [sp, #88]	@ 0x58
 800c95c:	46a0      	mov	r8, r4
 800c95e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c960:	9805      	ldr	r0, [sp, #20]
 800c962:	6859      	ldr	r1, [r3, #4]
 800c964:	f7ff f810 	bl	800b988 <_Balloc>
 800c968:	4681      	mov	r9, r0
 800c96a:	2800      	cmp	r0, #0
 800c96c:	f43f aef7 	beq.w	800c75e <_strtod_l+0x446>
 800c970:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c972:	691a      	ldr	r2, [r3, #16]
 800c974:	3202      	adds	r2, #2
 800c976:	f103 010c 	add.w	r1, r3, #12
 800c97a:	0092      	lsls	r2, r2, #2
 800c97c:	300c      	adds	r0, #12
 800c97e:	f7fe f878 	bl	800aa72 <memcpy>
 800c982:	ec4b ab10 	vmov	d0, sl, fp
 800c986:	9805      	ldr	r0, [sp, #20]
 800c988:	aa1c      	add	r2, sp, #112	@ 0x70
 800c98a:	a91b      	add	r1, sp, #108	@ 0x6c
 800c98c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c990:	f7ff fbd6 	bl	800c140 <__d2b>
 800c994:	901a      	str	r0, [sp, #104]	@ 0x68
 800c996:	2800      	cmp	r0, #0
 800c998:	f43f aee1 	beq.w	800c75e <_strtod_l+0x446>
 800c99c:	9805      	ldr	r0, [sp, #20]
 800c99e:	2101      	movs	r1, #1
 800c9a0:	f7ff f930 	bl	800bc04 <__i2b>
 800c9a4:	4680      	mov	r8, r0
 800c9a6:	b948      	cbnz	r0, 800c9bc <_strtod_l+0x6a4>
 800c9a8:	f04f 0800 	mov.w	r8, #0
 800c9ac:	e6d7      	b.n	800c75e <_strtod_l+0x446>
 800c9ae:	f04f 32ff 	mov.w	r2, #4294967295
 800c9b2:	fa02 f303 	lsl.w	r3, r2, r3
 800c9b6:	ea03 0a0a 	and.w	sl, r3, sl
 800c9ba:	e7af      	b.n	800c91c <_strtod_l+0x604>
 800c9bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c9be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c9c0:	2d00      	cmp	r5, #0
 800c9c2:	bfab      	itete	ge
 800c9c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c9c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c9c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c9ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c9cc:	bfac      	ite	ge
 800c9ce:	18ef      	addge	r7, r5, r3
 800c9d0:	1b5e      	sublt	r6, r3, r5
 800c9d2:	9b08      	ldr	r3, [sp, #32]
 800c9d4:	1aed      	subs	r5, r5, r3
 800c9d6:	4415      	add	r5, r2
 800c9d8:	4b65      	ldr	r3, [pc, #404]	@ (800cb70 <_strtod_l+0x858>)
 800c9da:	3d01      	subs	r5, #1
 800c9dc:	429d      	cmp	r5, r3
 800c9de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c9e2:	da50      	bge.n	800ca86 <_strtod_l+0x76e>
 800c9e4:	1b5b      	subs	r3, r3, r5
 800c9e6:	2b1f      	cmp	r3, #31
 800c9e8:	eba2 0203 	sub.w	r2, r2, r3
 800c9ec:	f04f 0101 	mov.w	r1, #1
 800c9f0:	dc3d      	bgt.n	800ca6e <_strtod_l+0x756>
 800c9f2:	fa01 f303 	lsl.w	r3, r1, r3
 800c9f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	9310      	str	r3, [sp, #64]	@ 0x40
 800c9fc:	18bd      	adds	r5, r7, r2
 800c9fe:	9b08      	ldr	r3, [sp, #32]
 800ca00:	42af      	cmp	r7, r5
 800ca02:	4416      	add	r6, r2
 800ca04:	441e      	add	r6, r3
 800ca06:	463b      	mov	r3, r7
 800ca08:	bfa8      	it	ge
 800ca0a:	462b      	movge	r3, r5
 800ca0c:	42b3      	cmp	r3, r6
 800ca0e:	bfa8      	it	ge
 800ca10:	4633      	movge	r3, r6
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	bfc2      	ittt	gt
 800ca16:	1aed      	subgt	r5, r5, r3
 800ca18:	1af6      	subgt	r6, r6, r3
 800ca1a:	1aff      	subgt	r7, r7, r3
 800ca1c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	dd16      	ble.n	800ca50 <_strtod_l+0x738>
 800ca22:	4641      	mov	r1, r8
 800ca24:	9805      	ldr	r0, [sp, #20]
 800ca26:	461a      	mov	r2, r3
 800ca28:	f7ff f9a4 	bl	800bd74 <__pow5mult>
 800ca2c:	4680      	mov	r8, r0
 800ca2e:	2800      	cmp	r0, #0
 800ca30:	d0ba      	beq.n	800c9a8 <_strtod_l+0x690>
 800ca32:	4601      	mov	r1, r0
 800ca34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ca36:	9805      	ldr	r0, [sp, #20]
 800ca38:	f7ff f8fa 	bl	800bc30 <__multiply>
 800ca3c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ca3e:	2800      	cmp	r0, #0
 800ca40:	f43f ae8d 	beq.w	800c75e <_strtod_l+0x446>
 800ca44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca46:	9805      	ldr	r0, [sp, #20]
 800ca48:	f7fe ffde 	bl	800ba08 <_Bfree>
 800ca4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca4e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca50:	2d00      	cmp	r5, #0
 800ca52:	dc1d      	bgt.n	800ca90 <_strtod_l+0x778>
 800ca54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	dd23      	ble.n	800caa2 <_strtod_l+0x78a>
 800ca5a:	4649      	mov	r1, r9
 800ca5c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ca5e:	9805      	ldr	r0, [sp, #20]
 800ca60:	f7ff f988 	bl	800bd74 <__pow5mult>
 800ca64:	4681      	mov	r9, r0
 800ca66:	b9e0      	cbnz	r0, 800caa2 <_strtod_l+0x78a>
 800ca68:	f04f 0900 	mov.w	r9, #0
 800ca6c:	e677      	b.n	800c75e <_strtod_l+0x446>
 800ca6e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ca72:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ca76:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ca7a:	35e2      	adds	r5, #226	@ 0xe2
 800ca7c:	fa01 f305 	lsl.w	r3, r1, r5
 800ca80:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca82:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ca84:	e7ba      	b.n	800c9fc <_strtod_l+0x6e4>
 800ca86:	2300      	movs	r3, #0
 800ca88:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ca8e:	e7b5      	b.n	800c9fc <_strtod_l+0x6e4>
 800ca90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca92:	9805      	ldr	r0, [sp, #20]
 800ca94:	462a      	mov	r2, r5
 800ca96:	f7ff f9c7 	bl	800be28 <__lshift>
 800ca9a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ca9c:	2800      	cmp	r0, #0
 800ca9e:	d1d9      	bne.n	800ca54 <_strtod_l+0x73c>
 800caa0:	e65d      	b.n	800c75e <_strtod_l+0x446>
 800caa2:	2e00      	cmp	r6, #0
 800caa4:	dd07      	ble.n	800cab6 <_strtod_l+0x79e>
 800caa6:	4649      	mov	r1, r9
 800caa8:	9805      	ldr	r0, [sp, #20]
 800caaa:	4632      	mov	r2, r6
 800caac:	f7ff f9bc 	bl	800be28 <__lshift>
 800cab0:	4681      	mov	r9, r0
 800cab2:	2800      	cmp	r0, #0
 800cab4:	d0d8      	beq.n	800ca68 <_strtod_l+0x750>
 800cab6:	2f00      	cmp	r7, #0
 800cab8:	dd08      	ble.n	800cacc <_strtod_l+0x7b4>
 800caba:	4641      	mov	r1, r8
 800cabc:	9805      	ldr	r0, [sp, #20]
 800cabe:	463a      	mov	r2, r7
 800cac0:	f7ff f9b2 	bl	800be28 <__lshift>
 800cac4:	4680      	mov	r8, r0
 800cac6:	2800      	cmp	r0, #0
 800cac8:	f43f ae49 	beq.w	800c75e <_strtod_l+0x446>
 800cacc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cace:	9805      	ldr	r0, [sp, #20]
 800cad0:	464a      	mov	r2, r9
 800cad2:	f7ff fa31 	bl	800bf38 <__mdiff>
 800cad6:	4604      	mov	r4, r0
 800cad8:	2800      	cmp	r0, #0
 800cada:	f43f ae40 	beq.w	800c75e <_strtod_l+0x446>
 800cade:	68c3      	ldr	r3, [r0, #12]
 800cae0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cae2:	2300      	movs	r3, #0
 800cae4:	60c3      	str	r3, [r0, #12]
 800cae6:	4641      	mov	r1, r8
 800cae8:	f7ff fa0a 	bl	800bf00 <__mcmp>
 800caec:	2800      	cmp	r0, #0
 800caee:	da45      	bge.n	800cb7c <_strtod_l+0x864>
 800caf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800caf2:	ea53 030a 	orrs.w	r3, r3, sl
 800caf6:	d16b      	bne.n	800cbd0 <_strtod_l+0x8b8>
 800caf8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d167      	bne.n	800cbd0 <_strtod_l+0x8b8>
 800cb00:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb04:	0d1b      	lsrs	r3, r3, #20
 800cb06:	051b      	lsls	r3, r3, #20
 800cb08:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cb0c:	d960      	bls.n	800cbd0 <_strtod_l+0x8b8>
 800cb0e:	6963      	ldr	r3, [r4, #20]
 800cb10:	b913      	cbnz	r3, 800cb18 <_strtod_l+0x800>
 800cb12:	6923      	ldr	r3, [r4, #16]
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	dd5b      	ble.n	800cbd0 <_strtod_l+0x8b8>
 800cb18:	4621      	mov	r1, r4
 800cb1a:	2201      	movs	r2, #1
 800cb1c:	9805      	ldr	r0, [sp, #20]
 800cb1e:	f7ff f983 	bl	800be28 <__lshift>
 800cb22:	4641      	mov	r1, r8
 800cb24:	4604      	mov	r4, r0
 800cb26:	f7ff f9eb 	bl	800bf00 <__mcmp>
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	dd50      	ble.n	800cbd0 <_strtod_l+0x8b8>
 800cb2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb32:	9a08      	ldr	r2, [sp, #32]
 800cb34:	0d1b      	lsrs	r3, r3, #20
 800cb36:	051b      	lsls	r3, r3, #20
 800cb38:	2a00      	cmp	r2, #0
 800cb3a:	d06a      	beq.n	800cc12 <_strtod_l+0x8fa>
 800cb3c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cb40:	d867      	bhi.n	800cc12 <_strtod_l+0x8fa>
 800cb42:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cb46:	f67f ae9d 	bls.w	800c884 <_strtod_l+0x56c>
 800cb4a:	4b0a      	ldr	r3, [pc, #40]	@ (800cb74 <_strtod_l+0x85c>)
 800cb4c:	4650      	mov	r0, sl
 800cb4e:	4659      	mov	r1, fp
 800cb50:	2200      	movs	r2, #0
 800cb52:	f7f3 fd61 	bl	8000618 <__aeabi_dmul>
 800cb56:	4b08      	ldr	r3, [pc, #32]	@ (800cb78 <_strtod_l+0x860>)
 800cb58:	400b      	ands	r3, r1
 800cb5a:	4682      	mov	sl, r0
 800cb5c:	468b      	mov	fp, r1
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	f47f ae08 	bne.w	800c774 <_strtod_l+0x45c>
 800cb64:	9a05      	ldr	r2, [sp, #20]
 800cb66:	2322      	movs	r3, #34	@ 0x22
 800cb68:	6013      	str	r3, [r2, #0]
 800cb6a:	e603      	b.n	800c774 <_strtod_l+0x45c>
 800cb6c:	0800ee78 	.word	0x0800ee78
 800cb70:	fffffc02 	.word	0xfffffc02
 800cb74:	39500000 	.word	0x39500000
 800cb78:	7ff00000 	.word	0x7ff00000
 800cb7c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cb80:	d165      	bne.n	800cc4e <_strtod_l+0x936>
 800cb82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cb84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb88:	b35a      	cbz	r2, 800cbe2 <_strtod_l+0x8ca>
 800cb8a:	4a9f      	ldr	r2, [pc, #636]	@ (800ce08 <_strtod_l+0xaf0>)
 800cb8c:	4293      	cmp	r3, r2
 800cb8e:	d12b      	bne.n	800cbe8 <_strtod_l+0x8d0>
 800cb90:	9b08      	ldr	r3, [sp, #32]
 800cb92:	4651      	mov	r1, sl
 800cb94:	b303      	cbz	r3, 800cbd8 <_strtod_l+0x8c0>
 800cb96:	4b9d      	ldr	r3, [pc, #628]	@ (800ce0c <_strtod_l+0xaf4>)
 800cb98:	465a      	mov	r2, fp
 800cb9a:	4013      	ands	r3, r2
 800cb9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cba0:	f04f 32ff 	mov.w	r2, #4294967295
 800cba4:	d81b      	bhi.n	800cbde <_strtod_l+0x8c6>
 800cba6:	0d1b      	lsrs	r3, r3, #20
 800cba8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cbac:	fa02 f303 	lsl.w	r3, r2, r3
 800cbb0:	4299      	cmp	r1, r3
 800cbb2:	d119      	bne.n	800cbe8 <_strtod_l+0x8d0>
 800cbb4:	4b96      	ldr	r3, [pc, #600]	@ (800ce10 <_strtod_l+0xaf8>)
 800cbb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbb8:	429a      	cmp	r2, r3
 800cbba:	d102      	bne.n	800cbc2 <_strtod_l+0x8aa>
 800cbbc:	3101      	adds	r1, #1
 800cbbe:	f43f adce 	beq.w	800c75e <_strtod_l+0x446>
 800cbc2:	4b92      	ldr	r3, [pc, #584]	@ (800ce0c <_strtod_l+0xaf4>)
 800cbc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbc6:	401a      	ands	r2, r3
 800cbc8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cbcc:	f04f 0a00 	mov.w	sl, #0
 800cbd0:	9b08      	ldr	r3, [sp, #32]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d1b9      	bne.n	800cb4a <_strtod_l+0x832>
 800cbd6:	e5cd      	b.n	800c774 <_strtod_l+0x45c>
 800cbd8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbdc:	e7e8      	b.n	800cbb0 <_strtod_l+0x898>
 800cbde:	4613      	mov	r3, r2
 800cbe0:	e7e6      	b.n	800cbb0 <_strtod_l+0x898>
 800cbe2:	ea53 030a 	orrs.w	r3, r3, sl
 800cbe6:	d0a2      	beq.n	800cb2e <_strtod_l+0x816>
 800cbe8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbea:	b1db      	cbz	r3, 800cc24 <_strtod_l+0x90c>
 800cbec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbee:	4213      	tst	r3, r2
 800cbf0:	d0ee      	beq.n	800cbd0 <_strtod_l+0x8b8>
 800cbf2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbf4:	9a08      	ldr	r2, [sp, #32]
 800cbf6:	4650      	mov	r0, sl
 800cbf8:	4659      	mov	r1, fp
 800cbfa:	b1bb      	cbz	r3, 800cc2c <_strtod_l+0x914>
 800cbfc:	f7ff fb6e 	bl	800c2dc <sulp>
 800cc00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc04:	ec53 2b10 	vmov	r2, r3, d0
 800cc08:	f7f3 fb50 	bl	80002ac <__adddf3>
 800cc0c:	4682      	mov	sl, r0
 800cc0e:	468b      	mov	fp, r1
 800cc10:	e7de      	b.n	800cbd0 <_strtod_l+0x8b8>
 800cc12:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cc16:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cc1a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cc1e:	f04f 3aff 	mov.w	sl, #4294967295
 800cc22:	e7d5      	b.n	800cbd0 <_strtod_l+0x8b8>
 800cc24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cc26:	ea13 0f0a 	tst.w	r3, sl
 800cc2a:	e7e1      	b.n	800cbf0 <_strtod_l+0x8d8>
 800cc2c:	f7ff fb56 	bl	800c2dc <sulp>
 800cc30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc34:	ec53 2b10 	vmov	r2, r3, d0
 800cc38:	f7f3 fb36 	bl	80002a8 <__aeabi_dsub>
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	2300      	movs	r3, #0
 800cc40:	4682      	mov	sl, r0
 800cc42:	468b      	mov	fp, r1
 800cc44:	f7f3 ff50 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	d0c1      	beq.n	800cbd0 <_strtod_l+0x8b8>
 800cc4c:	e61a      	b.n	800c884 <_strtod_l+0x56c>
 800cc4e:	4641      	mov	r1, r8
 800cc50:	4620      	mov	r0, r4
 800cc52:	f7ff facd 	bl	800c1f0 <__ratio>
 800cc56:	ec57 6b10 	vmov	r6, r7, d0
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cc60:	4630      	mov	r0, r6
 800cc62:	4639      	mov	r1, r7
 800cc64:	f7f3 ff54 	bl	8000b10 <__aeabi_dcmple>
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	d06f      	beq.n	800cd4c <_strtod_l+0xa34>
 800cc6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d17a      	bne.n	800cd68 <_strtod_l+0xa50>
 800cc72:	f1ba 0f00 	cmp.w	sl, #0
 800cc76:	d158      	bne.n	800cd2a <_strtod_l+0xa12>
 800cc78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d15a      	bne.n	800cd38 <_strtod_l+0xa20>
 800cc82:	4b64      	ldr	r3, [pc, #400]	@ (800ce14 <_strtod_l+0xafc>)
 800cc84:	2200      	movs	r2, #0
 800cc86:	4630      	mov	r0, r6
 800cc88:	4639      	mov	r1, r7
 800cc8a:	f7f3 ff37 	bl	8000afc <__aeabi_dcmplt>
 800cc8e:	2800      	cmp	r0, #0
 800cc90:	d159      	bne.n	800cd46 <_strtod_l+0xa2e>
 800cc92:	4630      	mov	r0, r6
 800cc94:	4639      	mov	r1, r7
 800cc96:	4b60      	ldr	r3, [pc, #384]	@ (800ce18 <_strtod_l+0xb00>)
 800cc98:	2200      	movs	r2, #0
 800cc9a:	f7f3 fcbd 	bl	8000618 <__aeabi_dmul>
 800cc9e:	4606      	mov	r6, r0
 800cca0:	460f      	mov	r7, r1
 800cca2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cca6:	9606      	str	r6, [sp, #24]
 800cca8:	9307      	str	r3, [sp, #28]
 800ccaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ccae:	4d57      	ldr	r5, [pc, #348]	@ (800ce0c <_strtod_l+0xaf4>)
 800ccb0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ccb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccb6:	401d      	ands	r5, r3
 800ccb8:	4b58      	ldr	r3, [pc, #352]	@ (800ce1c <_strtod_l+0xb04>)
 800ccba:	429d      	cmp	r5, r3
 800ccbc:	f040 80b2 	bne.w	800ce24 <_strtod_l+0xb0c>
 800ccc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccc2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ccc6:	ec4b ab10 	vmov	d0, sl, fp
 800ccca:	f7ff f9c9 	bl	800c060 <__ulp>
 800ccce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ccd2:	ec51 0b10 	vmov	r0, r1, d0
 800ccd6:	f7f3 fc9f 	bl	8000618 <__aeabi_dmul>
 800ccda:	4652      	mov	r2, sl
 800ccdc:	465b      	mov	r3, fp
 800ccde:	f7f3 fae5 	bl	80002ac <__adddf3>
 800cce2:	460b      	mov	r3, r1
 800cce4:	4949      	ldr	r1, [pc, #292]	@ (800ce0c <_strtod_l+0xaf4>)
 800cce6:	4a4e      	ldr	r2, [pc, #312]	@ (800ce20 <_strtod_l+0xb08>)
 800cce8:	4019      	ands	r1, r3
 800ccea:	4291      	cmp	r1, r2
 800ccec:	4682      	mov	sl, r0
 800ccee:	d942      	bls.n	800cd76 <_strtod_l+0xa5e>
 800ccf0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ccf2:	4b47      	ldr	r3, [pc, #284]	@ (800ce10 <_strtod_l+0xaf8>)
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d103      	bne.n	800cd00 <_strtod_l+0x9e8>
 800ccf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ccfa:	3301      	adds	r3, #1
 800ccfc:	f43f ad2f 	beq.w	800c75e <_strtod_l+0x446>
 800cd00:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ce10 <_strtod_l+0xaf8>
 800cd04:	f04f 3aff 	mov.w	sl, #4294967295
 800cd08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd0a:	9805      	ldr	r0, [sp, #20]
 800cd0c:	f7fe fe7c 	bl	800ba08 <_Bfree>
 800cd10:	9805      	ldr	r0, [sp, #20]
 800cd12:	4649      	mov	r1, r9
 800cd14:	f7fe fe78 	bl	800ba08 <_Bfree>
 800cd18:	9805      	ldr	r0, [sp, #20]
 800cd1a:	4641      	mov	r1, r8
 800cd1c:	f7fe fe74 	bl	800ba08 <_Bfree>
 800cd20:	9805      	ldr	r0, [sp, #20]
 800cd22:	4621      	mov	r1, r4
 800cd24:	f7fe fe70 	bl	800ba08 <_Bfree>
 800cd28:	e619      	b.n	800c95e <_strtod_l+0x646>
 800cd2a:	f1ba 0f01 	cmp.w	sl, #1
 800cd2e:	d103      	bne.n	800cd38 <_strtod_l+0xa20>
 800cd30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	f43f ada6 	beq.w	800c884 <_strtod_l+0x56c>
 800cd38:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800cde8 <_strtod_l+0xad0>
 800cd3c:	4f35      	ldr	r7, [pc, #212]	@ (800ce14 <_strtod_l+0xafc>)
 800cd3e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cd42:	2600      	movs	r6, #0
 800cd44:	e7b1      	b.n	800ccaa <_strtod_l+0x992>
 800cd46:	4f34      	ldr	r7, [pc, #208]	@ (800ce18 <_strtod_l+0xb00>)
 800cd48:	2600      	movs	r6, #0
 800cd4a:	e7aa      	b.n	800cca2 <_strtod_l+0x98a>
 800cd4c:	4b32      	ldr	r3, [pc, #200]	@ (800ce18 <_strtod_l+0xb00>)
 800cd4e:	4630      	mov	r0, r6
 800cd50:	4639      	mov	r1, r7
 800cd52:	2200      	movs	r2, #0
 800cd54:	f7f3 fc60 	bl	8000618 <__aeabi_dmul>
 800cd58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd5a:	4606      	mov	r6, r0
 800cd5c:	460f      	mov	r7, r1
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d09f      	beq.n	800cca2 <_strtod_l+0x98a>
 800cd62:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cd66:	e7a0      	b.n	800ccaa <_strtod_l+0x992>
 800cd68:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cdf0 <_strtod_l+0xad8>
 800cd6c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cd70:	ec57 6b17 	vmov	r6, r7, d7
 800cd74:	e799      	b.n	800ccaa <_strtod_l+0x992>
 800cd76:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cd7a:	9b08      	ldr	r3, [sp, #32]
 800cd7c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d1c1      	bne.n	800cd08 <_strtod_l+0x9f0>
 800cd84:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd88:	0d1b      	lsrs	r3, r3, #20
 800cd8a:	051b      	lsls	r3, r3, #20
 800cd8c:	429d      	cmp	r5, r3
 800cd8e:	d1bb      	bne.n	800cd08 <_strtod_l+0x9f0>
 800cd90:	4630      	mov	r0, r6
 800cd92:	4639      	mov	r1, r7
 800cd94:	f7f3 ffa0 	bl	8000cd8 <__aeabi_d2lz>
 800cd98:	f7f3 fc10 	bl	80005bc <__aeabi_l2d>
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	460b      	mov	r3, r1
 800cda0:	4630      	mov	r0, r6
 800cda2:	4639      	mov	r1, r7
 800cda4:	f7f3 fa80 	bl	80002a8 <__aeabi_dsub>
 800cda8:	460b      	mov	r3, r1
 800cdaa:	4602      	mov	r2, r0
 800cdac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cdb0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cdb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdb6:	ea46 060a 	orr.w	r6, r6, sl
 800cdba:	431e      	orrs	r6, r3
 800cdbc:	d06f      	beq.n	800ce9e <_strtod_l+0xb86>
 800cdbe:	a30e      	add	r3, pc, #56	@ (adr r3, 800cdf8 <_strtod_l+0xae0>)
 800cdc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdc4:	f7f3 fe9a 	bl	8000afc <__aeabi_dcmplt>
 800cdc8:	2800      	cmp	r0, #0
 800cdca:	f47f acd3 	bne.w	800c774 <_strtod_l+0x45c>
 800cdce:	a30c      	add	r3, pc, #48	@ (adr r3, 800ce00 <_strtod_l+0xae8>)
 800cdd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cdd8:	f7f3 feae 	bl	8000b38 <__aeabi_dcmpgt>
 800cddc:	2800      	cmp	r0, #0
 800cdde:	d093      	beq.n	800cd08 <_strtod_l+0x9f0>
 800cde0:	e4c8      	b.n	800c774 <_strtod_l+0x45c>
 800cde2:	bf00      	nop
 800cde4:	f3af 8000 	nop.w
 800cde8:	00000000 	.word	0x00000000
 800cdec:	bff00000 	.word	0xbff00000
 800cdf0:	00000000 	.word	0x00000000
 800cdf4:	3ff00000 	.word	0x3ff00000
 800cdf8:	94a03595 	.word	0x94a03595
 800cdfc:	3fdfffff 	.word	0x3fdfffff
 800ce00:	35afe535 	.word	0x35afe535
 800ce04:	3fe00000 	.word	0x3fe00000
 800ce08:	000fffff 	.word	0x000fffff
 800ce0c:	7ff00000 	.word	0x7ff00000
 800ce10:	7fefffff 	.word	0x7fefffff
 800ce14:	3ff00000 	.word	0x3ff00000
 800ce18:	3fe00000 	.word	0x3fe00000
 800ce1c:	7fe00000 	.word	0x7fe00000
 800ce20:	7c9fffff 	.word	0x7c9fffff
 800ce24:	9b08      	ldr	r3, [sp, #32]
 800ce26:	b323      	cbz	r3, 800ce72 <_strtod_l+0xb5a>
 800ce28:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ce2c:	d821      	bhi.n	800ce72 <_strtod_l+0xb5a>
 800ce2e:	a328      	add	r3, pc, #160	@ (adr r3, 800ced0 <_strtod_l+0xbb8>)
 800ce30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce34:	4630      	mov	r0, r6
 800ce36:	4639      	mov	r1, r7
 800ce38:	f7f3 fe6a 	bl	8000b10 <__aeabi_dcmple>
 800ce3c:	b1a0      	cbz	r0, 800ce68 <_strtod_l+0xb50>
 800ce3e:	4639      	mov	r1, r7
 800ce40:	4630      	mov	r0, r6
 800ce42:	f7f3 fec1 	bl	8000bc8 <__aeabi_d2uiz>
 800ce46:	2801      	cmp	r0, #1
 800ce48:	bf38      	it	cc
 800ce4a:	2001      	movcc	r0, #1
 800ce4c:	f7f3 fb6a 	bl	8000524 <__aeabi_ui2d>
 800ce50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce52:	4606      	mov	r6, r0
 800ce54:	460f      	mov	r7, r1
 800ce56:	b9fb      	cbnz	r3, 800ce98 <_strtod_l+0xb80>
 800ce58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ce5c:	9014      	str	r0, [sp, #80]	@ 0x50
 800ce5e:	9315      	str	r3, [sp, #84]	@ 0x54
 800ce60:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ce64:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ce68:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce6a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ce6e:	1b5b      	subs	r3, r3, r5
 800ce70:	9311      	str	r3, [sp, #68]	@ 0x44
 800ce72:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ce76:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ce7a:	f7ff f8f1 	bl	800c060 <__ulp>
 800ce7e:	4650      	mov	r0, sl
 800ce80:	ec53 2b10 	vmov	r2, r3, d0
 800ce84:	4659      	mov	r1, fp
 800ce86:	f7f3 fbc7 	bl	8000618 <__aeabi_dmul>
 800ce8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ce8e:	f7f3 fa0d 	bl	80002ac <__adddf3>
 800ce92:	4682      	mov	sl, r0
 800ce94:	468b      	mov	fp, r1
 800ce96:	e770      	b.n	800cd7a <_strtod_l+0xa62>
 800ce98:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ce9c:	e7e0      	b.n	800ce60 <_strtod_l+0xb48>
 800ce9e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ced8 <_strtod_l+0xbc0>)
 800cea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea4:	f7f3 fe2a 	bl	8000afc <__aeabi_dcmplt>
 800cea8:	e798      	b.n	800cddc <_strtod_l+0xac4>
 800ceaa:	2300      	movs	r3, #0
 800ceac:	930e      	str	r3, [sp, #56]	@ 0x38
 800ceae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ceb0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ceb2:	6013      	str	r3, [r2, #0]
 800ceb4:	f7ff ba6d 	b.w	800c392 <_strtod_l+0x7a>
 800ceb8:	2a65      	cmp	r2, #101	@ 0x65
 800ceba:	f43f ab68 	beq.w	800c58e <_strtod_l+0x276>
 800cebe:	2a45      	cmp	r2, #69	@ 0x45
 800cec0:	f43f ab65 	beq.w	800c58e <_strtod_l+0x276>
 800cec4:	2301      	movs	r3, #1
 800cec6:	f7ff bba0 	b.w	800c60a <_strtod_l+0x2f2>
 800ceca:	bf00      	nop
 800cecc:	f3af 8000 	nop.w
 800ced0:	ffc00000 	.word	0xffc00000
 800ced4:	41dfffff 	.word	0x41dfffff
 800ced8:	94a03595 	.word	0x94a03595
 800cedc:	3fcfffff 	.word	0x3fcfffff

0800cee0 <_strtod_r>:
 800cee0:	4b01      	ldr	r3, [pc, #4]	@ (800cee8 <_strtod_r+0x8>)
 800cee2:	f7ff ba19 	b.w	800c318 <_strtod_l>
 800cee6:	bf00      	nop
 800cee8:	20000088 	.word	0x20000088

0800ceec <_strtol_l.isra.0>:
 800ceec:	2b24      	cmp	r3, #36	@ 0x24
 800ceee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cef2:	4686      	mov	lr, r0
 800cef4:	4690      	mov	r8, r2
 800cef6:	d801      	bhi.n	800cefc <_strtol_l.isra.0+0x10>
 800cef8:	2b01      	cmp	r3, #1
 800cefa:	d106      	bne.n	800cf0a <_strtol_l.isra.0+0x1e>
 800cefc:	f7fd fd8c 	bl	800aa18 <__errno>
 800cf00:	2316      	movs	r3, #22
 800cf02:	6003      	str	r3, [r0, #0]
 800cf04:	2000      	movs	r0, #0
 800cf06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf0a:	4834      	ldr	r0, [pc, #208]	@ (800cfdc <_strtol_l.isra.0+0xf0>)
 800cf0c:	460d      	mov	r5, r1
 800cf0e:	462a      	mov	r2, r5
 800cf10:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf14:	5d06      	ldrb	r6, [r0, r4]
 800cf16:	f016 0608 	ands.w	r6, r6, #8
 800cf1a:	d1f8      	bne.n	800cf0e <_strtol_l.isra.0+0x22>
 800cf1c:	2c2d      	cmp	r4, #45	@ 0x2d
 800cf1e:	d110      	bne.n	800cf42 <_strtol_l.isra.0+0x56>
 800cf20:	782c      	ldrb	r4, [r5, #0]
 800cf22:	2601      	movs	r6, #1
 800cf24:	1c95      	adds	r5, r2, #2
 800cf26:	f033 0210 	bics.w	r2, r3, #16
 800cf2a:	d115      	bne.n	800cf58 <_strtol_l.isra.0+0x6c>
 800cf2c:	2c30      	cmp	r4, #48	@ 0x30
 800cf2e:	d10d      	bne.n	800cf4c <_strtol_l.isra.0+0x60>
 800cf30:	782a      	ldrb	r2, [r5, #0]
 800cf32:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cf36:	2a58      	cmp	r2, #88	@ 0x58
 800cf38:	d108      	bne.n	800cf4c <_strtol_l.isra.0+0x60>
 800cf3a:	786c      	ldrb	r4, [r5, #1]
 800cf3c:	3502      	adds	r5, #2
 800cf3e:	2310      	movs	r3, #16
 800cf40:	e00a      	b.n	800cf58 <_strtol_l.isra.0+0x6c>
 800cf42:	2c2b      	cmp	r4, #43	@ 0x2b
 800cf44:	bf04      	itt	eq
 800cf46:	782c      	ldrbeq	r4, [r5, #0]
 800cf48:	1c95      	addeq	r5, r2, #2
 800cf4a:	e7ec      	b.n	800cf26 <_strtol_l.isra.0+0x3a>
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d1f6      	bne.n	800cf3e <_strtol_l.isra.0+0x52>
 800cf50:	2c30      	cmp	r4, #48	@ 0x30
 800cf52:	bf14      	ite	ne
 800cf54:	230a      	movne	r3, #10
 800cf56:	2308      	moveq	r3, #8
 800cf58:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cf5c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cf60:	2200      	movs	r2, #0
 800cf62:	fbbc f9f3 	udiv	r9, ip, r3
 800cf66:	4610      	mov	r0, r2
 800cf68:	fb03 ca19 	mls	sl, r3, r9, ip
 800cf6c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cf70:	2f09      	cmp	r7, #9
 800cf72:	d80f      	bhi.n	800cf94 <_strtol_l.isra.0+0xa8>
 800cf74:	463c      	mov	r4, r7
 800cf76:	42a3      	cmp	r3, r4
 800cf78:	dd1b      	ble.n	800cfb2 <_strtol_l.isra.0+0xc6>
 800cf7a:	1c57      	adds	r7, r2, #1
 800cf7c:	d007      	beq.n	800cf8e <_strtol_l.isra.0+0xa2>
 800cf7e:	4581      	cmp	r9, r0
 800cf80:	d314      	bcc.n	800cfac <_strtol_l.isra.0+0xc0>
 800cf82:	d101      	bne.n	800cf88 <_strtol_l.isra.0+0x9c>
 800cf84:	45a2      	cmp	sl, r4
 800cf86:	db11      	blt.n	800cfac <_strtol_l.isra.0+0xc0>
 800cf88:	fb00 4003 	mla	r0, r0, r3, r4
 800cf8c:	2201      	movs	r2, #1
 800cf8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf92:	e7eb      	b.n	800cf6c <_strtol_l.isra.0+0x80>
 800cf94:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cf98:	2f19      	cmp	r7, #25
 800cf9a:	d801      	bhi.n	800cfa0 <_strtol_l.isra.0+0xb4>
 800cf9c:	3c37      	subs	r4, #55	@ 0x37
 800cf9e:	e7ea      	b.n	800cf76 <_strtol_l.isra.0+0x8a>
 800cfa0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cfa4:	2f19      	cmp	r7, #25
 800cfa6:	d804      	bhi.n	800cfb2 <_strtol_l.isra.0+0xc6>
 800cfa8:	3c57      	subs	r4, #87	@ 0x57
 800cfaa:	e7e4      	b.n	800cf76 <_strtol_l.isra.0+0x8a>
 800cfac:	f04f 32ff 	mov.w	r2, #4294967295
 800cfb0:	e7ed      	b.n	800cf8e <_strtol_l.isra.0+0xa2>
 800cfb2:	1c53      	adds	r3, r2, #1
 800cfb4:	d108      	bne.n	800cfc8 <_strtol_l.isra.0+0xdc>
 800cfb6:	2322      	movs	r3, #34	@ 0x22
 800cfb8:	f8ce 3000 	str.w	r3, [lr]
 800cfbc:	4660      	mov	r0, ip
 800cfbe:	f1b8 0f00 	cmp.w	r8, #0
 800cfc2:	d0a0      	beq.n	800cf06 <_strtol_l.isra.0+0x1a>
 800cfc4:	1e69      	subs	r1, r5, #1
 800cfc6:	e006      	b.n	800cfd6 <_strtol_l.isra.0+0xea>
 800cfc8:	b106      	cbz	r6, 800cfcc <_strtol_l.isra.0+0xe0>
 800cfca:	4240      	negs	r0, r0
 800cfcc:	f1b8 0f00 	cmp.w	r8, #0
 800cfd0:	d099      	beq.n	800cf06 <_strtol_l.isra.0+0x1a>
 800cfd2:	2a00      	cmp	r2, #0
 800cfd4:	d1f6      	bne.n	800cfc4 <_strtol_l.isra.0+0xd8>
 800cfd6:	f8c8 1000 	str.w	r1, [r8]
 800cfda:	e794      	b.n	800cf06 <_strtol_l.isra.0+0x1a>
 800cfdc:	0800eea1 	.word	0x0800eea1

0800cfe0 <_strtol_r>:
 800cfe0:	f7ff bf84 	b.w	800ceec <_strtol_l.isra.0>

0800cfe4 <__ssputs_r>:
 800cfe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfe8:	688e      	ldr	r6, [r1, #8]
 800cfea:	461f      	mov	r7, r3
 800cfec:	42be      	cmp	r6, r7
 800cfee:	680b      	ldr	r3, [r1, #0]
 800cff0:	4682      	mov	sl, r0
 800cff2:	460c      	mov	r4, r1
 800cff4:	4690      	mov	r8, r2
 800cff6:	d82d      	bhi.n	800d054 <__ssputs_r+0x70>
 800cff8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cffc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d000:	d026      	beq.n	800d050 <__ssputs_r+0x6c>
 800d002:	6965      	ldr	r5, [r4, #20]
 800d004:	6909      	ldr	r1, [r1, #16]
 800d006:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d00a:	eba3 0901 	sub.w	r9, r3, r1
 800d00e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d012:	1c7b      	adds	r3, r7, #1
 800d014:	444b      	add	r3, r9
 800d016:	106d      	asrs	r5, r5, #1
 800d018:	429d      	cmp	r5, r3
 800d01a:	bf38      	it	cc
 800d01c:	461d      	movcc	r5, r3
 800d01e:	0553      	lsls	r3, r2, #21
 800d020:	d527      	bpl.n	800d072 <__ssputs_r+0x8e>
 800d022:	4629      	mov	r1, r5
 800d024:	f7fe fc24 	bl	800b870 <_malloc_r>
 800d028:	4606      	mov	r6, r0
 800d02a:	b360      	cbz	r0, 800d086 <__ssputs_r+0xa2>
 800d02c:	6921      	ldr	r1, [r4, #16]
 800d02e:	464a      	mov	r2, r9
 800d030:	f7fd fd1f 	bl	800aa72 <memcpy>
 800d034:	89a3      	ldrh	r3, [r4, #12]
 800d036:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d03a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d03e:	81a3      	strh	r3, [r4, #12]
 800d040:	6126      	str	r6, [r4, #16]
 800d042:	6165      	str	r5, [r4, #20]
 800d044:	444e      	add	r6, r9
 800d046:	eba5 0509 	sub.w	r5, r5, r9
 800d04a:	6026      	str	r6, [r4, #0]
 800d04c:	60a5      	str	r5, [r4, #8]
 800d04e:	463e      	mov	r6, r7
 800d050:	42be      	cmp	r6, r7
 800d052:	d900      	bls.n	800d056 <__ssputs_r+0x72>
 800d054:	463e      	mov	r6, r7
 800d056:	6820      	ldr	r0, [r4, #0]
 800d058:	4632      	mov	r2, r6
 800d05a:	4641      	mov	r1, r8
 800d05c:	f000 fd69 	bl	800db32 <memmove>
 800d060:	68a3      	ldr	r3, [r4, #8]
 800d062:	1b9b      	subs	r3, r3, r6
 800d064:	60a3      	str	r3, [r4, #8]
 800d066:	6823      	ldr	r3, [r4, #0]
 800d068:	4433      	add	r3, r6
 800d06a:	6023      	str	r3, [r4, #0]
 800d06c:	2000      	movs	r0, #0
 800d06e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d072:	462a      	mov	r2, r5
 800d074:	f001 f909 	bl	800e28a <_realloc_r>
 800d078:	4606      	mov	r6, r0
 800d07a:	2800      	cmp	r0, #0
 800d07c:	d1e0      	bne.n	800d040 <__ssputs_r+0x5c>
 800d07e:	6921      	ldr	r1, [r4, #16]
 800d080:	4650      	mov	r0, sl
 800d082:	f7fe fb81 	bl	800b788 <_free_r>
 800d086:	230c      	movs	r3, #12
 800d088:	f8ca 3000 	str.w	r3, [sl]
 800d08c:	89a3      	ldrh	r3, [r4, #12]
 800d08e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d092:	81a3      	strh	r3, [r4, #12]
 800d094:	f04f 30ff 	mov.w	r0, #4294967295
 800d098:	e7e9      	b.n	800d06e <__ssputs_r+0x8a>
	...

0800d09c <_svfiprintf_r>:
 800d09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a0:	4698      	mov	r8, r3
 800d0a2:	898b      	ldrh	r3, [r1, #12]
 800d0a4:	061b      	lsls	r3, r3, #24
 800d0a6:	b09d      	sub	sp, #116	@ 0x74
 800d0a8:	4607      	mov	r7, r0
 800d0aa:	460d      	mov	r5, r1
 800d0ac:	4614      	mov	r4, r2
 800d0ae:	d510      	bpl.n	800d0d2 <_svfiprintf_r+0x36>
 800d0b0:	690b      	ldr	r3, [r1, #16]
 800d0b2:	b973      	cbnz	r3, 800d0d2 <_svfiprintf_r+0x36>
 800d0b4:	2140      	movs	r1, #64	@ 0x40
 800d0b6:	f7fe fbdb 	bl	800b870 <_malloc_r>
 800d0ba:	6028      	str	r0, [r5, #0]
 800d0bc:	6128      	str	r0, [r5, #16]
 800d0be:	b930      	cbnz	r0, 800d0ce <_svfiprintf_r+0x32>
 800d0c0:	230c      	movs	r3, #12
 800d0c2:	603b      	str	r3, [r7, #0]
 800d0c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0c8:	b01d      	add	sp, #116	@ 0x74
 800d0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ce:	2340      	movs	r3, #64	@ 0x40
 800d0d0:	616b      	str	r3, [r5, #20]
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0d6:	2320      	movs	r3, #32
 800d0d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d0dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0e0:	2330      	movs	r3, #48	@ 0x30
 800d0e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d280 <_svfiprintf_r+0x1e4>
 800d0e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d0ea:	f04f 0901 	mov.w	r9, #1
 800d0ee:	4623      	mov	r3, r4
 800d0f0:	469a      	mov	sl, r3
 800d0f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0f6:	b10a      	cbz	r2, 800d0fc <_svfiprintf_r+0x60>
 800d0f8:	2a25      	cmp	r2, #37	@ 0x25
 800d0fa:	d1f9      	bne.n	800d0f0 <_svfiprintf_r+0x54>
 800d0fc:	ebba 0b04 	subs.w	fp, sl, r4
 800d100:	d00b      	beq.n	800d11a <_svfiprintf_r+0x7e>
 800d102:	465b      	mov	r3, fp
 800d104:	4622      	mov	r2, r4
 800d106:	4629      	mov	r1, r5
 800d108:	4638      	mov	r0, r7
 800d10a:	f7ff ff6b 	bl	800cfe4 <__ssputs_r>
 800d10e:	3001      	adds	r0, #1
 800d110:	f000 80a7 	beq.w	800d262 <_svfiprintf_r+0x1c6>
 800d114:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d116:	445a      	add	r2, fp
 800d118:	9209      	str	r2, [sp, #36]	@ 0x24
 800d11a:	f89a 3000 	ldrb.w	r3, [sl]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	f000 809f 	beq.w	800d262 <_svfiprintf_r+0x1c6>
 800d124:	2300      	movs	r3, #0
 800d126:	f04f 32ff 	mov.w	r2, #4294967295
 800d12a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d12e:	f10a 0a01 	add.w	sl, sl, #1
 800d132:	9304      	str	r3, [sp, #16]
 800d134:	9307      	str	r3, [sp, #28]
 800d136:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d13a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d13c:	4654      	mov	r4, sl
 800d13e:	2205      	movs	r2, #5
 800d140:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d144:	484e      	ldr	r0, [pc, #312]	@ (800d280 <_svfiprintf_r+0x1e4>)
 800d146:	f7f3 f853 	bl	80001f0 <memchr>
 800d14a:	9a04      	ldr	r2, [sp, #16]
 800d14c:	b9d8      	cbnz	r0, 800d186 <_svfiprintf_r+0xea>
 800d14e:	06d0      	lsls	r0, r2, #27
 800d150:	bf44      	itt	mi
 800d152:	2320      	movmi	r3, #32
 800d154:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d158:	0711      	lsls	r1, r2, #28
 800d15a:	bf44      	itt	mi
 800d15c:	232b      	movmi	r3, #43	@ 0x2b
 800d15e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d162:	f89a 3000 	ldrb.w	r3, [sl]
 800d166:	2b2a      	cmp	r3, #42	@ 0x2a
 800d168:	d015      	beq.n	800d196 <_svfiprintf_r+0xfa>
 800d16a:	9a07      	ldr	r2, [sp, #28]
 800d16c:	4654      	mov	r4, sl
 800d16e:	2000      	movs	r0, #0
 800d170:	f04f 0c0a 	mov.w	ip, #10
 800d174:	4621      	mov	r1, r4
 800d176:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d17a:	3b30      	subs	r3, #48	@ 0x30
 800d17c:	2b09      	cmp	r3, #9
 800d17e:	d94b      	bls.n	800d218 <_svfiprintf_r+0x17c>
 800d180:	b1b0      	cbz	r0, 800d1b0 <_svfiprintf_r+0x114>
 800d182:	9207      	str	r2, [sp, #28]
 800d184:	e014      	b.n	800d1b0 <_svfiprintf_r+0x114>
 800d186:	eba0 0308 	sub.w	r3, r0, r8
 800d18a:	fa09 f303 	lsl.w	r3, r9, r3
 800d18e:	4313      	orrs	r3, r2
 800d190:	9304      	str	r3, [sp, #16]
 800d192:	46a2      	mov	sl, r4
 800d194:	e7d2      	b.n	800d13c <_svfiprintf_r+0xa0>
 800d196:	9b03      	ldr	r3, [sp, #12]
 800d198:	1d19      	adds	r1, r3, #4
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	9103      	str	r1, [sp, #12]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	bfbb      	ittet	lt
 800d1a2:	425b      	neglt	r3, r3
 800d1a4:	f042 0202 	orrlt.w	r2, r2, #2
 800d1a8:	9307      	strge	r3, [sp, #28]
 800d1aa:	9307      	strlt	r3, [sp, #28]
 800d1ac:	bfb8      	it	lt
 800d1ae:	9204      	strlt	r2, [sp, #16]
 800d1b0:	7823      	ldrb	r3, [r4, #0]
 800d1b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d1b4:	d10a      	bne.n	800d1cc <_svfiprintf_r+0x130>
 800d1b6:	7863      	ldrb	r3, [r4, #1]
 800d1b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1ba:	d132      	bne.n	800d222 <_svfiprintf_r+0x186>
 800d1bc:	9b03      	ldr	r3, [sp, #12]
 800d1be:	1d1a      	adds	r2, r3, #4
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	9203      	str	r2, [sp, #12]
 800d1c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d1c8:	3402      	adds	r4, #2
 800d1ca:	9305      	str	r3, [sp, #20]
 800d1cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d290 <_svfiprintf_r+0x1f4>
 800d1d0:	7821      	ldrb	r1, [r4, #0]
 800d1d2:	2203      	movs	r2, #3
 800d1d4:	4650      	mov	r0, sl
 800d1d6:	f7f3 f80b 	bl	80001f0 <memchr>
 800d1da:	b138      	cbz	r0, 800d1ec <_svfiprintf_r+0x150>
 800d1dc:	9b04      	ldr	r3, [sp, #16]
 800d1de:	eba0 000a 	sub.w	r0, r0, sl
 800d1e2:	2240      	movs	r2, #64	@ 0x40
 800d1e4:	4082      	lsls	r2, r0
 800d1e6:	4313      	orrs	r3, r2
 800d1e8:	3401      	adds	r4, #1
 800d1ea:	9304      	str	r3, [sp, #16]
 800d1ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1f0:	4824      	ldr	r0, [pc, #144]	@ (800d284 <_svfiprintf_r+0x1e8>)
 800d1f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d1f6:	2206      	movs	r2, #6
 800d1f8:	f7f2 fffa 	bl	80001f0 <memchr>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d036      	beq.n	800d26e <_svfiprintf_r+0x1d2>
 800d200:	4b21      	ldr	r3, [pc, #132]	@ (800d288 <_svfiprintf_r+0x1ec>)
 800d202:	bb1b      	cbnz	r3, 800d24c <_svfiprintf_r+0x1b0>
 800d204:	9b03      	ldr	r3, [sp, #12]
 800d206:	3307      	adds	r3, #7
 800d208:	f023 0307 	bic.w	r3, r3, #7
 800d20c:	3308      	adds	r3, #8
 800d20e:	9303      	str	r3, [sp, #12]
 800d210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d212:	4433      	add	r3, r6
 800d214:	9309      	str	r3, [sp, #36]	@ 0x24
 800d216:	e76a      	b.n	800d0ee <_svfiprintf_r+0x52>
 800d218:	fb0c 3202 	mla	r2, ip, r2, r3
 800d21c:	460c      	mov	r4, r1
 800d21e:	2001      	movs	r0, #1
 800d220:	e7a8      	b.n	800d174 <_svfiprintf_r+0xd8>
 800d222:	2300      	movs	r3, #0
 800d224:	3401      	adds	r4, #1
 800d226:	9305      	str	r3, [sp, #20]
 800d228:	4619      	mov	r1, r3
 800d22a:	f04f 0c0a 	mov.w	ip, #10
 800d22e:	4620      	mov	r0, r4
 800d230:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d234:	3a30      	subs	r2, #48	@ 0x30
 800d236:	2a09      	cmp	r2, #9
 800d238:	d903      	bls.n	800d242 <_svfiprintf_r+0x1a6>
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d0c6      	beq.n	800d1cc <_svfiprintf_r+0x130>
 800d23e:	9105      	str	r1, [sp, #20]
 800d240:	e7c4      	b.n	800d1cc <_svfiprintf_r+0x130>
 800d242:	fb0c 2101 	mla	r1, ip, r1, r2
 800d246:	4604      	mov	r4, r0
 800d248:	2301      	movs	r3, #1
 800d24a:	e7f0      	b.n	800d22e <_svfiprintf_r+0x192>
 800d24c:	ab03      	add	r3, sp, #12
 800d24e:	9300      	str	r3, [sp, #0]
 800d250:	462a      	mov	r2, r5
 800d252:	4b0e      	ldr	r3, [pc, #56]	@ (800d28c <_svfiprintf_r+0x1f0>)
 800d254:	a904      	add	r1, sp, #16
 800d256:	4638      	mov	r0, r7
 800d258:	f7fc fbda 	bl	8009a10 <_printf_float>
 800d25c:	1c42      	adds	r2, r0, #1
 800d25e:	4606      	mov	r6, r0
 800d260:	d1d6      	bne.n	800d210 <_svfiprintf_r+0x174>
 800d262:	89ab      	ldrh	r3, [r5, #12]
 800d264:	065b      	lsls	r3, r3, #25
 800d266:	f53f af2d 	bmi.w	800d0c4 <_svfiprintf_r+0x28>
 800d26a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d26c:	e72c      	b.n	800d0c8 <_svfiprintf_r+0x2c>
 800d26e:	ab03      	add	r3, sp, #12
 800d270:	9300      	str	r3, [sp, #0]
 800d272:	462a      	mov	r2, r5
 800d274:	4b05      	ldr	r3, [pc, #20]	@ (800d28c <_svfiprintf_r+0x1f0>)
 800d276:	a904      	add	r1, sp, #16
 800d278:	4638      	mov	r0, r7
 800d27a:	f7fc fe61 	bl	8009f40 <_printf_i>
 800d27e:	e7ed      	b.n	800d25c <_svfiprintf_r+0x1c0>
 800d280:	0800ecb9 	.word	0x0800ecb9
 800d284:	0800ecc3 	.word	0x0800ecc3
 800d288:	08009a11 	.word	0x08009a11
 800d28c:	0800cfe5 	.word	0x0800cfe5
 800d290:	0800ecbf 	.word	0x0800ecbf

0800d294 <_sungetc_r>:
 800d294:	b538      	push	{r3, r4, r5, lr}
 800d296:	1c4b      	adds	r3, r1, #1
 800d298:	4614      	mov	r4, r2
 800d29a:	d103      	bne.n	800d2a4 <_sungetc_r+0x10>
 800d29c:	f04f 35ff 	mov.w	r5, #4294967295
 800d2a0:	4628      	mov	r0, r5
 800d2a2:	bd38      	pop	{r3, r4, r5, pc}
 800d2a4:	8993      	ldrh	r3, [r2, #12]
 800d2a6:	f023 0320 	bic.w	r3, r3, #32
 800d2aa:	8193      	strh	r3, [r2, #12]
 800d2ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d2ae:	6852      	ldr	r2, [r2, #4]
 800d2b0:	b2cd      	uxtb	r5, r1
 800d2b2:	b18b      	cbz	r3, 800d2d8 <_sungetc_r+0x44>
 800d2b4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	dd08      	ble.n	800d2cc <_sungetc_r+0x38>
 800d2ba:	6823      	ldr	r3, [r4, #0]
 800d2bc:	1e5a      	subs	r2, r3, #1
 800d2be:	6022      	str	r2, [r4, #0]
 800d2c0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d2c4:	6863      	ldr	r3, [r4, #4]
 800d2c6:	3301      	adds	r3, #1
 800d2c8:	6063      	str	r3, [r4, #4]
 800d2ca:	e7e9      	b.n	800d2a0 <_sungetc_r+0xc>
 800d2cc:	4621      	mov	r1, r4
 800d2ce:	f000 fbf6 	bl	800dabe <__submore>
 800d2d2:	2800      	cmp	r0, #0
 800d2d4:	d0f1      	beq.n	800d2ba <_sungetc_r+0x26>
 800d2d6:	e7e1      	b.n	800d29c <_sungetc_r+0x8>
 800d2d8:	6921      	ldr	r1, [r4, #16]
 800d2da:	6823      	ldr	r3, [r4, #0]
 800d2dc:	b151      	cbz	r1, 800d2f4 <_sungetc_r+0x60>
 800d2de:	4299      	cmp	r1, r3
 800d2e0:	d208      	bcs.n	800d2f4 <_sungetc_r+0x60>
 800d2e2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d2e6:	42a9      	cmp	r1, r5
 800d2e8:	d104      	bne.n	800d2f4 <_sungetc_r+0x60>
 800d2ea:	3b01      	subs	r3, #1
 800d2ec:	3201      	adds	r2, #1
 800d2ee:	6023      	str	r3, [r4, #0]
 800d2f0:	6062      	str	r2, [r4, #4]
 800d2f2:	e7d5      	b.n	800d2a0 <_sungetc_r+0xc>
 800d2f4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800d2f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d2fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800d2fe:	2303      	movs	r3, #3
 800d300:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d302:	4623      	mov	r3, r4
 800d304:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d308:	6023      	str	r3, [r4, #0]
 800d30a:	2301      	movs	r3, #1
 800d30c:	e7dc      	b.n	800d2c8 <_sungetc_r+0x34>

0800d30e <__ssrefill_r>:
 800d30e:	b510      	push	{r4, lr}
 800d310:	460c      	mov	r4, r1
 800d312:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d314:	b169      	cbz	r1, 800d332 <__ssrefill_r+0x24>
 800d316:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d31a:	4299      	cmp	r1, r3
 800d31c:	d001      	beq.n	800d322 <__ssrefill_r+0x14>
 800d31e:	f7fe fa33 	bl	800b788 <_free_r>
 800d322:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d324:	6063      	str	r3, [r4, #4]
 800d326:	2000      	movs	r0, #0
 800d328:	6360      	str	r0, [r4, #52]	@ 0x34
 800d32a:	b113      	cbz	r3, 800d332 <__ssrefill_r+0x24>
 800d32c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d32e:	6023      	str	r3, [r4, #0]
 800d330:	bd10      	pop	{r4, pc}
 800d332:	6923      	ldr	r3, [r4, #16]
 800d334:	6023      	str	r3, [r4, #0]
 800d336:	2300      	movs	r3, #0
 800d338:	6063      	str	r3, [r4, #4]
 800d33a:	89a3      	ldrh	r3, [r4, #12]
 800d33c:	f043 0320 	orr.w	r3, r3, #32
 800d340:	81a3      	strh	r3, [r4, #12]
 800d342:	f04f 30ff 	mov.w	r0, #4294967295
 800d346:	e7f3      	b.n	800d330 <__ssrefill_r+0x22>

0800d348 <__ssvfiscanf_r>:
 800d348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d34c:	460c      	mov	r4, r1
 800d34e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800d352:	2100      	movs	r1, #0
 800d354:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800d358:	49a6      	ldr	r1, [pc, #664]	@ (800d5f4 <__ssvfiscanf_r+0x2ac>)
 800d35a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800d35c:	f10d 0804 	add.w	r8, sp, #4
 800d360:	49a5      	ldr	r1, [pc, #660]	@ (800d5f8 <__ssvfiscanf_r+0x2b0>)
 800d362:	4fa6      	ldr	r7, [pc, #664]	@ (800d5fc <__ssvfiscanf_r+0x2b4>)
 800d364:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800d368:	4606      	mov	r6, r0
 800d36a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800d36c:	9300      	str	r3, [sp, #0]
 800d36e:	f892 9000 	ldrb.w	r9, [r2]
 800d372:	f1b9 0f00 	cmp.w	r9, #0
 800d376:	f000 8158 	beq.w	800d62a <__ssvfiscanf_r+0x2e2>
 800d37a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800d37e:	f013 0308 	ands.w	r3, r3, #8
 800d382:	f102 0501 	add.w	r5, r2, #1
 800d386:	d019      	beq.n	800d3bc <__ssvfiscanf_r+0x74>
 800d388:	6863      	ldr	r3, [r4, #4]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	dd0f      	ble.n	800d3ae <__ssvfiscanf_r+0x66>
 800d38e:	6823      	ldr	r3, [r4, #0]
 800d390:	781a      	ldrb	r2, [r3, #0]
 800d392:	5cba      	ldrb	r2, [r7, r2]
 800d394:	0712      	lsls	r2, r2, #28
 800d396:	d401      	bmi.n	800d39c <__ssvfiscanf_r+0x54>
 800d398:	462a      	mov	r2, r5
 800d39a:	e7e8      	b.n	800d36e <__ssvfiscanf_r+0x26>
 800d39c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d39e:	3201      	adds	r2, #1
 800d3a0:	9245      	str	r2, [sp, #276]	@ 0x114
 800d3a2:	6862      	ldr	r2, [r4, #4]
 800d3a4:	3301      	adds	r3, #1
 800d3a6:	3a01      	subs	r2, #1
 800d3a8:	6062      	str	r2, [r4, #4]
 800d3aa:	6023      	str	r3, [r4, #0]
 800d3ac:	e7ec      	b.n	800d388 <__ssvfiscanf_r+0x40>
 800d3ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d3b0:	4621      	mov	r1, r4
 800d3b2:	4630      	mov	r0, r6
 800d3b4:	4798      	blx	r3
 800d3b6:	2800      	cmp	r0, #0
 800d3b8:	d0e9      	beq.n	800d38e <__ssvfiscanf_r+0x46>
 800d3ba:	e7ed      	b.n	800d398 <__ssvfiscanf_r+0x50>
 800d3bc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800d3c0:	f040 8085 	bne.w	800d4ce <__ssvfiscanf_r+0x186>
 800d3c4:	9341      	str	r3, [sp, #260]	@ 0x104
 800d3c6:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d3c8:	7853      	ldrb	r3, [r2, #1]
 800d3ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3cc:	bf02      	ittt	eq
 800d3ce:	2310      	moveq	r3, #16
 800d3d0:	1c95      	addeq	r5, r2, #2
 800d3d2:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d3d4:	220a      	movs	r2, #10
 800d3d6:	46aa      	mov	sl, r5
 800d3d8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d3dc:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d3e0:	2b09      	cmp	r3, #9
 800d3e2:	d91e      	bls.n	800d422 <__ssvfiscanf_r+0xda>
 800d3e4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800d600 <__ssvfiscanf_r+0x2b8>
 800d3e8:	2203      	movs	r2, #3
 800d3ea:	4658      	mov	r0, fp
 800d3ec:	f7f2 ff00 	bl	80001f0 <memchr>
 800d3f0:	b138      	cbz	r0, 800d402 <__ssvfiscanf_r+0xba>
 800d3f2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d3f4:	eba0 000b 	sub.w	r0, r0, fp
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	4083      	lsls	r3, r0
 800d3fc:	4313      	orrs	r3, r2
 800d3fe:	9341      	str	r3, [sp, #260]	@ 0x104
 800d400:	4655      	mov	r5, sl
 800d402:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d406:	2b78      	cmp	r3, #120	@ 0x78
 800d408:	d806      	bhi.n	800d418 <__ssvfiscanf_r+0xd0>
 800d40a:	2b57      	cmp	r3, #87	@ 0x57
 800d40c:	d810      	bhi.n	800d430 <__ssvfiscanf_r+0xe8>
 800d40e:	2b25      	cmp	r3, #37	@ 0x25
 800d410:	d05d      	beq.n	800d4ce <__ssvfiscanf_r+0x186>
 800d412:	d857      	bhi.n	800d4c4 <__ssvfiscanf_r+0x17c>
 800d414:	2b00      	cmp	r3, #0
 800d416:	d075      	beq.n	800d504 <__ssvfiscanf_r+0x1bc>
 800d418:	2303      	movs	r3, #3
 800d41a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d41c:	230a      	movs	r3, #10
 800d41e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d420:	e088      	b.n	800d534 <__ssvfiscanf_r+0x1ec>
 800d422:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d424:	fb02 1103 	mla	r1, r2, r3, r1
 800d428:	3930      	subs	r1, #48	@ 0x30
 800d42a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d42c:	4655      	mov	r5, sl
 800d42e:	e7d2      	b.n	800d3d6 <__ssvfiscanf_r+0x8e>
 800d430:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d434:	2a20      	cmp	r2, #32
 800d436:	d8ef      	bhi.n	800d418 <__ssvfiscanf_r+0xd0>
 800d438:	a101      	add	r1, pc, #4	@ (adr r1, 800d440 <__ssvfiscanf_r+0xf8>)
 800d43a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d43e:	bf00      	nop
 800d440:	0800d513 	.word	0x0800d513
 800d444:	0800d419 	.word	0x0800d419
 800d448:	0800d419 	.word	0x0800d419
 800d44c:	0800d56d 	.word	0x0800d56d
 800d450:	0800d419 	.word	0x0800d419
 800d454:	0800d419 	.word	0x0800d419
 800d458:	0800d419 	.word	0x0800d419
 800d45c:	0800d419 	.word	0x0800d419
 800d460:	0800d419 	.word	0x0800d419
 800d464:	0800d419 	.word	0x0800d419
 800d468:	0800d419 	.word	0x0800d419
 800d46c:	0800d583 	.word	0x0800d583
 800d470:	0800d569 	.word	0x0800d569
 800d474:	0800d4cb 	.word	0x0800d4cb
 800d478:	0800d4cb 	.word	0x0800d4cb
 800d47c:	0800d4cb 	.word	0x0800d4cb
 800d480:	0800d419 	.word	0x0800d419
 800d484:	0800d525 	.word	0x0800d525
 800d488:	0800d419 	.word	0x0800d419
 800d48c:	0800d419 	.word	0x0800d419
 800d490:	0800d419 	.word	0x0800d419
 800d494:	0800d419 	.word	0x0800d419
 800d498:	0800d593 	.word	0x0800d593
 800d49c:	0800d52d 	.word	0x0800d52d
 800d4a0:	0800d50b 	.word	0x0800d50b
 800d4a4:	0800d419 	.word	0x0800d419
 800d4a8:	0800d419 	.word	0x0800d419
 800d4ac:	0800d58f 	.word	0x0800d58f
 800d4b0:	0800d419 	.word	0x0800d419
 800d4b4:	0800d569 	.word	0x0800d569
 800d4b8:	0800d419 	.word	0x0800d419
 800d4bc:	0800d419 	.word	0x0800d419
 800d4c0:	0800d513 	.word	0x0800d513
 800d4c4:	3b45      	subs	r3, #69	@ 0x45
 800d4c6:	2b02      	cmp	r3, #2
 800d4c8:	d8a6      	bhi.n	800d418 <__ssvfiscanf_r+0xd0>
 800d4ca:	2305      	movs	r3, #5
 800d4cc:	e031      	b.n	800d532 <__ssvfiscanf_r+0x1ea>
 800d4ce:	6863      	ldr	r3, [r4, #4]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	dd0d      	ble.n	800d4f0 <__ssvfiscanf_r+0x1a8>
 800d4d4:	6823      	ldr	r3, [r4, #0]
 800d4d6:	781a      	ldrb	r2, [r3, #0]
 800d4d8:	454a      	cmp	r2, r9
 800d4da:	f040 80a6 	bne.w	800d62a <__ssvfiscanf_r+0x2e2>
 800d4de:	3301      	adds	r3, #1
 800d4e0:	6862      	ldr	r2, [r4, #4]
 800d4e2:	6023      	str	r3, [r4, #0]
 800d4e4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800d4e6:	3a01      	subs	r2, #1
 800d4e8:	3301      	adds	r3, #1
 800d4ea:	6062      	str	r2, [r4, #4]
 800d4ec:	9345      	str	r3, [sp, #276]	@ 0x114
 800d4ee:	e753      	b.n	800d398 <__ssvfiscanf_r+0x50>
 800d4f0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d4f2:	4621      	mov	r1, r4
 800d4f4:	4630      	mov	r0, r6
 800d4f6:	4798      	blx	r3
 800d4f8:	2800      	cmp	r0, #0
 800d4fa:	d0eb      	beq.n	800d4d4 <__ssvfiscanf_r+0x18c>
 800d4fc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d4fe:	2800      	cmp	r0, #0
 800d500:	f040 808b 	bne.w	800d61a <__ssvfiscanf_r+0x2d2>
 800d504:	f04f 30ff 	mov.w	r0, #4294967295
 800d508:	e08b      	b.n	800d622 <__ssvfiscanf_r+0x2da>
 800d50a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d50c:	f042 0220 	orr.w	r2, r2, #32
 800d510:	9241      	str	r2, [sp, #260]	@ 0x104
 800d512:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d514:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d518:	9241      	str	r2, [sp, #260]	@ 0x104
 800d51a:	2210      	movs	r2, #16
 800d51c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d51e:	9242      	str	r2, [sp, #264]	@ 0x108
 800d520:	d902      	bls.n	800d528 <__ssvfiscanf_r+0x1e0>
 800d522:	e005      	b.n	800d530 <__ssvfiscanf_r+0x1e8>
 800d524:	2300      	movs	r3, #0
 800d526:	9342      	str	r3, [sp, #264]	@ 0x108
 800d528:	2303      	movs	r3, #3
 800d52a:	e002      	b.n	800d532 <__ssvfiscanf_r+0x1ea>
 800d52c:	2308      	movs	r3, #8
 800d52e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d530:	2304      	movs	r3, #4
 800d532:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d534:	6863      	ldr	r3, [r4, #4]
 800d536:	2b00      	cmp	r3, #0
 800d538:	dd39      	ble.n	800d5ae <__ssvfiscanf_r+0x266>
 800d53a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d53c:	0659      	lsls	r1, r3, #25
 800d53e:	d404      	bmi.n	800d54a <__ssvfiscanf_r+0x202>
 800d540:	6823      	ldr	r3, [r4, #0]
 800d542:	781a      	ldrb	r2, [r3, #0]
 800d544:	5cba      	ldrb	r2, [r7, r2]
 800d546:	0712      	lsls	r2, r2, #28
 800d548:	d438      	bmi.n	800d5bc <__ssvfiscanf_r+0x274>
 800d54a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d54c:	2b02      	cmp	r3, #2
 800d54e:	dc47      	bgt.n	800d5e0 <__ssvfiscanf_r+0x298>
 800d550:	466b      	mov	r3, sp
 800d552:	4622      	mov	r2, r4
 800d554:	a941      	add	r1, sp, #260	@ 0x104
 800d556:	4630      	mov	r0, r6
 800d558:	f000 f86c 	bl	800d634 <_scanf_chars>
 800d55c:	2801      	cmp	r0, #1
 800d55e:	d064      	beq.n	800d62a <__ssvfiscanf_r+0x2e2>
 800d560:	2802      	cmp	r0, #2
 800d562:	f47f af19 	bne.w	800d398 <__ssvfiscanf_r+0x50>
 800d566:	e7c9      	b.n	800d4fc <__ssvfiscanf_r+0x1b4>
 800d568:	220a      	movs	r2, #10
 800d56a:	e7d7      	b.n	800d51c <__ssvfiscanf_r+0x1d4>
 800d56c:	4629      	mov	r1, r5
 800d56e:	4640      	mov	r0, r8
 800d570:	f000 fa6c 	bl	800da4c <__sccl>
 800d574:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d57a:	9341      	str	r3, [sp, #260]	@ 0x104
 800d57c:	4605      	mov	r5, r0
 800d57e:	2301      	movs	r3, #1
 800d580:	e7d7      	b.n	800d532 <__ssvfiscanf_r+0x1ea>
 800d582:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d584:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d588:	9341      	str	r3, [sp, #260]	@ 0x104
 800d58a:	2300      	movs	r3, #0
 800d58c:	e7d1      	b.n	800d532 <__ssvfiscanf_r+0x1ea>
 800d58e:	2302      	movs	r3, #2
 800d590:	e7cf      	b.n	800d532 <__ssvfiscanf_r+0x1ea>
 800d592:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d594:	06c3      	lsls	r3, r0, #27
 800d596:	f53f aeff 	bmi.w	800d398 <__ssvfiscanf_r+0x50>
 800d59a:	9b00      	ldr	r3, [sp, #0]
 800d59c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d59e:	1d19      	adds	r1, r3, #4
 800d5a0:	9100      	str	r1, [sp, #0]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	07c0      	lsls	r0, r0, #31
 800d5a6:	bf4c      	ite	mi
 800d5a8:	801a      	strhmi	r2, [r3, #0]
 800d5aa:	601a      	strpl	r2, [r3, #0]
 800d5ac:	e6f4      	b.n	800d398 <__ssvfiscanf_r+0x50>
 800d5ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d5b0:	4621      	mov	r1, r4
 800d5b2:	4630      	mov	r0, r6
 800d5b4:	4798      	blx	r3
 800d5b6:	2800      	cmp	r0, #0
 800d5b8:	d0bf      	beq.n	800d53a <__ssvfiscanf_r+0x1f2>
 800d5ba:	e79f      	b.n	800d4fc <__ssvfiscanf_r+0x1b4>
 800d5bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d5be:	3201      	adds	r2, #1
 800d5c0:	9245      	str	r2, [sp, #276]	@ 0x114
 800d5c2:	6862      	ldr	r2, [r4, #4]
 800d5c4:	3a01      	subs	r2, #1
 800d5c6:	2a00      	cmp	r2, #0
 800d5c8:	6062      	str	r2, [r4, #4]
 800d5ca:	dd02      	ble.n	800d5d2 <__ssvfiscanf_r+0x28a>
 800d5cc:	3301      	adds	r3, #1
 800d5ce:	6023      	str	r3, [r4, #0]
 800d5d0:	e7b6      	b.n	800d540 <__ssvfiscanf_r+0x1f8>
 800d5d2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d5d4:	4621      	mov	r1, r4
 800d5d6:	4630      	mov	r0, r6
 800d5d8:	4798      	blx	r3
 800d5da:	2800      	cmp	r0, #0
 800d5dc:	d0b0      	beq.n	800d540 <__ssvfiscanf_r+0x1f8>
 800d5de:	e78d      	b.n	800d4fc <__ssvfiscanf_r+0x1b4>
 800d5e0:	2b04      	cmp	r3, #4
 800d5e2:	dc0f      	bgt.n	800d604 <__ssvfiscanf_r+0x2bc>
 800d5e4:	466b      	mov	r3, sp
 800d5e6:	4622      	mov	r2, r4
 800d5e8:	a941      	add	r1, sp, #260	@ 0x104
 800d5ea:	4630      	mov	r0, r6
 800d5ec:	f000 f87c 	bl	800d6e8 <_scanf_i>
 800d5f0:	e7b4      	b.n	800d55c <__ssvfiscanf_r+0x214>
 800d5f2:	bf00      	nop
 800d5f4:	0800d295 	.word	0x0800d295
 800d5f8:	0800d30f 	.word	0x0800d30f
 800d5fc:	0800eea1 	.word	0x0800eea1
 800d600:	0800ecbf 	.word	0x0800ecbf
 800d604:	4b0a      	ldr	r3, [pc, #40]	@ (800d630 <__ssvfiscanf_r+0x2e8>)
 800d606:	2b00      	cmp	r3, #0
 800d608:	f43f aec6 	beq.w	800d398 <__ssvfiscanf_r+0x50>
 800d60c:	466b      	mov	r3, sp
 800d60e:	4622      	mov	r2, r4
 800d610:	a941      	add	r1, sp, #260	@ 0x104
 800d612:	4630      	mov	r0, r6
 800d614:	f7fc fdb2 	bl	800a17c <_scanf_float>
 800d618:	e7a0      	b.n	800d55c <__ssvfiscanf_r+0x214>
 800d61a:	89a3      	ldrh	r3, [r4, #12]
 800d61c:	065b      	lsls	r3, r3, #25
 800d61e:	f53f af71 	bmi.w	800d504 <__ssvfiscanf_r+0x1bc>
 800d622:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800d626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d62a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d62c:	e7f9      	b.n	800d622 <__ssvfiscanf_r+0x2da>
 800d62e:	bf00      	nop
 800d630:	0800a17d 	.word	0x0800a17d

0800d634 <_scanf_chars>:
 800d634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d638:	4615      	mov	r5, r2
 800d63a:	688a      	ldr	r2, [r1, #8]
 800d63c:	4680      	mov	r8, r0
 800d63e:	460c      	mov	r4, r1
 800d640:	b932      	cbnz	r2, 800d650 <_scanf_chars+0x1c>
 800d642:	698a      	ldr	r2, [r1, #24]
 800d644:	2a00      	cmp	r2, #0
 800d646:	bf14      	ite	ne
 800d648:	f04f 32ff 	movne.w	r2, #4294967295
 800d64c:	2201      	moveq	r2, #1
 800d64e:	608a      	str	r2, [r1, #8]
 800d650:	6822      	ldr	r2, [r4, #0]
 800d652:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800d6e4 <_scanf_chars+0xb0>
 800d656:	06d1      	lsls	r1, r2, #27
 800d658:	bf5f      	itttt	pl
 800d65a:	681a      	ldrpl	r2, [r3, #0]
 800d65c:	1d11      	addpl	r1, r2, #4
 800d65e:	6019      	strpl	r1, [r3, #0]
 800d660:	6816      	ldrpl	r6, [r2, #0]
 800d662:	2700      	movs	r7, #0
 800d664:	69a0      	ldr	r0, [r4, #24]
 800d666:	b188      	cbz	r0, 800d68c <_scanf_chars+0x58>
 800d668:	2801      	cmp	r0, #1
 800d66a:	d107      	bne.n	800d67c <_scanf_chars+0x48>
 800d66c:	682b      	ldr	r3, [r5, #0]
 800d66e:	781a      	ldrb	r2, [r3, #0]
 800d670:	6963      	ldr	r3, [r4, #20]
 800d672:	5c9b      	ldrb	r3, [r3, r2]
 800d674:	b953      	cbnz	r3, 800d68c <_scanf_chars+0x58>
 800d676:	2f00      	cmp	r7, #0
 800d678:	d031      	beq.n	800d6de <_scanf_chars+0xaa>
 800d67a:	e022      	b.n	800d6c2 <_scanf_chars+0x8e>
 800d67c:	2802      	cmp	r0, #2
 800d67e:	d120      	bne.n	800d6c2 <_scanf_chars+0x8e>
 800d680:	682b      	ldr	r3, [r5, #0]
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d688:	071b      	lsls	r3, r3, #28
 800d68a:	d41a      	bmi.n	800d6c2 <_scanf_chars+0x8e>
 800d68c:	6823      	ldr	r3, [r4, #0]
 800d68e:	06da      	lsls	r2, r3, #27
 800d690:	bf5e      	ittt	pl
 800d692:	682b      	ldrpl	r3, [r5, #0]
 800d694:	781b      	ldrbpl	r3, [r3, #0]
 800d696:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d69a:	682a      	ldr	r2, [r5, #0]
 800d69c:	686b      	ldr	r3, [r5, #4]
 800d69e:	3201      	adds	r2, #1
 800d6a0:	602a      	str	r2, [r5, #0]
 800d6a2:	68a2      	ldr	r2, [r4, #8]
 800d6a4:	3b01      	subs	r3, #1
 800d6a6:	3a01      	subs	r2, #1
 800d6a8:	606b      	str	r3, [r5, #4]
 800d6aa:	3701      	adds	r7, #1
 800d6ac:	60a2      	str	r2, [r4, #8]
 800d6ae:	b142      	cbz	r2, 800d6c2 <_scanf_chars+0x8e>
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	dcd7      	bgt.n	800d664 <_scanf_chars+0x30>
 800d6b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d6b8:	4629      	mov	r1, r5
 800d6ba:	4640      	mov	r0, r8
 800d6bc:	4798      	blx	r3
 800d6be:	2800      	cmp	r0, #0
 800d6c0:	d0d0      	beq.n	800d664 <_scanf_chars+0x30>
 800d6c2:	6823      	ldr	r3, [r4, #0]
 800d6c4:	f013 0310 	ands.w	r3, r3, #16
 800d6c8:	d105      	bne.n	800d6d6 <_scanf_chars+0xa2>
 800d6ca:	68e2      	ldr	r2, [r4, #12]
 800d6cc:	3201      	adds	r2, #1
 800d6ce:	60e2      	str	r2, [r4, #12]
 800d6d0:	69a2      	ldr	r2, [r4, #24]
 800d6d2:	b102      	cbz	r2, 800d6d6 <_scanf_chars+0xa2>
 800d6d4:	7033      	strb	r3, [r6, #0]
 800d6d6:	6923      	ldr	r3, [r4, #16]
 800d6d8:	443b      	add	r3, r7
 800d6da:	6123      	str	r3, [r4, #16]
 800d6dc:	2000      	movs	r0, #0
 800d6de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6e2:	bf00      	nop
 800d6e4:	0800eea1 	.word	0x0800eea1

0800d6e8 <_scanf_i>:
 800d6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ec:	4698      	mov	r8, r3
 800d6ee:	4b74      	ldr	r3, [pc, #464]	@ (800d8c0 <_scanf_i+0x1d8>)
 800d6f0:	460c      	mov	r4, r1
 800d6f2:	4682      	mov	sl, r0
 800d6f4:	4616      	mov	r6, r2
 800d6f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d6fa:	b087      	sub	sp, #28
 800d6fc:	ab03      	add	r3, sp, #12
 800d6fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d702:	4b70      	ldr	r3, [pc, #448]	@ (800d8c4 <_scanf_i+0x1dc>)
 800d704:	69a1      	ldr	r1, [r4, #24]
 800d706:	4a70      	ldr	r2, [pc, #448]	@ (800d8c8 <_scanf_i+0x1e0>)
 800d708:	2903      	cmp	r1, #3
 800d70a:	bf08      	it	eq
 800d70c:	461a      	moveq	r2, r3
 800d70e:	68a3      	ldr	r3, [r4, #8]
 800d710:	9201      	str	r2, [sp, #4]
 800d712:	1e5a      	subs	r2, r3, #1
 800d714:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d718:	bf88      	it	hi
 800d71a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d71e:	4627      	mov	r7, r4
 800d720:	bf82      	ittt	hi
 800d722:	eb03 0905 	addhi.w	r9, r3, r5
 800d726:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d72a:	60a3      	strhi	r3, [r4, #8]
 800d72c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d730:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800d734:	bf98      	it	ls
 800d736:	f04f 0900 	movls.w	r9, #0
 800d73a:	6023      	str	r3, [r4, #0]
 800d73c:	463d      	mov	r5, r7
 800d73e:	f04f 0b00 	mov.w	fp, #0
 800d742:	6831      	ldr	r1, [r6, #0]
 800d744:	ab03      	add	r3, sp, #12
 800d746:	7809      	ldrb	r1, [r1, #0]
 800d748:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d74c:	2202      	movs	r2, #2
 800d74e:	f7f2 fd4f 	bl	80001f0 <memchr>
 800d752:	b328      	cbz	r0, 800d7a0 <_scanf_i+0xb8>
 800d754:	f1bb 0f01 	cmp.w	fp, #1
 800d758:	d159      	bne.n	800d80e <_scanf_i+0x126>
 800d75a:	6862      	ldr	r2, [r4, #4]
 800d75c:	b92a      	cbnz	r2, 800d76a <_scanf_i+0x82>
 800d75e:	6822      	ldr	r2, [r4, #0]
 800d760:	2108      	movs	r1, #8
 800d762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d766:	6061      	str	r1, [r4, #4]
 800d768:	6022      	str	r2, [r4, #0]
 800d76a:	6822      	ldr	r2, [r4, #0]
 800d76c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800d770:	6022      	str	r2, [r4, #0]
 800d772:	68a2      	ldr	r2, [r4, #8]
 800d774:	1e51      	subs	r1, r2, #1
 800d776:	60a1      	str	r1, [r4, #8]
 800d778:	b192      	cbz	r2, 800d7a0 <_scanf_i+0xb8>
 800d77a:	6832      	ldr	r2, [r6, #0]
 800d77c:	1c51      	adds	r1, r2, #1
 800d77e:	6031      	str	r1, [r6, #0]
 800d780:	7812      	ldrb	r2, [r2, #0]
 800d782:	f805 2b01 	strb.w	r2, [r5], #1
 800d786:	6872      	ldr	r2, [r6, #4]
 800d788:	3a01      	subs	r2, #1
 800d78a:	2a00      	cmp	r2, #0
 800d78c:	6072      	str	r2, [r6, #4]
 800d78e:	dc07      	bgt.n	800d7a0 <_scanf_i+0xb8>
 800d790:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800d794:	4631      	mov	r1, r6
 800d796:	4650      	mov	r0, sl
 800d798:	4790      	blx	r2
 800d79a:	2800      	cmp	r0, #0
 800d79c:	f040 8085 	bne.w	800d8aa <_scanf_i+0x1c2>
 800d7a0:	f10b 0b01 	add.w	fp, fp, #1
 800d7a4:	f1bb 0f03 	cmp.w	fp, #3
 800d7a8:	d1cb      	bne.n	800d742 <_scanf_i+0x5a>
 800d7aa:	6863      	ldr	r3, [r4, #4]
 800d7ac:	b90b      	cbnz	r3, 800d7b2 <_scanf_i+0xca>
 800d7ae:	230a      	movs	r3, #10
 800d7b0:	6063      	str	r3, [r4, #4]
 800d7b2:	6863      	ldr	r3, [r4, #4]
 800d7b4:	4945      	ldr	r1, [pc, #276]	@ (800d8cc <_scanf_i+0x1e4>)
 800d7b6:	6960      	ldr	r0, [r4, #20]
 800d7b8:	1ac9      	subs	r1, r1, r3
 800d7ba:	f000 f947 	bl	800da4c <__sccl>
 800d7be:	f04f 0b00 	mov.w	fp, #0
 800d7c2:	68a3      	ldr	r3, [r4, #8]
 800d7c4:	6822      	ldr	r2, [r4, #0]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d03d      	beq.n	800d846 <_scanf_i+0x15e>
 800d7ca:	6831      	ldr	r1, [r6, #0]
 800d7cc:	6960      	ldr	r0, [r4, #20]
 800d7ce:	f891 c000 	ldrb.w	ip, [r1]
 800d7d2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d7d6:	2800      	cmp	r0, #0
 800d7d8:	d035      	beq.n	800d846 <_scanf_i+0x15e>
 800d7da:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d7de:	d124      	bne.n	800d82a <_scanf_i+0x142>
 800d7e0:	0510      	lsls	r0, r2, #20
 800d7e2:	d522      	bpl.n	800d82a <_scanf_i+0x142>
 800d7e4:	f10b 0b01 	add.w	fp, fp, #1
 800d7e8:	f1b9 0f00 	cmp.w	r9, #0
 800d7ec:	d003      	beq.n	800d7f6 <_scanf_i+0x10e>
 800d7ee:	3301      	adds	r3, #1
 800d7f0:	f109 39ff 	add.w	r9, r9, #4294967295
 800d7f4:	60a3      	str	r3, [r4, #8]
 800d7f6:	6873      	ldr	r3, [r6, #4]
 800d7f8:	3b01      	subs	r3, #1
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	6073      	str	r3, [r6, #4]
 800d7fe:	dd1b      	ble.n	800d838 <_scanf_i+0x150>
 800d800:	6833      	ldr	r3, [r6, #0]
 800d802:	3301      	adds	r3, #1
 800d804:	6033      	str	r3, [r6, #0]
 800d806:	68a3      	ldr	r3, [r4, #8]
 800d808:	3b01      	subs	r3, #1
 800d80a:	60a3      	str	r3, [r4, #8]
 800d80c:	e7d9      	b.n	800d7c2 <_scanf_i+0xda>
 800d80e:	f1bb 0f02 	cmp.w	fp, #2
 800d812:	d1ae      	bne.n	800d772 <_scanf_i+0x8a>
 800d814:	6822      	ldr	r2, [r4, #0]
 800d816:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d81a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d81e:	d1c4      	bne.n	800d7aa <_scanf_i+0xc2>
 800d820:	2110      	movs	r1, #16
 800d822:	6061      	str	r1, [r4, #4]
 800d824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d828:	e7a2      	b.n	800d770 <_scanf_i+0x88>
 800d82a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d82e:	6022      	str	r2, [r4, #0]
 800d830:	780b      	ldrb	r3, [r1, #0]
 800d832:	f805 3b01 	strb.w	r3, [r5], #1
 800d836:	e7de      	b.n	800d7f6 <_scanf_i+0x10e>
 800d838:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d83c:	4631      	mov	r1, r6
 800d83e:	4650      	mov	r0, sl
 800d840:	4798      	blx	r3
 800d842:	2800      	cmp	r0, #0
 800d844:	d0df      	beq.n	800d806 <_scanf_i+0x11e>
 800d846:	6823      	ldr	r3, [r4, #0]
 800d848:	05d9      	lsls	r1, r3, #23
 800d84a:	d50d      	bpl.n	800d868 <_scanf_i+0x180>
 800d84c:	42bd      	cmp	r5, r7
 800d84e:	d909      	bls.n	800d864 <_scanf_i+0x17c>
 800d850:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d854:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d858:	4632      	mov	r2, r6
 800d85a:	4650      	mov	r0, sl
 800d85c:	4798      	blx	r3
 800d85e:	f105 39ff 	add.w	r9, r5, #4294967295
 800d862:	464d      	mov	r5, r9
 800d864:	42bd      	cmp	r5, r7
 800d866:	d028      	beq.n	800d8ba <_scanf_i+0x1d2>
 800d868:	6822      	ldr	r2, [r4, #0]
 800d86a:	f012 0210 	ands.w	r2, r2, #16
 800d86e:	d113      	bne.n	800d898 <_scanf_i+0x1b0>
 800d870:	702a      	strb	r2, [r5, #0]
 800d872:	6863      	ldr	r3, [r4, #4]
 800d874:	9e01      	ldr	r6, [sp, #4]
 800d876:	4639      	mov	r1, r7
 800d878:	4650      	mov	r0, sl
 800d87a:	47b0      	blx	r6
 800d87c:	f8d8 3000 	ldr.w	r3, [r8]
 800d880:	6821      	ldr	r1, [r4, #0]
 800d882:	1d1a      	adds	r2, r3, #4
 800d884:	f8c8 2000 	str.w	r2, [r8]
 800d888:	f011 0f20 	tst.w	r1, #32
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	d00f      	beq.n	800d8b0 <_scanf_i+0x1c8>
 800d890:	6018      	str	r0, [r3, #0]
 800d892:	68e3      	ldr	r3, [r4, #12]
 800d894:	3301      	adds	r3, #1
 800d896:	60e3      	str	r3, [r4, #12]
 800d898:	6923      	ldr	r3, [r4, #16]
 800d89a:	1bed      	subs	r5, r5, r7
 800d89c:	445d      	add	r5, fp
 800d89e:	442b      	add	r3, r5
 800d8a0:	6123      	str	r3, [r4, #16]
 800d8a2:	2000      	movs	r0, #0
 800d8a4:	b007      	add	sp, #28
 800d8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8aa:	f04f 0b00 	mov.w	fp, #0
 800d8ae:	e7ca      	b.n	800d846 <_scanf_i+0x15e>
 800d8b0:	07ca      	lsls	r2, r1, #31
 800d8b2:	bf4c      	ite	mi
 800d8b4:	8018      	strhmi	r0, [r3, #0]
 800d8b6:	6018      	strpl	r0, [r3, #0]
 800d8b8:	e7eb      	b.n	800d892 <_scanf_i+0x1aa>
 800d8ba:	2001      	movs	r0, #1
 800d8bc:	e7f2      	b.n	800d8a4 <_scanf_i+0x1bc>
 800d8be:	bf00      	nop
 800d8c0:	0800ea40 	.word	0x0800ea40
 800d8c4:	0800cfe1 	.word	0x0800cfe1
 800d8c8:	0800e3c5 	.word	0x0800e3c5
 800d8cc:	0800ecda 	.word	0x0800ecda

0800d8d0 <__sflush_r>:
 800d8d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8d8:	0716      	lsls	r6, r2, #28
 800d8da:	4605      	mov	r5, r0
 800d8dc:	460c      	mov	r4, r1
 800d8de:	d454      	bmi.n	800d98a <__sflush_r+0xba>
 800d8e0:	684b      	ldr	r3, [r1, #4]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	dc02      	bgt.n	800d8ec <__sflush_r+0x1c>
 800d8e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	dd48      	ble.n	800d97e <__sflush_r+0xae>
 800d8ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d8ee:	2e00      	cmp	r6, #0
 800d8f0:	d045      	beq.n	800d97e <__sflush_r+0xae>
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d8f8:	682f      	ldr	r7, [r5, #0]
 800d8fa:	6a21      	ldr	r1, [r4, #32]
 800d8fc:	602b      	str	r3, [r5, #0]
 800d8fe:	d030      	beq.n	800d962 <__sflush_r+0x92>
 800d900:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d902:	89a3      	ldrh	r3, [r4, #12]
 800d904:	0759      	lsls	r1, r3, #29
 800d906:	d505      	bpl.n	800d914 <__sflush_r+0x44>
 800d908:	6863      	ldr	r3, [r4, #4]
 800d90a:	1ad2      	subs	r2, r2, r3
 800d90c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d90e:	b10b      	cbz	r3, 800d914 <__sflush_r+0x44>
 800d910:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d912:	1ad2      	subs	r2, r2, r3
 800d914:	2300      	movs	r3, #0
 800d916:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d918:	6a21      	ldr	r1, [r4, #32]
 800d91a:	4628      	mov	r0, r5
 800d91c:	47b0      	blx	r6
 800d91e:	1c43      	adds	r3, r0, #1
 800d920:	89a3      	ldrh	r3, [r4, #12]
 800d922:	d106      	bne.n	800d932 <__sflush_r+0x62>
 800d924:	6829      	ldr	r1, [r5, #0]
 800d926:	291d      	cmp	r1, #29
 800d928:	d82b      	bhi.n	800d982 <__sflush_r+0xb2>
 800d92a:	4a2a      	ldr	r2, [pc, #168]	@ (800d9d4 <__sflush_r+0x104>)
 800d92c:	40ca      	lsrs	r2, r1
 800d92e:	07d6      	lsls	r6, r2, #31
 800d930:	d527      	bpl.n	800d982 <__sflush_r+0xb2>
 800d932:	2200      	movs	r2, #0
 800d934:	6062      	str	r2, [r4, #4]
 800d936:	04d9      	lsls	r1, r3, #19
 800d938:	6922      	ldr	r2, [r4, #16]
 800d93a:	6022      	str	r2, [r4, #0]
 800d93c:	d504      	bpl.n	800d948 <__sflush_r+0x78>
 800d93e:	1c42      	adds	r2, r0, #1
 800d940:	d101      	bne.n	800d946 <__sflush_r+0x76>
 800d942:	682b      	ldr	r3, [r5, #0]
 800d944:	b903      	cbnz	r3, 800d948 <__sflush_r+0x78>
 800d946:	6560      	str	r0, [r4, #84]	@ 0x54
 800d948:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d94a:	602f      	str	r7, [r5, #0]
 800d94c:	b1b9      	cbz	r1, 800d97e <__sflush_r+0xae>
 800d94e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d952:	4299      	cmp	r1, r3
 800d954:	d002      	beq.n	800d95c <__sflush_r+0x8c>
 800d956:	4628      	mov	r0, r5
 800d958:	f7fd ff16 	bl	800b788 <_free_r>
 800d95c:	2300      	movs	r3, #0
 800d95e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d960:	e00d      	b.n	800d97e <__sflush_r+0xae>
 800d962:	2301      	movs	r3, #1
 800d964:	4628      	mov	r0, r5
 800d966:	47b0      	blx	r6
 800d968:	4602      	mov	r2, r0
 800d96a:	1c50      	adds	r0, r2, #1
 800d96c:	d1c9      	bne.n	800d902 <__sflush_r+0x32>
 800d96e:	682b      	ldr	r3, [r5, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d0c6      	beq.n	800d902 <__sflush_r+0x32>
 800d974:	2b1d      	cmp	r3, #29
 800d976:	d001      	beq.n	800d97c <__sflush_r+0xac>
 800d978:	2b16      	cmp	r3, #22
 800d97a:	d11e      	bne.n	800d9ba <__sflush_r+0xea>
 800d97c:	602f      	str	r7, [r5, #0]
 800d97e:	2000      	movs	r0, #0
 800d980:	e022      	b.n	800d9c8 <__sflush_r+0xf8>
 800d982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d986:	b21b      	sxth	r3, r3
 800d988:	e01b      	b.n	800d9c2 <__sflush_r+0xf2>
 800d98a:	690f      	ldr	r7, [r1, #16]
 800d98c:	2f00      	cmp	r7, #0
 800d98e:	d0f6      	beq.n	800d97e <__sflush_r+0xae>
 800d990:	0793      	lsls	r3, r2, #30
 800d992:	680e      	ldr	r6, [r1, #0]
 800d994:	bf08      	it	eq
 800d996:	694b      	ldreq	r3, [r1, #20]
 800d998:	600f      	str	r7, [r1, #0]
 800d99a:	bf18      	it	ne
 800d99c:	2300      	movne	r3, #0
 800d99e:	eba6 0807 	sub.w	r8, r6, r7
 800d9a2:	608b      	str	r3, [r1, #8]
 800d9a4:	f1b8 0f00 	cmp.w	r8, #0
 800d9a8:	dde9      	ble.n	800d97e <__sflush_r+0xae>
 800d9aa:	6a21      	ldr	r1, [r4, #32]
 800d9ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d9ae:	4643      	mov	r3, r8
 800d9b0:	463a      	mov	r2, r7
 800d9b2:	4628      	mov	r0, r5
 800d9b4:	47b0      	blx	r6
 800d9b6:	2800      	cmp	r0, #0
 800d9b8:	dc08      	bgt.n	800d9cc <__sflush_r+0xfc>
 800d9ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9c2:	81a3      	strh	r3, [r4, #12]
 800d9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9cc:	4407      	add	r7, r0
 800d9ce:	eba8 0800 	sub.w	r8, r8, r0
 800d9d2:	e7e7      	b.n	800d9a4 <__sflush_r+0xd4>
 800d9d4:	20400001 	.word	0x20400001

0800d9d8 <_fflush_r>:
 800d9d8:	b538      	push	{r3, r4, r5, lr}
 800d9da:	690b      	ldr	r3, [r1, #16]
 800d9dc:	4605      	mov	r5, r0
 800d9de:	460c      	mov	r4, r1
 800d9e0:	b913      	cbnz	r3, 800d9e8 <_fflush_r+0x10>
 800d9e2:	2500      	movs	r5, #0
 800d9e4:	4628      	mov	r0, r5
 800d9e6:	bd38      	pop	{r3, r4, r5, pc}
 800d9e8:	b118      	cbz	r0, 800d9f2 <_fflush_r+0x1a>
 800d9ea:	6a03      	ldr	r3, [r0, #32]
 800d9ec:	b90b      	cbnz	r3, 800d9f2 <_fflush_r+0x1a>
 800d9ee:	f7fc fe5f 	bl	800a6b0 <__sinit>
 800d9f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d0f3      	beq.n	800d9e2 <_fflush_r+0xa>
 800d9fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d9fc:	07d0      	lsls	r0, r2, #31
 800d9fe:	d404      	bmi.n	800da0a <_fflush_r+0x32>
 800da00:	0599      	lsls	r1, r3, #22
 800da02:	d402      	bmi.n	800da0a <_fflush_r+0x32>
 800da04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da06:	f7fd f832 	bl	800aa6e <__retarget_lock_acquire_recursive>
 800da0a:	4628      	mov	r0, r5
 800da0c:	4621      	mov	r1, r4
 800da0e:	f7ff ff5f 	bl	800d8d0 <__sflush_r>
 800da12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da14:	07da      	lsls	r2, r3, #31
 800da16:	4605      	mov	r5, r0
 800da18:	d4e4      	bmi.n	800d9e4 <_fflush_r+0xc>
 800da1a:	89a3      	ldrh	r3, [r4, #12]
 800da1c:	059b      	lsls	r3, r3, #22
 800da1e:	d4e1      	bmi.n	800d9e4 <_fflush_r+0xc>
 800da20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da22:	f7fd f825 	bl	800aa70 <__retarget_lock_release_recursive>
 800da26:	e7dd      	b.n	800d9e4 <_fflush_r+0xc>

0800da28 <fiprintf>:
 800da28:	b40e      	push	{r1, r2, r3}
 800da2a:	b503      	push	{r0, r1, lr}
 800da2c:	4601      	mov	r1, r0
 800da2e:	ab03      	add	r3, sp, #12
 800da30:	4805      	ldr	r0, [pc, #20]	@ (800da48 <fiprintf+0x20>)
 800da32:	f853 2b04 	ldr.w	r2, [r3], #4
 800da36:	6800      	ldr	r0, [r0, #0]
 800da38:	9301      	str	r3, [sp, #4]
 800da3a:	f000 fcfb 	bl	800e434 <_vfiprintf_r>
 800da3e:	b002      	add	sp, #8
 800da40:	f85d eb04 	ldr.w	lr, [sp], #4
 800da44:	b003      	add	sp, #12
 800da46:	4770      	bx	lr
 800da48:	20000038 	.word	0x20000038

0800da4c <__sccl>:
 800da4c:	b570      	push	{r4, r5, r6, lr}
 800da4e:	780b      	ldrb	r3, [r1, #0]
 800da50:	4604      	mov	r4, r0
 800da52:	2b5e      	cmp	r3, #94	@ 0x5e
 800da54:	bf0b      	itete	eq
 800da56:	784b      	ldrbeq	r3, [r1, #1]
 800da58:	1c4a      	addne	r2, r1, #1
 800da5a:	1c8a      	addeq	r2, r1, #2
 800da5c:	2100      	movne	r1, #0
 800da5e:	bf08      	it	eq
 800da60:	2101      	moveq	r1, #1
 800da62:	3801      	subs	r0, #1
 800da64:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800da68:	f800 1f01 	strb.w	r1, [r0, #1]!
 800da6c:	42a8      	cmp	r0, r5
 800da6e:	d1fb      	bne.n	800da68 <__sccl+0x1c>
 800da70:	b90b      	cbnz	r3, 800da76 <__sccl+0x2a>
 800da72:	1e50      	subs	r0, r2, #1
 800da74:	bd70      	pop	{r4, r5, r6, pc}
 800da76:	f081 0101 	eor.w	r1, r1, #1
 800da7a:	54e1      	strb	r1, [r4, r3]
 800da7c:	4610      	mov	r0, r2
 800da7e:	4602      	mov	r2, r0
 800da80:	f812 5b01 	ldrb.w	r5, [r2], #1
 800da84:	2d2d      	cmp	r5, #45	@ 0x2d
 800da86:	d005      	beq.n	800da94 <__sccl+0x48>
 800da88:	2d5d      	cmp	r5, #93	@ 0x5d
 800da8a:	d016      	beq.n	800daba <__sccl+0x6e>
 800da8c:	2d00      	cmp	r5, #0
 800da8e:	d0f1      	beq.n	800da74 <__sccl+0x28>
 800da90:	462b      	mov	r3, r5
 800da92:	e7f2      	b.n	800da7a <__sccl+0x2e>
 800da94:	7846      	ldrb	r6, [r0, #1]
 800da96:	2e5d      	cmp	r6, #93	@ 0x5d
 800da98:	d0fa      	beq.n	800da90 <__sccl+0x44>
 800da9a:	42b3      	cmp	r3, r6
 800da9c:	dcf8      	bgt.n	800da90 <__sccl+0x44>
 800da9e:	3002      	adds	r0, #2
 800daa0:	461a      	mov	r2, r3
 800daa2:	3201      	adds	r2, #1
 800daa4:	4296      	cmp	r6, r2
 800daa6:	54a1      	strb	r1, [r4, r2]
 800daa8:	dcfb      	bgt.n	800daa2 <__sccl+0x56>
 800daaa:	1af2      	subs	r2, r6, r3
 800daac:	3a01      	subs	r2, #1
 800daae:	1c5d      	adds	r5, r3, #1
 800dab0:	42b3      	cmp	r3, r6
 800dab2:	bfa8      	it	ge
 800dab4:	2200      	movge	r2, #0
 800dab6:	18ab      	adds	r3, r5, r2
 800dab8:	e7e1      	b.n	800da7e <__sccl+0x32>
 800daba:	4610      	mov	r0, r2
 800dabc:	e7da      	b.n	800da74 <__sccl+0x28>

0800dabe <__submore>:
 800dabe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dac2:	460c      	mov	r4, r1
 800dac4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800dac6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800daca:	4299      	cmp	r1, r3
 800dacc:	d11d      	bne.n	800db0a <__submore+0x4c>
 800dace:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800dad2:	f7fd fecd 	bl	800b870 <_malloc_r>
 800dad6:	b918      	cbnz	r0, 800dae0 <__submore+0x22>
 800dad8:	f04f 30ff 	mov.w	r0, #4294967295
 800dadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dae0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dae4:	63a3      	str	r3, [r4, #56]	@ 0x38
 800dae6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800daea:	6360      	str	r0, [r4, #52]	@ 0x34
 800daec:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800daf0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800daf4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800daf8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800dafc:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800db00:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800db04:	6020      	str	r0, [r4, #0]
 800db06:	2000      	movs	r0, #0
 800db08:	e7e8      	b.n	800dadc <__submore+0x1e>
 800db0a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800db0c:	0077      	lsls	r7, r6, #1
 800db0e:	463a      	mov	r2, r7
 800db10:	f000 fbbb 	bl	800e28a <_realloc_r>
 800db14:	4605      	mov	r5, r0
 800db16:	2800      	cmp	r0, #0
 800db18:	d0de      	beq.n	800dad8 <__submore+0x1a>
 800db1a:	eb00 0806 	add.w	r8, r0, r6
 800db1e:	4601      	mov	r1, r0
 800db20:	4632      	mov	r2, r6
 800db22:	4640      	mov	r0, r8
 800db24:	f7fc ffa5 	bl	800aa72 <memcpy>
 800db28:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800db2c:	f8c4 8000 	str.w	r8, [r4]
 800db30:	e7e9      	b.n	800db06 <__submore+0x48>

0800db32 <memmove>:
 800db32:	4288      	cmp	r0, r1
 800db34:	b510      	push	{r4, lr}
 800db36:	eb01 0402 	add.w	r4, r1, r2
 800db3a:	d902      	bls.n	800db42 <memmove+0x10>
 800db3c:	4284      	cmp	r4, r0
 800db3e:	4623      	mov	r3, r4
 800db40:	d807      	bhi.n	800db52 <memmove+0x20>
 800db42:	1e43      	subs	r3, r0, #1
 800db44:	42a1      	cmp	r1, r4
 800db46:	d008      	beq.n	800db5a <memmove+0x28>
 800db48:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db4c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db50:	e7f8      	b.n	800db44 <memmove+0x12>
 800db52:	4402      	add	r2, r0
 800db54:	4601      	mov	r1, r0
 800db56:	428a      	cmp	r2, r1
 800db58:	d100      	bne.n	800db5c <memmove+0x2a>
 800db5a:	bd10      	pop	{r4, pc}
 800db5c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db60:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db64:	e7f7      	b.n	800db56 <memmove+0x24>

0800db66 <strncmp>:
 800db66:	b510      	push	{r4, lr}
 800db68:	b16a      	cbz	r2, 800db86 <strncmp+0x20>
 800db6a:	3901      	subs	r1, #1
 800db6c:	1884      	adds	r4, r0, r2
 800db6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db72:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800db76:	429a      	cmp	r2, r3
 800db78:	d103      	bne.n	800db82 <strncmp+0x1c>
 800db7a:	42a0      	cmp	r0, r4
 800db7c:	d001      	beq.n	800db82 <strncmp+0x1c>
 800db7e:	2a00      	cmp	r2, #0
 800db80:	d1f5      	bne.n	800db6e <strncmp+0x8>
 800db82:	1ad0      	subs	r0, r2, r3
 800db84:	bd10      	pop	{r4, pc}
 800db86:	4610      	mov	r0, r2
 800db88:	e7fc      	b.n	800db84 <strncmp+0x1e>
	...

0800db8c <_sbrk_r>:
 800db8c:	b538      	push	{r3, r4, r5, lr}
 800db8e:	4d06      	ldr	r5, [pc, #24]	@ (800dba8 <_sbrk_r+0x1c>)
 800db90:	2300      	movs	r3, #0
 800db92:	4604      	mov	r4, r0
 800db94:	4608      	mov	r0, r1
 800db96:	602b      	str	r3, [r5, #0]
 800db98:	f7f6 fd3c 	bl	8004614 <_sbrk>
 800db9c:	1c43      	adds	r3, r0, #1
 800db9e:	d102      	bne.n	800dba6 <_sbrk_r+0x1a>
 800dba0:	682b      	ldr	r3, [r5, #0]
 800dba2:	b103      	cbz	r3, 800dba6 <_sbrk_r+0x1a>
 800dba4:	6023      	str	r3, [r4, #0]
 800dba6:	bd38      	pop	{r3, r4, r5, pc}
 800dba8:	20002050 	.word	0x20002050
 800dbac:	00000000 	.word	0x00000000

0800dbb0 <nan>:
 800dbb0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dbb8 <nan+0x8>
 800dbb4:	4770      	bx	lr
 800dbb6:	bf00      	nop
 800dbb8:	00000000 	.word	0x00000000
 800dbbc:	7ff80000 	.word	0x7ff80000

0800dbc0 <abort>:
 800dbc0:	b508      	push	{r3, lr}
 800dbc2:	2006      	movs	r0, #6
 800dbc4:	f000 fe0a 	bl	800e7dc <raise>
 800dbc8:	2001      	movs	r0, #1
 800dbca:	f7f6 fcab 	bl	8004524 <_exit>

0800dbce <_calloc_r>:
 800dbce:	b570      	push	{r4, r5, r6, lr}
 800dbd0:	fba1 5402 	umull	r5, r4, r1, r2
 800dbd4:	b934      	cbnz	r4, 800dbe4 <_calloc_r+0x16>
 800dbd6:	4629      	mov	r1, r5
 800dbd8:	f7fd fe4a 	bl	800b870 <_malloc_r>
 800dbdc:	4606      	mov	r6, r0
 800dbde:	b928      	cbnz	r0, 800dbec <_calloc_r+0x1e>
 800dbe0:	4630      	mov	r0, r6
 800dbe2:	bd70      	pop	{r4, r5, r6, pc}
 800dbe4:	220c      	movs	r2, #12
 800dbe6:	6002      	str	r2, [r0, #0]
 800dbe8:	2600      	movs	r6, #0
 800dbea:	e7f9      	b.n	800dbe0 <_calloc_r+0x12>
 800dbec:	462a      	mov	r2, r5
 800dbee:	4621      	mov	r1, r4
 800dbf0:	f7fc fe64 	bl	800a8bc <memset>
 800dbf4:	e7f4      	b.n	800dbe0 <_calloc_r+0x12>

0800dbf6 <rshift>:
 800dbf6:	6903      	ldr	r3, [r0, #16]
 800dbf8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dbfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc00:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc04:	f100 0414 	add.w	r4, r0, #20
 800dc08:	dd45      	ble.n	800dc96 <rshift+0xa0>
 800dc0a:	f011 011f 	ands.w	r1, r1, #31
 800dc0e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dc12:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc16:	d10c      	bne.n	800dc32 <rshift+0x3c>
 800dc18:	f100 0710 	add.w	r7, r0, #16
 800dc1c:	4629      	mov	r1, r5
 800dc1e:	42b1      	cmp	r1, r6
 800dc20:	d334      	bcc.n	800dc8c <rshift+0x96>
 800dc22:	1a9b      	subs	r3, r3, r2
 800dc24:	009b      	lsls	r3, r3, #2
 800dc26:	1eea      	subs	r2, r5, #3
 800dc28:	4296      	cmp	r6, r2
 800dc2a:	bf38      	it	cc
 800dc2c:	2300      	movcc	r3, #0
 800dc2e:	4423      	add	r3, r4
 800dc30:	e015      	b.n	800dc5e <rshift+0x68>
 800dc32:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dc36:	f1c1 0820 	rsb	r8, r1, #32
 800dc3a:	40cf      	lsrs	r7, r1
 800dc3c:	f105 0e04 	add.w	lr, r5, #4
 800dc40:	46a1      	mov	r9, r4
 800dc42:	4576      	cmp	r6, lr
 800dc44:	46f4      	mov	ip, lr
 800dc46:	d815      	bhi.n	800dc74 <rshift+0x7e>
 800dc48:	1a9a      	subs	r2, r3, r2
 800dc4a:	0092      	lsls	r2, r2, #2
 800dc4c:	3a04      	subs	r2, #4
 800dc4e:	3501      	adds	r5, #1
 800dc50:	42ae      	cmp	r6, r5
 800dc52:	bf38      	it	cc
 800dc54:	2200      	movcc	r2, #0
 800dc56:	18a3      	adds	r3, r4, r2
 800dc58:	50a7      	str	r7, [r4, r2]
 800dc5a:	b107      	cbz	r7, 800dc5e <rshift+0x68>
 800dc5c:	3304      	adds	r3, #4
 800dc5e:	1b1a      	subs	r2, r3, r4
 800dc60:	42a3      	cmp	r3, r4
 800dc62:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dc66:	bf08      	it	eq
 800dc68:	2300      	moveq	r3, #0
 800dc6a:	6102      	str	r2, [r0, #16]
 800dc6c:	bf08      	it	eq
 800dc6e:	6143      	streq	r3, [r0, #20]
 800dc70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc74:	f8dc c000 	ldr.w	ip, [ip]
 800dc78:	fa0c fc08 	lsl.w	ip, ip, r8
 800dc7c:	ea4c 0707 	orr.w	r7, ip, r7
 800dc80:	f849 7b04 	str.w	r7, [r9], #4
 800dc84:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dc88:	40cf      	lsrs	r7, r1
 800dc8a:	e7da      	b.n	800dc42 <rshift+0x4c>
 800dc8c:	f851 cb04 	ldr.w	ip, [r1], #4
 800dc90:	f847 cf04 	str.w	ip, [r7, #4]!
 800dc94:	e7c3      	b.n	800dc1e <rshift+0x28>
 800dc96:	4623      	mov	r3, r4
 800dc98:	e7e1      	b.n	800dc5e <rshift+0x68>

0800dc9a <__hexdig_fun>:
 800dc9a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dc9e:	2b09      	cmp	r3, #9
 800dca0:	d802      	bhi.n	800dca8 <__hexdig_fun+0xe>
 800dca2:	3820      	subs	r0, #32
 800dca4:	b2c0      	uxtb	r0, r0
 800dca6:	4770      	bx	lr
 800dca8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dcac:	2b05      	cmp	r3, #5
 800dcae:	d801      	bhi.n	800dcb4 <__hexdig_fun+0x1a>
 800dcb0:	3847      	subs	r0, #71	@ 0x47
 800dcb2:	e7f7      	b.n	800dca4 <__hexdig_fun+0xa>
 800dcb4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dcb8:	2b05      	cmp	r3, #5
 800dcba:	d801      	bhi.n	800dcc0 <__hexdig_fun+0x26>
 800dcbc:	3827      	subs	r0, #39	@ 0x27
 800dcbe:	e7f1      	b.n	800dca4 <__hexdig_fun+0xa>
 800dcc0:	2000      	movs	r0, #0
 800dcc2:	4770      	bx	lr

0800dcc4 <__gethex>:
 800dcc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcc8:	b085      	sub	sp, #20
 800dcca:	468a      	mov	sl, r1
 800dccc:	9302      	str	r3, [sp, #8]
 800dcce:	680b      	ldr	r3, [r1, #0]
 800dcd0:	9001      	str	r0, [sp, #4]
 800dcd2:	4690      	mov	r8, r2
 800dcd4:	1c9c      	adds	r4, r3, #2
 800dcd6:	46a1      	mov	r9, r4
 800dcd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dcdc:	2830      	cmp	r0, #48	@ 0x30
 800dcde:	d0fa      	beq.n	800dcd6 <__gethex+0x12>
 800dce0:	eba9 0303 	sub.w	r3, r9, r3
 800dce4:	f1a3 0b02 	sub.w	fp, r3, #2
 800dce8:	f7ff ffd7 	bl	800dc9a <__hexdig_fun>
 800dcec:	4605      	mov	r5, r0
 800dcee:	2800      	cmp	r0, #0
 800dcf0:	d168      	bne.n	800ddc4 <__gethex+0x100>
 800dcf2:	49a0      	ldr	r1, [pc, #640]	@ (800df74 <__gethex+0x2b0>)
 800dcf4:	2201      	movs	r2, #1
 800dcf6:	4648      	mov	r0, r9
 800dcf8:	f7ff ff35 	bl	800db66 <strncmp>
 800dcfc:	4607      	mov	r7, r0
 800dcfe:	2800      	cmp	r0, #0
 800dd00:	d167      	bne.n	800ddd2 <__gethex+0x10e>
 800dd02:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dd06:	4626      	mov	r6, r4
 800dd08:	f7ff ffc7 	bl	800dc9a <__hexdig_fun>
 800dd0c:	2800      	cmp	r0, #0
 800dd0e:	d062      	beq.n	800ddd6 <__gethex+0x112>
 800dd10:	4623      	mov	r3, r4
 800dd12:	7818      	ldrb	r0, [r3, #0]
 800dd14:	2830      	cmp	r0, #48	@ 0x30
 800dd16:	4699      	mov	r9, r3
 800dd18:	f103 0301 	add.w	r3, r3, #1
 800dd1c:	d0f9      	beq.n	800dd12 <__gethex+0x4e>
 800dd1e:	f7ff ffbc 	bl	800dc9a <__hexdig_fun>
 800dd22:	fab0 f580 	clz	r5, r0
 800dd26:	096d      	lsrs	r5, r5, #5
 800dd28:	f04f 0b01 	mov.w	fp, #1
 800dd2c:	464a      	mov	r2, r9
 800dd2e:	4616      	mov	r6, r2
 800dd30:	3201      	adds	r2, #1
 800dd32:	7830      	ldrb	r0, [r6, #0]
 800dd34:	f7ff ffb1 	bl	800dc9a <__hexdig_fun>
 800dd38:	2800      	cmp	r0, #0
 800dd3a:	d1f8      	bne.n	800dd2e <__gethex+0x6a>
 800dd3c:	498d      	ldr	r1, [pc, #564]	@ (800df74 <__gethex+0x2b0>)
 800dd3e:	2201      	movs	r2, #1
 800dd40:	4630      	mov	r0, r6
 800dd42:	f7ff ff10 	bl	800db66 <strncmp>
 800dd46:	2800      	cmp	r0, #0
 800dd48:	d13f      	bne.n	800ddca <__gethex+0x106>
 800dd4a:	b944      	cbnz	r4, 800dd5e <__gethex+0x9a>
 800dd4c:	1c74      	adds	r4, r6, #1
 800dd4e:	4622      	mov	r2, r4
 800dd50:	4616      	mov	r6, r2
 800dd52:	3201      	adds	r2, #1
 800dd54:	7830      	ldrb	r0, [r6, #0]
 800dd56:	f7ff ffa0 	bl	800dc9a <__hexdig_fun>
 800dd5a:	2800      	cmp	r0, #0
 800dd5c:	d1f8      	bne.n	800dd50 <__gethex+0x8c>
 800dd5e:	1ba4      	subs	r4, r4, r6
 800dd60:	00a7      	lsls	r7, r4, #2
 800dd62:	7833      	ldrb	r3, [r6, #0]
 800dd64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dd68:	2b50      	cmp	r3, #80	@ 0x50
 800dd6a:	d13e      	bne.n	800ddea <__gethex+0x126>
 800dd6c:	7873      	ldrb	r3, [r6, #1]
 800dd6e:	2b2b      	cmp	r3, #43	@ 0x2b
 800dd70:	d033      	beq.n	800ddda <__gethex+0x116>
 800dd72:	2b2d      	cmp	r3, #45	@ 0x2d
 800dd74:	d034      	beq.n	800dde0 <__gethex+0x11c>
 800dd76:	1c71      	adds	r1, r6, #1
 800dd78:	2400      	movs	r4, #0
 800dd7a:	7808      	ldrb	r0, [r1, #0]
 800dd7c:	f7ff ff8d 	bl	800dc9a <__hexdig_fun>
 800dd80:	1e43      	subs	r3, r0, #1
 800dd82:	b2db      	uxtb	r3, r3
 800dd84:	2b18      	cmp	r3, #24
 800dd86:	d830      	bhi.n	800ddea <__gethex+0x126>
 800dd88:	f1a0 0210 	sub.w	r2, r0, #16
 800dd8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dd90:	f7ff ff83 	bl	800dc9a <__hexdig_fun>
 800dd94:	f100 3cff 	add.w	ip, r0, #4294967295
 800dd98:	fa5f fc8c 	uxtb.w	ip, ip
 800dd9c:	f1bc 0f18 	cmp.w	ip, #24
 800dda0:	f04f 030a 	mov.w	r3, #10
 800dda4:	d91e      	bls.n	800dde4 <__gethex+0x120>
 800dda6:	b104      	cbz	r4, 800ddaa <__gethex+0xe6>
 800dda8:	4252      	negs	r2, r2
 800ddaa:	4417      	add	r7, r2
 800ddac:	f8ca 1000 	str.w	r1, [sl]
 800ddb0:	b1ed      	cbz	r5, 800ddee <__gethex+0x12a>
 800ddb2:	f1bb 0f00 	cmp.w	fp, #0
 800ddb6:	bf0c      	ite	eq
 800ddb8:	2506      	moveq	r5, #6
 800ddba:	2500      	movne	r5, #0
 800ddbc:	4628      	mov	r0, r5
 800ddbe:	b005      	add	sp, #20
 800ddc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddc4:	2500      	movs	r5, #0
 800ddc6:	462c      	mov	r4, r5
 800ddc8:	e7b0      	b.n	800dd2c <__gethex+0x68>
 800ddca:	2c00      	cmp	r4, #0
 800ddcc:	d1c7      	bne.n	800dd5e <__gethex+0x9a>
 800ddce:	4627      	mov	r7, r4
 800ddd0:	e7c7      	b.n	800dd62 <__gethex+0x9e>
 800ddd2:	464e      	mov	r6, r9
 800ddd4:	462f      	mov	r7, r5
 800ddd6:	2501      	movs	r5, #1
 800ddd8:	e7c3      	b.n	800dd62 <__gethex+0x9e>
 800ddda:	2400      	movs	r4, #0
 800dddc:	1cb1      	adds	r1, r6, #2
 800ddde:	e7cc      	b.n	800dd7a <__gethex+0xb6>
 800dde0:	2401      	movs	r4, #1
 800dde2:	e7fb      	b.n	800dddc <__gethex+0x118>
 800dde4:	fb03 0002 	mla	r0, r3, r2, r0
 800dde8:	e7ce      	b.n	800dd88 <__gethex+0xc4>
 800ddea:	4631      	mov	r1, r6
 800ddec:	e7de      	b.n	800ddac <__gethex+0xe8>
 800ddee:	eba6 0309 	sub.w	r3, r6, r9
 800ddf2:	3b01      	subs	r3, #1
 800ddf4:	4629      	mov	r1, r5
 800ddf6:	2b07      	cmp	r3, #7
 800ddf8:	dc0a      	bgt.n	800de10 <__gethex+0x14c>
 800ddfa:	9801      	ldr	r0, [sp, #4]
 800ddfc:	f7fd fdc4 	bl	800b988 <_Balloc>
 800de00:	4604      	mov	r4, r0
 800de02:	b940      	cbnz	r0, 800de16 <__gethex+0x152>
 800de04:	4b5c      	ldr	r3, [pc, #368]	@ (800df78 <__gethex+0x2b4>)
 800de06:	4602      	mov	r2, r0
 800de08:	21e4      	movs	r1, #228	@ 0xe4
 800de0a:	485c      	ldr	r0, [pc, #368]	@ (800df7c <__gethex+0x2b8>)
 800de0c:	f7fc fe46 	bl	800aa9c <__assert_func>
 800de10:	3101      	adds	r1, #1
 800de12:	105b      	asrs	r3, r3, #1
 800de14:	e7ef      	b.n	800ddf6 <__gethex+0x132>
 800de16:	f100 0a14 	add.w	sl, r0, #20
 800de1a:	2300      	movs	r3, #0
 800de1c:	4655      	mov	r5, sl
 800de1e:	469b      	mov	fp, r3
 800de20:	45b1      	cmp	r9, r6
 800de22:	d337      	bcc.n	800de94 <__gethex+0x1d0>
 800de24:	f845 bb04 	str.w	fp, [r5], #4
 800de28:	eba5 050a 	sub.w	r5, r5, sl
 800de2c:	10ad      	asrs	r5, r5, #2
 800de2e:	6125      	str	r5, [r4, #16]
 800de30:	4658      	mov	r0, fp
 800de32:	f7fd fe9b 	bl	800bb6c <__hi0bits>
 800de36:	016d      	lsls	r5, r5, #5
 800de38:	f8d8 6000 	ldr.w	r6, [r8]
 800de3c:	1a2d      	subs	r5, r5, r0
 800de3e:	42b5      	cmp	r5, r6
 800de40:	dd54      	ble.n	800deec <__gethex+0x228>
 800de42:	1bad      	subs	r5, r5, r6
 800de44:	4629      	mov	r1, r5
 800de46:	4620      	mov	r0, r4
 800de48:	f7fe fa27 	bl	800c29a <__any_on>
 800de4c:	4681      	mov	r9, r0
 800de4e:	b178      	cbz	r0, 800de70 <__gethex+0x1ac>
 800de50:	1e6b      	subs	r3, r5, #1
 800de52:	1159      	asrs	r1, r3, #5
 800de54:	f003 021f 	and.w	r2, r3, #31
 800de58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800de5c:	f04f 0901 	mov.w	r9, #1
 800de60:	fa09 f202 	lsl.w	r2, r9, r2
 800de64:	420a      	tst	r2, r1
 800de66:	d003      	beq.n	800de70 <__gethex+0x1ac>
 800de68:	454b      	cmp	r3, r9
 800de6a:	dc36      	bgt.n	800deda <__gethex+0x216>
 800de6c:	f04f 0902 	mov.w	r9, #2
 800de70:	4629      	mov	r1, r5
 800de72:	4620      	mov	r0, r4
 800de74:	f7ff febf 	bl	800dbf6 <rshift>
 800de78:	442f      	add	r7, r5
 800de7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de7e:	42bb      	cmp	r3, r7
 800de80:	da42      	bge.n	800df08 <__gethex+0x244>
 800de82:	9801      	ldr	r0, [sp, #4]
 800de84:	4621      	mov	r1, r4
 800de86:	f7fd fdbf 	bl	800ba08 <_Bfree>
 800de8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800de8c:	2300      	movs	r3, #0
 800de8e:	6013      	str	r3, [r2, #0]
 800de90:	25a3      	movs	r5, #163	@ 0xa3
 800de92:	e793      	b.n	800ddbc <__gethex+0xf8>
 800de94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800de98:	2a2e      	cmp	r2, #46	@ 0x2e
 800de9a:	d012      	beq.n	800dec2 <__gethex+0x1fe>
 800de9c:	2b20      	cmp	r3, #32
 800de9e:	d104      	bne.n	800deaa <__gethex+0x1e6>
 800dea0:	f845 bb04 	str.w	fp, [r5], #4
 800dea4:	f04f 0b00 	mov.w	fp, #0
 800dea8:	465b      	mov	r3, fp
 800deaa:	7830      	ldrb	r0, [r6, #0]
 800deac:	9303      	str	r3, [sp, #12]
 800deae:	f7ff fef4 	bl	800dc9a <__hexdig_fun>
 800deb2:	9b03      	ldr	r3, [sp, #12]
 800deb4:	f000 000f 	and.w	r0, r0, #15
 800deb8:	4098      	lsls	r0, r3
 800deba:	ea4b 0b00 	orr.w	fp, fp, r0
 800debe:	3304      	adds	r3, #4
 800dec0:	e7ae      	b.n	800de20 <__gethex+0x15c>
 800dec2:	45b1      	cmp	r9, r6
 800dec4:	d8ea      	bhi.n	800de9c <__gethex+0x1d8>
 800dec6:	492b      	ldr	r1, [pc, #172]	@ (800df74 <__gethex+0x2b0>)
 800dec8:	9303      	str	r3, [sp, #12]
 800deca:	2201      	movs	r2, #1
 800decc:	4630      	mov	r0, r6
 800dece:	f7ff fe4a 	bl	800db66 <strncmp>
 800ded2:	9b03      	ldr	r3, [sp, #12]
 800ded4:	2800      	cmp	r0, #0
 800ded6:	d1e1      	bne.n	800de9c <__gethex+0x1d8>
 800ded8:	e7a2      	b.n	800de20 <__gethex+0x15c>
 800deda:	1ea9      	subs	r1, r5, #2
 800dedc:	4620      	mov	r0, r4
 800dede:	f7fe f9dc 	bl	800c29a <__any_on>
 800dee2:	2800      	cmp	r0, #0
 800dee4:	d0c2      	beq.n	800de6c <__gethex+0x1a8>
 800dee6:	f04f 0903 	mov.w	r9, #3
 800deea:	e7c1      	b.n	800de70 <__gethex+0x1ac>
 800deec:	da09      	bge.n	800df02 <__gethex+0x23e>
 800deee:	1b75      	subs	r5, r6, r5
 800def0:	4621      	mov	r1, r4
 800def2:	9801      	ldr	r0, [sp, #4]
 800def4:	462a      	mov	r2, r5
 800def6:	f7fd ff97 	bl	800be28 <__lshift>
 800defa:	1b7f      	subs	r7, r7, r5
 800defc:	4604      	mov	r4, r0
 800defe:	f100 0a14 	add.w	sl, r0, #20
 800df02:	f04f 0900 	mov.w	r9, #0
 800df06:	e7b8      	b.n	800de7a <__gethex+0x1b6>
 800df08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df0c:	42bd      	cmp	r5, r7
 800df0e:	dd6f      	ble.n	800dff0 <__gethex+0x32c>
 800df10:	1bed      	subs	r5, r5, r7
 800df12:	42ae      	cmp	r6, r5
 800df14:	dc34      	bgt.n	800df80 <__gethex+0x2bc>
 800df16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df1a:	2b02      	cmp	r3, #2
 800df1c:	d022      	beq.n	800df64 <__gethex+0x2a0>
 800df1e:	2b03      	cmp	r3, #3
 800df20:	d024      	beq.n	800df6c <__gethex+0x2a8>
 800df22:	2b01      	cmp	r3, #1
 800df24:	d115      	bne.n	800df52 <__gethex+0x28e>
 800df26:	42ae      	cmp	r6, r5
 800df28:	d113      	bne.n	800df52 <__gethex+0x28e>
 800df2a:	2e01      	cmp	r6, #1
 800df2c:	d10b      	bne.n	800df46 <__gethex+0x282>
 800df2e:	9a02      	ldr	r2, [sp, #8]
 800df30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800df34:	6013      	str	r3, [r2, #0]
 800df36:	2301      	movs	r3, #1
 800df38:	6123      	str	r3, [r4, #16]
 800df3a:	f8ca 3000 	str.w	r3, [sl]
 800df3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df40:	2562      	movs	r5, #98	@ 0x62
 800df42:	601c      	str	r4, [r3, #0]
 800df44:	e73a      	b.n	800ddbc <__gethex+0xf8>
 800df46:	1e71      	subs	r1, r6, #1
 800df48:	4620      	mov	r0, r4
 800df4a:	f7fe f9a6 	bl	800c29a <__any_on>
 800df4e:	2800      	cmp	r0, #0
 800df50:	d1ed      	bne.n	800df2e <__gethex+0x26a>
 800df52:	9801      	ldr	r0, [sp, #4]
 800df54:	4621      	mov	r1, r4
 800df56:	f7fd fd57 	bl	800ba08 <_Bfree>
 800df5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df5c:	2300      	movs	r3, #0
 800df5e:	6013      	str	r3, [r2, #0]
 800df60:	2550      	movs	r5, #80	@ 0x50
 800df62:	e72b      	b.n	800ddbc <__gethex+0xf8>
 800df64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df66:	2b00      	cmp	r3, #0
 800df68:	d1f3      	bne.n	800df52 <__gethex+0x28e>
 800df6a:	e7e0      	b.n	800df2e <__gethex+0x26a>
 800df6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d1dd      	bne.n	800df2e <__gethex+0x26a>
 800df72:	e7ee      	b.n	800df52 <__gethex+0x28e>
 800df74:	0800ecb7 	.word	0x0800ecb7
 800df78:	0800ec4d 	.word	0x0800ec4d
 800df7c:	0800eced 	.word	0x0800eced
 800df80:	1e6f      	subs	r7, r5, #1
 800df82:	f1b9 0f00 	cmp.w	r9, #0
 800df86:	d130      	bne.n	800dfea <__gethex+0x326>
 800df88:	b127      	cbz	r7, 800df94 <__gethex+0x2d0>
 800df8a:	4639      	mov	r1, r7
 800df8c:	4620      	mov	r0, r4
 800df8e:	f7fe f984 	bl	800c29a <__any_on>
 800df92:	4681      	mov	r9, r0
 800df94:	117a      	asrs	r2, r7, #5
 800df96:	2301      	movs	r3, #1
 800df98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800df9c:	f007 071f 	and.w	r7, r7, #31
 800dfa0:	40bb      	lsls	r3, r7
 800dfa2:	4213      	tst	r3, r2
 800dfa4:	4629      	mov	r1, r5
 800dfa6:	4620      	mov	r0, r4
 800dfa8:	bf18      	it	ne
 800dfaa:	f049 0902 	orrne.w	r9, r9, #2
 800dfae:	f7ff fe22 	bl	800dbf6 <rshift>
 800dfb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dfb6:	1b76      	subs	r6, r6, r5
 800dfb8:	2502      	movs	r5, #2
 800dfba:	f1b9 0f00 	cmp.w	r9, #0
 800dfbe:	d047      	beq.n	800e050 <__gethex+0x38c>
 800dfc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dfc4:	2b02      	cmp	r3, #2
 800dfc6:	d015      	beq.n	800dff4 <__gethex+0x330>
 800dfc8:	2b03      	cmp	r3, #3
 800dfca:	d017      	beq.n	800dffc <__gethex+0x338>
 800dfcc:	2b01      	cmp	r3, #1
 800dfce:	d109      	bne.n	800dfe4 <__gethex+0x320>
 800dfd0:	f019 0f02 	tst.w	r9, #2
 800dfd4:	d006      	beq.n	800dfe4 <__gethex+0x320>
 800dfd6:	f8da 3000 	ldr.w	r3, [sl]
 800dfda:	ea49 0903 	orr.w	r9, r9, r3
 800dfde:	f019 0f01 	tst.w	r9, #1
 800dfe2:	d10e      	bne.n	800e002 <__gethex+0x33e>
 800dfe4:	f045 0510 	orr.w	r5, r5, #16
 800dfe8:	e032      	b.n	800e050 <__gethex+0x38c>
 800dfea:	f04f 0901 	mov.w	r9, #1
 800dfee:	e7d1      	b.n	800df94 <__gethex+0x2d0>
 800dff0:	2501      	movs	r5, #1
 800dff2:	e7e2      	b.n	800dfba <__gethex+0x2f6>
 800dff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dff6:	f1c3 0301 	rsb	r3, r3, #1
 800dffa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d0f0      	beq.n	800dfe4 <__gethex+0x320>
 800e002:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e006:	f104 0314 	add.w	r3, r4, #20
 800e00a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e00e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e012:	f04f 0c00 	mov.w	ip, #0
 800e016:	4618      	mov	r0, r3
 800e018:	f853 2b04 	ldr.w	r2, [r3], #4
 800e01c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e020:	d01b      	beq.n	800e05a <__gethex+0x396>
 800e022:	3201      	adds	r2, #1
 800e024:	6002      	str	r2, [r0, #0]
 800e026:	2d02      	cmp	r5, #2
 800e028:	f104 0314 	add.w	r3, r4, #20
 800e02c:	d13c      	bne.n	800e0a8 <__gethex+0x3e4>
 800e02e:	f8d8 2000 	ldr.w	r2, [r8]
 800e032:	3a01      	subs	r2, #1
 800e034:	42b2      	cmp	r2, r6
 800e036:	d109      	bne.n	800e04c <__gethex+0x388>
 800e038:	1171      	asrs	r1, r6, #5
 800e03a:	2201      	movs	r2, #1
 800e03c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e040:	f006 061f 	and.w	r6, r6, #31
 800e044:	fa02 f606 	lsl.w	r6, r2, r6
 800e048:	421e      	tst	r6, r3
 800e04a:	d13a      	bne.n	800e0c2 <__gethex+0x3fe>
 800e04c:	f045 0520 	orr.w	r5, r5, #32
 800e050:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e052:	601c      	str	r4, [r3, #0]
 800e054:	9b02      	ldr	r3, [sp, #8]
 800e056:	601f      	str	r7, [r3, #0]
 800e058:	e6b0      	b.n	800ddbc <__gethex+0xf8>
 800e05a:	4299      	cmp	r1, r3
 800e05c:	f843 cc04 	str.w	ip, [r3, #-4]
 800e060:	d8d9      	bhi.n	800e016 <__gethex+0x352>
 800e062:	68a3      	ldr	r3, [r4, #8]
 800e064:	459b      	cmp	fp, r3
 800e066:	db17      	blt.n	800e098 <__gethex+0x3d4>
 800e068:	6861      	ldr	r1, [r4, #4]
 800e06a:	9801      	ldr	r0, [sp, #4]
 800e06c:	3101      	adds	r1, #1
 800e06e:	f7fd fc8b 	bl	800b988 <_Balloc>
 800e072:	4681      	mov	r9, r0
 800e074:	b918      	cbnz	r0, 800e07e <__gethex+0x3ba>
 800e076:	4b1a      	ldr	r3, [pc, #104]	@ (800e0e0 <__gethex+0x41c>)
 800e078:	4602      	mov	r2, r0
 800e07a:	2184      	movs	r1, #132	@ 0x84
 800e07c:	e6c5      	b.n	800de0a <__gethex+0x146>
 800e07e:	6922      	ldr	r2, [r4, #16]
 800e080:	3202      	adds	r2, #2
 800e082:	f104 010c 	add.w	r1, r4, #12
 800e086:	0092      	lsls	r2, r2, #2
 800e088:	300c      	adds	r0, #12
 800e08a:	f7fc fcf2 	bl	800aa72 <memcpy>
 800e08e:	4621      	mov	r1, r4
 800e090:	9801      	ldr	r0, [sp, #4]
 800e092:	f7fd fcb9 	bl	800ba08 <_Bfree>
 800e096:	464c      	mov	r4, r9
 800e098:	6923      	ldr	r3, [r4, #16]
 800e09a:	1c5a      	adds	r2, r3, #1
 800e09c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e0a0:	6122      	str	r2, [r4, #16]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	615a      	str	r2, [r3, #20]
 800e0a6:	e7be      	b.n	800e026 <__gethex+0x362>
 800e0a8:	6922      	ldr	r2, [r4, #16]
 800e0aa:	455a      	cmp	r2, fp
 800e0ac:	dd0b      	ble.n	800e0c6 <__gethex+0x402>
 800e0ae:	2101      	movs	r1, #1
 800e0b0:	4620      	mov	r0, r4
 800e0b2:	f7ff fda0 	bl	800dbf6 <rshift>
 800e0b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e0ba:	3701      	adds	r7, #1
 800e0bc:	42bb      	cmp	r3, r7
 800e0be:	f6ff aee0 	blt.w	800de82 <__gethex+0x1be>
 800e0c2:	2501      	movs	r5, #1
 800e0c4:	e7c2      	b.n	800e04c <__gethex+0x388>
 800e0c6:	f016 061f 	ands.w	r6, r6, #31
 800e0ca:	d0fa      	beq.n	800e0c2 <__gethex+0x3fe>
 800e0cc:	4453      	add	r3, sl
 800e0ce:	f1c6 0620 	rsb	r6, r6, #32
 800e0d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e0d6:	f7fd fd49 	bl	800bb6c <__hi0bits>
 800e0da:	42b0      	cmp	r0, r6
 800e0dc:	dbe7      	blt.n	800e0ae <__gethex+0x3ea>
 800e0de:	e7f0      	b.n	800e0c2 <__gethex+0x3fe>
 800e0e0:	0800ec4d 	.word	0x0800ec4d

0800e0e4 <L_shift>:
 800e0e4:	f1c2 0208 	rsb	r2, r2, #8
 800e0e8:	0092      	lsls	r2, r2, #2
 800e0ea:	b570      	push	{r4, r5, r6, lr}
 800e0ec:	f1c2 0620 	rsb	r6, r2, #32
 800e0f0:	6843      	ldr	r3, [r0, #4]
 800e0f2:	6804      	ldr	r4, [r0, #0]
 800e0f4:	fa03 f506 	lsl.w	r5, r3, r6
 800e0f8:	432c      	orrs	r4, r5
 800e0fa:	40d3      	lsrs	r3, r2
 800e0fc:	6004      	str	r4, [r0, #0]
 800e0fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800e102:	4288      	cmp	r0, r1
 800e104:	d3f4      	bcc.n	800e0f0 <L_shift+0xc>
 800e106:	bd70      	pop	{r4, r5, r6, pc}

0800e108 <__match>:
 800e108:	b530      	push	{r4, r5, lr}
 800e10a:	6803      	ldr	r3, [r0, #0]
 800e10c:	3301      	adds	r3, #1
 800e10e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e112:	b914      	cbnz	r4, 800e11a <__match+0x12>
 800e114:	6003      	str	r3, [r0, #0]
 800e116:	2001      	movs	r0, #1
 800e118:	bd30      	pop	{r4, r5, pc}
 800e11a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e11e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e122:	2d19      	cmp	r5, #25
 800e124:	bf98      	it	ls
 800e126:	3220      	addls	r2, #32
 800e128:	42a2      	cmp	r2, r4
 800e12a:	d0f0      	beq.n	800e10e <__match+0x6>
 800e12c:	2000      	movs	r0, #0
 800e12e:	e7f3      	b.n	800e118 <__match+0x10>

0800e130 <__hexnan>:
 800e130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e134:	680b      	ldr	r3, [r1, #0]
 800e136:	6801      	ldr	r1, [r0, #0]
 800e138:	115e      	asrs	r6, r3, #5
 800e13a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e13e:	f013 031f 	ands.w	r3, r3, #31
 800e142:	b087      	sub	sp, #28
 800e144:	bf18      	it	ne
 800e146:	3604      	addne	r6, #4
 800e148:	2500      	movs	r5, #0
 800e14a:	1f37      	subs	r7, r6, #4
 800e14c:	4682      	mov	sl, r0
 800e14e:	4690      	mov	r8, r2
 800e150:	9301      	str	r3, [sp, #4]
 800e152:	f846 5c04 	str.w	r5, [r6, #-4]
 800e156:	46b9      	mov	r9, r7
 800e158:	463c      	mov	r4, r7
 800e15a:	9502      	str	r5, [sp, #8]
 800e15c:	46ab      	mov	fp, r5
 800e15e:	784a      	ldrb	r2, [r1, #1]
 800e160:	1c4b      	adds	r3, r1, #1
 800e162:	9303      	str	r3, [sp, #12]
 800e164:	b342      	cbz	r2, 800e1b8 <__hexnan+0x88>
 800e166:	4610      	mov	r0, r2
 800e168:	9105      	str	r1, [sp, #20]
 800e16a:	9204      	str	r2, [sp, #16]
 800e16c:	f7ff fd95 	bl	800dc9a <__hexdig_fun>
 800e170:	2800      	cmp	r0, #0
 800e172:	d151      	bne.n	800e218 <__hexnan+0xe8>
 800e174:	9a04      	ldr	r2, [sp, #16]
 800e176:	9905      	ldr	r1, [sp, #20]
 800e178:	2a20      	cmp	r2, #32
 800e17a:	d818      	bhi.n	800e1ae <__hexnan+0x7e>
 800e17c:	9b02      	ldr	r3, [sp, #8]
 800e17e:	459b      	cmp	fp, r3
 800e180:	dd13      	ble.n	800e1aa <__hexnan+0x7a>
 800e182:	454c      	cmp	r4, r9
 800e184:	d206      	bcs.n	800e194 <__hexnan+0x64>
 800e186:	2d07      	cmp	r5, #7
 800e188:	dc04      	bgt.n	800e194 <__hexnan+0x64>
 800e18a:	462a      	mov	r2, r5
 800e18c:	4649      	mov	r1, r9
 800e18e:	4620      	mov	r0, r4
 800e190:	f7ff ffa8 	bl	800e0e4 <L_shift>
 800e194:	4544      	cmp	r4, r8
 800e196:	d952      	bls.n	800e23e <__hexnan+0x10e>
 800e198:	2300      	movs	r3, #0
 800e19a:	f1a4 0904 	sub.w	r9, r4, #4
 800e19e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e1a2:	f8cd b008 	str.w	fp, [sp, #8]
 800e1a6:	464c      	mov	r4, r9
 800e1a8:	461d      	mov	r5, r3
 800e1aa:	9903      	ldr	r1, [sp, #12]
 800e1ac:	e7d7      	b.n	800e15e <__hexnan+0x2e>
 800e1ae:	2a29      	cmp	r2, #41	@ 0x29
 800e1b0:	d157      	bne.n	800e262 <__hexnan+0x132>
 800e1b2:	3102      	adds	r1, #2
 800e1b4:	f8ca 1000 	str.w	r1, [sl]
 800e1b8:	f1bb 0f00 	cmp.w	fp, #0
 800e1bc:	d051      	beq.n	800e262 <__hexnan+0x132>
 800e1be:	454c      	cmp	r4, r9
 800e1c0:	d206      	bcs.n	800e1d0 <__hexnan+0xa0>
 800e1c2:	2d07      	cmp	r5, #7
 800e1c4:	dc04      	bgt.n	800e1d0 <__hexnan+0xa0>
 800e1c6:	462a      	mov	r2, r5
 800e1c8:	4649      	mov	r1, r9
 800e1ca:	4620      	mov	r0, r4
 800e1cc:	f7ff ff8a 	bl	800e0e4 <L_shift>
 800e1d0:	4544      	cmp	r4, r8
 800e1d2:	d936      	bls.n	800e242 <__hexnan+0x112>
 800e1d4:	f1a8 0204 	sub.w	r2, r8, #4
 800e1d8:	4623      	mov	r3, r4
 800e1da:	f853 1b04 	ldr.w	r1, [r3], #4
 800e1de:	f842 1f04 	str.w	r1, [r2, #4]!
 800e1e2:	429f      	cmp	r7, r3
 800e1e4:	d2f9      	bcs.n	800e1da <__hexnan+0xaa>
 800e1e6:	1b3b      	subs	r3, r7, r4
 800e1e8:	f023 0303 	bic.w	r3, r3, #3
 800e1ec:	3304      	adds	r3, #4
 800e1ee:	3401      	adds	r4, #1
 800e1f0:	3e03      	subs	r6, #3
 800e1f2:	42b4      	cmp	r4, r6
 800e1f4:	bf88      	it	hi
 800e1f6:	2304      	movhi	r3, #4
 800e1f8:	4443      	add	r3, r8
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	f843 2b04 	str.w	r2, [r3], #4
 800e200:	429f      	cmp	r7, r3
 800e202:	d2fb      	bcs.n	800e1fc <__hexnan+0xcc>
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	b91b      	cbnz	r3, 800e210 <__hexnan+0xe0>
 800e208:	4547      	cmp	r7, r8
 800e20a:	d128      	bne.n	800e25e <__hexnan+0x12e>
 800e20c:	2301      	movs	r3, #1
 800e20e:	603b      	str	r3, [r7, #0]
 800e210:	2005      	movs	r0, #5
 800e212:	b007      	add	sp, #28
 800e214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e218:	3501      	adds	r5, #1
 800e21a:	2d08      	cmp	r5, #8
 800e21c:	f10b 0b01 	add.w	fp, fp, #1
 800e220:	dd06      	ble.n	800e230 <__hexnan+0x100>
 800e222:	4544      	cmp	r4, r8
 800e224:	d9c1      	bls.n	800e1aa <__hexnan+0x7a>
 800e226:	2300      	movs	r3, #0
 800e228:	f844 3c04 	str.w	r3, [r4, #-4]
 800e22c:	2501      	movs	r5, #1
 800e22e:	3c04      	subs	r4, #4
 800e230:	6822      	ldr	r2, [r4, #0]
 800e232:	f000 000f 	and.w	r0, r0, #15
 800e236:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e23a:	6020      	str	r0, [r4, #0]
 800e23c:	e7b5      	b.n	800e1aa <__hexnan+0x7a>
 800e23e:	2508      	movs	r5, #8
 800e240:	e7b3      	b.n	800e1aa <__hexnan+0x7a>
 800e242:	9b01      	ldr	r3, [sp, #4]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d0dd      	beq.n	800e204 <__hexnan+0xd4>
 800e248:	f1c3 0320 	rsb	r3, r3, #32
 800e24c:	f04f 32ff 	mov.w	r2, #4294967295
 800e250:	40da      	lsrs	r2, r3
 800e252:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e256:	4013      	ands	r3, r2
 800e258:	f846 3c04 	str.w	r3, [r6, #-4]
 800e25c:	e7d2      	b.n	800e204 <__hexnan+0xd4>
 800e25e:	3f04      	subs	r7, #4
 800e260:	e7d0      	b.n	800e204 <__hexnan+0xd4>
 800e262:	2004      	movs	r0, #4
 800e264:	e7d5      	b.n	800e212 <__hexnan+0xe2>

0800e266 <__ascii_mbtowc>:
 800e266:	b082      	sub	sp, #8
 800e268:	b901      	cbnz	r1, 800e26c <__ascii_mbtowc+0x6>
 800e26a:	a901      	add	r1, sp, #4
 800e26c:	b142      	cbz	r2, 800e280 <__ascii_mbtowc+0x1a>
 800e26e:	b14b      	cbz	r3, 800e284 <__ascii_mbtowc+0x1e>
 800e270:	7813      	ldrb	r3, [r2, #0]
 800e272:	600b      	str	r3, [r1, #0]
 800e274:	7812      	ldrb	r2, [r2, #0]
 800e276:	1e10      	subs	r0, r2, #0
 800e278:	bf18      	it	ne
 800e27a:	2001      	movne	r0, #1
 800e27c:	b002      	add	sp, #8
 800e27e:	4770      	bx	lr
 800e280:	4610      	mov	r0, r2
 800e282:	e7fb      	b.n	800e27c <__ascii_mbtowc+0x16>
 800e284:	f06f 0001 	mvn.w	r0, #1
 800e288:	e7f8      	b.n	800e27c <__ascii_mbtowc+0x16>

0800e28a <_realloc_r>:
 800e28a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e28e:	4607      	mov	r7, r0
 800e290:	4614      	mov	r4, r2
 800e292:	460d      	mov	r5, r1
 800e294:	b921      	cbnz	r1, 800e2a0 <_realloc_r+0x16>
 800e296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e29a:	4611      	mov	r1, r2
 800e29c:	f7fd bae8 	b.w	800b870 <_malloc_r>
 800e2a0:	b92a      	cbnz	r2, 800e2ae <_realloc_r+0x24>
 800e2a2:	f7fd fa71 	bl	800b788 <_free_r>
 800e2a6:	4625      	mov	r5, r4
 800e2a8:	4628      	mov	r0, r5
 800e2aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2ae:	f000 fab1 	bl	800e814 <_malloc_usable_size_r>
 800e2b2:	4284      	cmp	r4, r0
 800e2b4:	4606      	mov	r6, r0
 800e2b6:	d802      	bhi.n	800e2be <_realloc_r+0x34>
 800e2b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e2bc:	d8f4      	bhi.n	800e2a8 <_realloc_r+0x1e>
 800e2be:	4621      	mov	r1, r4
 800e2c0:	4638      	mov	r0, r7
 800e2c2:	f7fd fad5 	bl	800b870 <_malloc_r>
 800e2c6:	4680      	mov	r8, r0
 800e2c8:	b908      	cbnz	r0, 800e2ce <_realloc_r+0x44>
 800e2ca:	4645      	mov	r5, r8
 800e2cc:	e7ec      	b.n	800e2a8 <_realloc_r+0x1e>
 800e2ce:	42b4      	cmp	r4, r6
 800e2d0:	4622      	mov	r2, r4
 800e2d2:	4629      	mov	r1, r5
 800e2d4:	bf28      	it	cs
 800e2d6:	4632      	movcs	r2, r6
 800e2d8:	f7fc fbcb 	bl	800aa72 <memcpy>
 800e2dc:	4629      	mov	r1, r5
 800e2de:	4638      	mov	r0, r7
 800e2e0:	f7fd fa52 	bl	800b788 <_free_r>
 800e2e4:	e7f1      	b.n	800e2ca <_realloc_r+0x40>
	...

0800e2e8 <_strtoul_l.isra.0>:
 800e2e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e2ec:	4e34      	ldr	r6, [pc, #208]	@ (800e3c0 <_strtoul_l.isra.0+0xd8>)
 800e2ee:	4686      	mov	lr, r0
 800e2f0:	460d      	mov	r5, r1
 800e2f2:	4628      	mov	r0, r5
 800e2f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e2f8:	5d37      	ldrb	r7, [r6, r4]
 800e2fa:	f017 0708 	ands.w	r7, r7, #8
 800e2fe:	d1f8      	bne.n	800e2f2 <_strtoul_l.isra.0+0xa>
 800e300:	2c2d      	cmp	r4, #45	@ 0x2d
 800e302:	d110      	bne.n	800e326 <_strtoul_l.isra.0+0x3e>
 800e304:	782c      	ldrb	r4, [r5, #0]
 800e306:	2701      	movs	r7, #1
 800e308:	1c85      	adds	r5, r0, #2
 800e30a:	f033 0010 	bics.w	r0, r3, #16
 800e30e:	d115      	bne.n	800e33c <_strtoul_l.isra.0+0x54>
 800e310:	2c30      	cmp	r4, #48	@ 0x30
 800e312:	d10d      	bne.n	800e330 <_strtoul_l.isra.0+0x48>
 800e314:	7828      	ldrb	r0, [r5, #0]
 800e316:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800e31a:	2858      	cmp	r0, #88	@ 0x58
 800e31c:	d108      	bne.n	800e330 <_strtoul_l.isra.0+0x48>
 800e31e:	786c      	ldrb	r4, [r5, #1]
 800e320:	3502      	adds	r5, #2
 800e322:	2310      	movs	r3, #16
 800e324:	e00a      	b.n	800e33c <_strtoul_l.isra.0+0x54>
 800e326:	2c2b      	cmp	r4, #43	@ 0x2b
 800e328:	bf04      	itt	eq
 800e32a:	782c      	ldrbeq	r4, [r5, #0]
 800e32c:	1c85      	addeq	r5, r0, #2
 800e32e:	e7ec      	b.n	800e30a <_strtoul_l.isra.0+0x22>
 800e330:	2b00      	cmp	r3, #0
 800e332:	d1f6      	bne.n	800e322 <_strtoul_l.isra.0+0x3a>
 800e334:	2c30      	cmp	r4, #48	@ 0x30
 800e336:	bf14      	ite	ne
 800e338:	230a      	movne	r3, #10
 800e33a:	2308      	moveq	r3, #8
 800e33c:	f04f 38ff 	mov.w	r8, #4294967295
 800e340:	2600      	movs	r6, #0
 800e342:	fbb8 f8f3 	udiv	r8, r8, r3
 800e346:	fb03 f908 	mul.w	r9, r3, r8
 800e34a:	ea6f 0909 	mvn.w	r9, r9
 800e34e:	4630      	mov	r0, r6
 800e350:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800e354:	f1bc 0f09 	cmp.w	ip, #9
 800e358:	d810      	bhi.n	800e37c <_strtoul_l.isra.0+0x94>
 800e35a:	4664      	mov	r4, ip
 800e35c:	42a3      	cmp	r3, r4
 800e35e:	dd1e      	ble.n	800e39e <_strtoul_l.isra.0+0xb6>
 800e360:	f1b6 3fff 	cmp.w	r6, #4294967295
 800e364:	d007      	beq.n	800e376 <_strtoul_l.isra.0+0x8e>
 800e366:	4580      	cmp	r8, r0
 800e368:	d316      	bcc.n	800e398 <_strtoul_l.isra.0+0xb0>
 800e36a:	d101      	bne.n	800e370 <_strtoul_l.isra.0+0x88>
 800e36c:	45a1      	cmp	r9, r4
 800e36e:	db13      	blt.n	800e398 <_strtoul_l.isra.0+0xb0>
 800e370:	fb00 4003 	mla	r0, r0, r3, r4
 800e374:	2601      	movs	r6, #1
 800e376:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e37a:	e7e9      	b.n	800e350 <_strtoul_l.isra.0+0x68>
 800e37c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800e380:	f1bc 0f19 	cmp.w	ip, #25
 800e384:	d801      	bhi.n	800e38a <_strtoul_l.isra.0+0xa2>
 800e386:	3c37      	subs	r4, #55	@ 0x37
 800e388:	e7e8      	b.n	800e35c <_strtoul_l.isra.0+0x74>
 800e38a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800e38e:	f1bc 0f19 	cmp.w	ip, #25
 800e392:	d804      	bhi.n	800e39e <_strtoul_l.isra.0+0xb6>
 800e394:	3c57      	subs	r4, #87	@ 0x57
 800e396:	e7e1      	b.n	800e35c <_strtoul_l.isra.0+0x74>
 800e398:	f04f 36ff 	mov.w	r6, #4294967295
 800e39c:	e7eb      	b.n	800e376 <_strtoul_l.isra.0+0x8e>
 800e39e:	1c73      	adds	r3, r6, #1
 800e3a0:	d106      	bne.n	800e3b0 <_strtoul_l.isra.0+0xc8>
 800e3a2:	2322      	movs	r3, #34	@ 0x22
 800e3a4:	f8ce 3000 	str.w	r3, [lr]
 800e3a8:	4630      	mov	r0, r6
 800e3aa:	b932      	cbnz	r2, 800e3ba <_strtoul_l.isra.0+0xd2>
 800e3ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e3b0:	b107      	cbz	r7, 800e3b4 <_strtoul_l.isra.0+0xcc>
 800e3b2:	4240      	negs	r0, r0
 800e3b4:	2a00      	cmp	r2, #0
 800e3b6:	d0f9      	beq.n	800e3ac <_strtoul_l.isra.0+0xc4>
 800e3b8:	b106      	cbz	r6, 800e3bc <_strtoul_l.isra.0+0xd4>
 800e3ba:	1e69      	subs	r1, r5, #1
 800e3bc:	6011      	str	r1, [r2, #0]
 800e3be:	e7f5      	b.n	800e3ac <_strtoul_l.isra.0+0xc4>
 800e3c0:	0800eea1 	.word	0x0800eea1

0800e3c4 <_strtoul_r>:
 800e3c4:	f7ff bf90 	b.w	800e2e8 <_strtoul_l.isra.0>

0800e3c8 <__ascii_wctomb>:
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	4608      	mov	r0, r1
 800e3cc:	b141      	cbz	r1, 800e3e0 <__ascii_wctomb+0x18>
 800e3ce:	2aff      	cmp	r2, #255	@ 0xff
 800e3d0:	d904      	bls.n	800e3dc <__ascii_wctomb+0x14>
 800e3d2:	228a      	movs	r2, #138	@ 0x8a
 800e3d4:	601a      	str	r2, [r3, #0]
 800e3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800e3da:	4770      	bx	lr
 800e3dc:	700a      	strb	r2, [r1, #0]
 800e3de:	2001      	movs	r0, #1
 800e3e0:	4770      	bx	lr

0800e3e2 <__sfputc_r>:
 800e3e2:	6893      	ldr	r3, [r2, #8]
 800e3e4:	3b01      	subs	r3, #1
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	b410      	push	{r4}
 800e3ea:	6093      	str	r3, [r2, #8]
 800e3ec:	da08      	bge.n	800e400 <__sfputc_r+0x1e>
 800e3ee:	6994      	ldr	r4, [r2, #24]
 800e3f0:	42a3      	cmp	r3, r4
 800e3f2:	db01      	blt.n	800e3f8 <__sfputc_r+0x16>
 800e3f4:	290a      	cmp	r1, #10
 800e3f6:	d103      	bne.n	800e400 <__sfputc_r+0x1e>
 800e3f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3fc:	f000 b932 	b.w	800e664 <__swbuf_r>
 800e400:	6813      	ldr	r3, [r2, #0]
 800e402:	1c58      	adds	r0, r3, #1
 800e404:	6010      	str	r0, [r2, #0]
 800e406:	7019      	strb	r1, [r3, #0]
 800e408:	4608      	mov	r0, r1
 800e40a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e40e:	4770      	bx	lr

0800e410 <__sfputs_r>:
 800e410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e412:	4606      	mov	r6, r0
 800e414:	460f      	mov	r7, r1
 800e416:	4614      	mov	r4, r2
 800e418:	18d5      	adds	r5, r2, r3
 800e41a:	42ac      	cmp	r4, r5
 800e41c:	d101      	bne.n	800e422 <__sfputs_r+0x12>
 800e41e:	2000      	movs	r0, #0
 800e420:	e007      	b.n	800e432 <__sfputs_r+0x22>
 800e422:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e426:	463a      	mov	r2, r7
 800e428:	4630      	mov	r0, r6
 800e42a:	f7ff ffda 	bl	800e3e2 <__sfputc_r>
 800e42e:	1c43      	adds	r3, r0, #1
 800e430:	d1f3      	bne.n	800e41a <__sfputs_r+0xa>
 800e432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e434 <_vfiprintf_r>:
 800e434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e438:	460d      	mov	r5, r1
 800e43a:	b09d      	sub	sp, #116	@ 0x74
 800e43c:	4614      	mov	r4, r2
 800e43e:	4698      	mov	r8, r3
 800e440:	4606      	mov	r6, r0
 800e442:	b118      	cbz	r0, 800e44c <_vfiprintf_r+0x18>
 800e444:	6a03      	ldr	r3, [r0, #32]
 800e446:	b90b      	cbnz	r3, 800e44c <_vfiprintf_r+0x18>
 800e448:	f7fc f932 	bl	800a6b0 <__sinit>
 800e44c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e44e:	07d9      	lsls	r1, r3, #31
 800e450:	d405      	bmi.n	800e45e <_vfiprintf_r+0x2a>
 800e452:	89ab      	ldrh	r3, [r5, #12]
 800e454:	059a      	lsls	r2, r3, #22
 800e456:	d402      	bmi.n	800e45e <_vfiprintf_r+0x2a>
 800e458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e45a:	f7fc fb08 	bl	800aa6e <__retarget_lock_acquire_recursive>
 800e45e:	89ab      	ldrh	r3, [r5, #12]
 800e460:	071b      	lsls	r3, r3, #28
 800e462:	d501      	bpl.n	800e468 <_vfiprintf_r+0x34>
 800e464:	692b      	ldr	r3, [r5, #16]
 800e466:	b99b      	cbnz	r3, 800e490 <_vfiprintf_r+0x5c>
 800e468:	4629      	mov	r1, r5
 800e46a:	4630      	mov	r0, r6
 800e46c:	f000 f938 	bl	800e6e0 <__swsetup_r>
 800e470:	b170      	cbz	r0, 800e490 <_vfiprintf_r+0x5c>
 800e472:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e474:	07dc      	lsls	r4, r3, #31
 800e476:	d504      	bpl.n	800e482 <_vfiprintf_r+0x4e>
 800e478:	f04f 30ff 	mov.w	r0, #4294967295
 800e47c:	b01d      	add	sp, #116	@ 0x74
 800e47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e482:	89ab      	ldrh	r3, [r5, #12]
 800e484:	0598      	lsls	r0, r3, #22
 800e486:	d4f7      	bmi.n	800e478 <_vfiprintf_r+0x44>
 800e488:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e48a:	f7fc faf1 	bl	800aa70 <__retarget_lock_release_recursive>
 800e48e:	e7f3      	b.n	800e478 <_vfiprintf_r+0x44>
 800e490:	2300      	movs	r3, #0
 800e492:	9309      	str	r3, [sp, #36]	@ 0x24
 800e494:	2320      	movs	r3, #32
 800e496:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e49a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e49e:	2330      	movs	r3, #48	@ 0x30
 800e4a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e650 <_vfiprintf_r+0x21c>
 800e4a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e4a8:	f04f 0901 	mov.w	r9, #1
 800e4ac:	4623      	mov	r3, r4
 800e4ae:	469a      	mov	sl, r3
 800e4b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4b4:	b10a      	cbz	r2, 800e4ba <_vfiprintf_r+0x86>
 800e4b6:	2a25      	cmp	r2, #37	@ 0x25
 800e4b8:	d1f9      	bne.n	800e4ae <_vfiprintf_r+0x7a>
 800e4ba:	ebba 0b04 	subs.w	fp, sl, r4
 800e4be:	d00b      	beq.n	800e4d8 <_vfiprintf_r+0xa4>
 800e4c0:	465b      	mov	r3, fp
 800e4c2:	4622      	mov	r2, r4
 800e4c4:	4629      	mov	r1, r5
 800e4c6:	4630      	mov	r0, r6
 800e4c8:	f7ff ffa2 	bl	800e410 <__sfputs_r>
 800e4cc:	3001      	adds	r0, #1
 800e4ce:	f000 80a7 	beq.w	800e620 <_vfiprintf_r+0x1ec>
 800e4d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4d4:	445a      	add	r2, fp
 800e4d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4d8:	f89a 3000 	ldrb.w	r3, [sl]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	f000 809f 	beq.w	800e620 <_vfiprintf_r+0x1ec>
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	f04f 32ff 	mov.w	r2, #4294967295
 800e4e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4ec:	f10a 0a01 	add.w	sl, sl, #1
 800e4f0:	9304      	str	r3, [sp, #16]
 800e4f2:	9307      	str	r3, [sp, #28]
 800e4f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4f8:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4fa:	4654      	mov	r4, sl
 800e4fc:	2205      	movs	r2, #5
 800e4fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e502:	4853      	ldr	r0, [pc, #332]	@ (800e650 <_vfiprintf_r+0x21c>)
 800e504:	f7f1 fe74 	bl	80001f0 <memchr>
 800e508:	9a04      	ldr	r2, [sp, #16]
 800e50a:	b9d8      	cbnz	r0, 800e544 <_vfiprintf_r+0x110>
 800e50c:	06d1      	lsls	r1, r2, #27
 800e50e:	bf44      	itt	mi
 800e510:	2320      	movmi	r3, #32
 800e512:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e516:	0713      	lsls	r3, r2, #28
 800e518:	bf44      	itt	mi
 800e51a:	232b      	movmi	r3, #43	@ 0x2b
 800e51c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e520:	f89a 3000 	ldrb.w	r3, [sl]
 800e524:	2b2a      	cmp	r3, #42	@ 0x2a
 800e526:	d015      	beq.n	800e554 <_vfiprintf_r+0x120>
 800e528:	9a07      	ldr	r2, [sp, #28]
 800e52a:	4654      	mov	r4, sl
 800e52c:	2000      	movs	r0, #0
 800e52e:	f04f 0c0a 	mov.w	ip, #10
 800e532:	4621      	mov	r1, r4
 800e534:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e538:	3b30      	subs	r3, #48	@ 0x30
 800e53a:	2b09      	cmp	r3, #9
 800e53c:	d94b      	bls.n	800e5d6 <_vfiprintf_r+0x1a2>
 800e53e:	b1b0      	cbz	r0, 800e56e <_vfiprintf_r+0x13a>
 800e540:	9207      	str	r2, [sp, #28]
 800e542:	e014      	b.n	800e56e <_vfiprintf_r+0x13a>
 800e544:	eba0 0308 	sub.w	r3, r0, r8
 800e548:	fa09 f303 	lsl.w	r3, r9, r3
 800e54c:	4313      	orrs	r3, r2
 800e54e:	9304      	str	r3, [sp, #16]
 800e550:	46a2      	mov	sl, r4
 800e552:	e7d2      	b.n	800e4fa <_vfiprintf_r+0xc6>
 800e554:	9b03      	ldr	r3, [sp, #12]
 800e556:	1d19      	adds	r1, r3, #4
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	9103      	str	r1, [sp, #12]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	bfbb      	ittet	lt
 800e560:	425b      	neglt	r3, r3
 800e562:	f042 0202 	orrlt.w	r2, r2, #2
 800e566:	9307      	strge	r3, [sp, #28]
 800e568:	9307      	strlt	r3, [sp, #28]
 800e56a:	bfb8      	it	lt
 800e56c:	9204      	strlt	r2, [sp, #16]
 800e56e:	7823      	ldrb	r3, [r4, #0]
 800e570:	2b2e      	cmp	r3, #46	@ 0x2e
 800e572:	d10a      	bne.n	800e58a <_vfiprintf_r+0x156>
 800e574:	7863      	ldrb	r3, [r4, #1]
 800e576:	2b2a      	cmp	r3, #42	@ 0x2a
 800e578:	d132      	bne.n	800e5e0 <_vfiprintf_r+0x1ac>
 800e57a:	9b03      	ldr	r3, [sp, #12]
 800e57c:	1d1a      	adds	r2, r3, #4
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	9203      	str	r2, [sp, #12]
 800e582:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e586:	3402      	adds	r4, #2
 800e588:	9305      	str	r3, [sp, #20]
 800e58a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e660 <_vfiprintf_r+0x22c>
 800e58e:	7821      	ldrb	r1, [r4, #0]
 800e590:	2203      	movs	r2, #3
 800e592:	4650      	mov	r0, sl
 800e594:	f7f1 fe2c 	bl	80001f0 <memchr>
 800e598:	b138      	cbz	r0, 800e5aa <_vfiprintf_r+0x176>
 800e59a:	9b04      	ldr	r3, [sp, #16]
 800e59c:	eba0 000a 	sub.w	r0, r0, sl
 800e5a0:	2240      	movs	r2, #64	@ 0x40
 800e5a2:	4082      	lsls	r2, r0
 800e5a4:	4313      	orrs	r3, r2
 800e5a6:	3401      	adds	r4, #1
 800e5a8:	9304      	str	r3, [sp, #16]
 800e5aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5ae:	4829      	ldr	r0, [pc, #164]	@ (800e654 <_vfiprintf_r+0x220>)
 800e5b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e5b4:	2206      	movs	r2, #6
 800e5b6:	f7f1 fe1b 	bl	80001f0 <memchr>
 800e5ba:	2800      	cmp	r0, #0
 800e5bc:	d03f      	beq.n	800e63e <_vfiprintf_r+0x20a>
 800e5be:	4b26      	ldr	r3, [pc, #152]	@ (800e658 <_vfiprintf_r+0x224>)
 800e5c0:	bb1b      	cbnz	r3, 800e60a <_vfiprintf_r+0x1d6>
 800e5c2:	9b03      	ldr	r3, [sp, #12]
 800e5c4:	3307      	adds	r3, #7
 800e5c6:	f023 0307 	bic.w	r3, r3, #7
 800e5ca:	3308      	adds	r3, #8
 800e5cc:	9303      	str	r3, [sp, #12]
 800e5ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5d0:	443b      	add	r3, r7
 800e5d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5d4:	e76a      	b.n	800e4ac <_vfiprintf_r+0x78>
 800e5d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5da:	460c      	mov	r4, r1
 800e5dc:	2001      	movs	r0, #1
 800e5de:	e7a8      	b.n	800e532 <_vfiprintf_r+0xfe>
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	3401      	adds	r4, #1
 800e5e4:	9305      	str	r3, [sp, #20]
 800e5e6:	4619      	mov	r1, r3
 800e5e8:	f04f 0c0a 	mov.w	ip, #10
 800e5ec:	4620      	mov	r0, r4
 800e5ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5f2:	3a30      	subs	r2, #48	@ 0x30
 800e5f4:	2a09      	cmp	r2, #9
 800e5f6:	d903      	bls.n	800e600 <_vfiprintf_r+0x1cc>
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d0c6      	beq.n	800e58a <_vfiprintf_r+0x156>
 800e5fc:	9105      	str	r1, [sp, #20]
 800e5fe:	e7c4      	b.n	800e58a <_vfiprintf_r+0x156>
 800e600:	fb0c 2101 	mla	r1, ip, r1, r2
 800e604:	4604      	mov	r4, r0
 800e606:	2301      	movs	r3, #1
 800e608:	e7f0      	b.n	800e5ec <_vfiprintf_r+0x1b8>
 800e60a:	ab03      	add	r3, sp, #12
 800e60c:	9300      	str	r3, [sp, #0]
 800e60e:	462a      	mov	r2, r5
 800e610:	4b12      	ldr	r3, [pc, #72]	@ (800e65c <_vfiprintf_r+0x228>)
 800e612:	a904      	add	r1, sp, #16
 800e614:	4630      	mov	r0, r6
 800e616:	f7fb f9fb 	bl	8009a10 <_printf_float>
 800e61a:	4607      	mov	r7, r0
 800e61c:	1c78      	adds	r0, r7, #1
 800e61e:	d1d6      	bne.n	800e5ce <_vfiprintf_r+0x19a>
 800e620:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e622:	07d9      	lsls	r1, r3, #31
 800e624:	d405      	bmi.n	800e632 <_vfiprintf_r+0x1fe>
 800e626:	89ab      	ldrh	r3, [r5, #12]
 800e628:	059a      	lsls	r2, r3, #22
 800e62a:	d402      	bmi.n	800e632 <_vfiprintf_r+0x1fe>
 800e62c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e62e:	f7fc fa1f 	bl	800aa70 <__retarget_lock_release_recursive>
 800e632:	89ab      	ldrh	r3, [r5, #12]
 800e634:	065b      	lsls	r3, r3, #25
 800e636:	f53f af1f 	bmi.w	800e478 <_vfiprintf_r+0x44>
 800e63a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e63c:	e71e      	b.n	800e47c <_vfiprintf_r+0x48>
 800e63e:	ab03      	add	r3, sp, #12
 800e640:	9300      	str	r3, [sp, #0]
 800e642:	462a      	mov	r2, r5
 800e644:	4b05      	ldr	r3, [pc, #20]	@ (800e65c <_vfiprintf_r+0x228>)
 800e646:	a904      	add	r1, sp, #16
 800e648:	4630      	mov	r0, r6
 800e64a:	f7fb fc79 	bl	8009f40 <_printf_i>
 800e64e:	e7e4      	b.n	800e61a <_vfiprintf_r+0x1e6>
 800e650:	0800ecb9 	.word	0x0800ecb9
 800e654:	0800ecc3 	.word	0x0800ecc3
 800e658:	08009a11 	.word	0x08009a11
 800e65c:	0800e411 	.word	0x0800e411
 800e660:	0800ecbf 	.word	0x0800ecbf

0800e664 <__swbuf_r>:
 800e664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e666:	460e      	mov	r6, r1
 800e668:	4614      	mov	r4, r2
 800e66a:	4605      	mov	r5, r0
 800e66c:	b118      	cbz	r0, 800e676 <__swbuf_r+0x12>
 800e66e:	6a03      	ldr	r3, [r0, #32]
 800e670:	b90b      	cbnz	r3, 800e676 <__swbuf_r+0x12>
 800e672:	f7fc f81d 	bl	800a6b0 <__sinit>
 800e676:	69a3      	ldr	r3, [r4, #24]
 800e678:	60a3      	str	r3, [r4, #8]
 800e67a:	89a3      	ldrh	r3, [r4, #12]
 800e67c:	071a      	lsls	r2, r3, #28
 800e67e:	d501      	bpl.n	800e684 <__swbuf_r+0x20>
 800e680:	6923      	ldr	r3, [r4, #16]
 800e682:	b943      	cbnz	r3, 800e696 <__swbuf_r+0x32>
 800e684:	4621      	mov	r1, r4
 800e686:	4628      	mov	r0, r5
 800e688:	f000 f82a 	bl	800e6e0 <__swsetup_r>
 800e68c:	b118      	cbz	r0, 800e696 <__swbuf_r+0x32>
 800e68e:	f04f 37ff 	mov.w	r7, #4294967295
 800e692:	4638      	mov	r0, r7
 800e694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e696:	6823      	ldr	r3, [r4, #0]
 800e698:	6922      	ldr	r2, [r4, #16]
 800e69a:	1a98      	subs	r0, r3, r2
 800e69c:	6963      	ldr	r3, [r4, #20]
 800e69e:	b2f6      	uxtb	r6, r6
 800e6a0:	4283      	cmp	r3, r0
 800e6a2:	4637      	mov	r7, r6
 800e6a4:	dc05      	bgt.n	800e6b2 <__swbuf_r+0x4e>
 800e6a6:	4621      	mov	r1, r4
 800e6a8:	4628      	mov	r0, r5
 800e6aa:	f7ff f995 	bl	800d9d8 <_fflush_r>
 800e6ae:	2800      	cmp	r0, #0
 800e6b0:	d1ed      	bne.n	800e68e <__swbuf_r+0x2a>
 800e6b2:	68a3      	ldr	r3, [r4, #8]
 800e6b4:	3b01      	subs	r3, #1
 800e6b6:	60a3      	str	r3, [r4, #8]
 800e6b8:	6823      	ldr	r3, [r4, #0]
 800e6ba:	1c5a      	adds	r2, r3, #1
 800e6bc:	6022      	str	r2, [r4, #0]
 800e6be:	701e      	strb	r6, [r3, #0]
 800e6c0:	6962      	ldr	r2, [r4, #20]
 800e6c2:	1c43      	adds	r3, r0, #1
 800e6c4:	429a      	cmp	r2, r3
 800e6c6:	d004      	beq.n	800e6d2 <__swbuf_r+0x6e>
 800e6c8:	89a3      	ldrh	r3, [r4, #12]
 800e6ca:	07db      	lsls	r3, r3, #31
 800e6cc:	d5e1      	bpl.n	800e692 <__swbuf_r+0x2e>
 800e6ce:	2e0a      	cmp	r6, #10
 800e6d0:	d1df      	bne.n	800e692 <__swbuf_r+0x2e>
 800e6d2:	4621      	mov	r1, r4
 800e6d4:	4628      	mov	r0, r5
 800e6d6:	f7ff f97f 	bl	800d9d8 <_fflush_r>
 800e6da:	2800      	cmp	r0, #0
 800e6dc:	d0d9      	beq.n	800e692 <__swbuf_r+0x2e>
 800e6de:	e7d6      	b.n	800e68e <__swbuf_r+0x2a>

0800e6e0 <__swsetup_r>:
 800e6e0:	b538      	push	{r3, r4, r5, lr}
 800e6e2:	4b29      	ldr	r3, [pc, #164]	@ (800e788 <__swsetup_r+0xa8>)
 800e6e4:	4605      	mov	r5, r0
 800e6e6:	6818      	ldr	r0, [r3, #0]
 800e6e8:	460c      	mov	r4, r1
 800e6ea:	b118      	cbz	r0, 800e6f4 <__swsetup_r+0x14>
 800e6ec:	6a03      	ldr	r3, [r0, #32]
 800e6ee:	b90b      	cbnz	r3, 800e6f4 <__swsetup_r+0x14>
 800e6f0:	f7fb ffde 	bl	800a6b0 <__sinit>
 800e6f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6f8:	0719      	lsls	r1, r3, #28
 800e6fa:	d422      	bmi.n	800e742 <__swsetup_r+0x62>
 800e6fc:	06da      	lsls	r2, r3, #27
 800e6fe:	d407      	bmi.n	800e710 <__swsetup_r+0x30>
 800e700:	2209      	movs	r2, #9
 800e702:	602a      	str	r2, [r5, #0]
 800e704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e708:	81a3      	strh	r3, [r4, #12]
 800e70a:	f04f 30ff 	mov.w	r0, #4294967295
 800e70e:	e033      	b.n	800e778 <__swsetup_r+0x98>
 800e710:	0758      	lsls	r0, r3, #29
 800e712:	d512      	bpl.n	800e73a <__swsetup_r+0x5a>
 800e714:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e716:	b141      	cbz	r1, 800e72a <__swsetup_r+0x4a>
 800e718:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e71c:	4299      	cmp	r1, r3
 800e71e:	d002      	beq.n	800e726 <__swsetup_r+0x46>
 800e720:	4628      	mov	r0, r5
 800e722:	f7fd f831 	bl	800b788 <_free_r>
 800e726:	2300      	movs	r3, #0
 800e728:	6363      	str	r3, [r4, #52]	@ 0x34
 800e72a:	89a3      	ldrh	r3, [r4, #12]
 800e72c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e730:	81a3      	strh	r3, [r4, #12]
 800e732:	2300      	movs	r3, #0
 800e734:	6063      	str	r3, [r4, #4]
 800e736:	6923      	ldr	r3, [r4, #16]
 800e738:	6023      	str	r3, [r4, #0]
 800e73a:	89a3      	ldrh	r3, [r4, #12]
 800e73c:	f043 0308 	orr.w	r3, r3, #8
 800e740:	81a3      	strh	r3, [r4, #12]
 800e742:	6923      	ldr	r3, [r4, #16]
 800e744:	b94b      	cbnz	r3, 800e75a <__swsetup_r+0x7a>
 800e746:	89a3      	ldrh	r3, [r4, #12]
 800e748:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e74c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e750:	d003      	beq.n	800e75a <__swsetup_r+0x7a>
 800e752:	4621      	mov	r1, r4
 800e754:	4628      	mov	r0, r5
 800e756:	f000 f88b 	bl	800e870 <__smakebuf_r>
 800e75a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e75e:	f013 0201 	ands.w	r2, r3, #1
 800e762:	d00a      	beq.n	800e77a <__swsetup_r+0x9a>
 800e764:	2200      	movs	r2, #0
 800e766:	60a2      	str	r2, [r4, #8]
 800e768:	6962      	ldr	r2, [r4, #20]
 800e76a:	4252      	negs	r2, r2
 800e76c:	61a2      	str	r2, [r4, #24]
 800e76e:	6922      	ldr	r2, [r4, #16]
 800e770:	b942      	cbnz	r2, 800e784 <__swsetup_r+0xa4>
 800e772:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e776:	d1c5      	bne.n	800e704 <__swsetup_r+0x24>
 800e778:	bd38      	pop	{r3, r4, r5, pc}
 800e77a:	0799      	lsls	r1, r3, #30
 800e77c:	bf58      	it	pl
 800e77e:	6962      	ldrpl	r2, [r4, #20]
 800e780:	60a2      	str	r2, [r4, #8]
 800e782:	e7f4      	b.n	800e76e <__swsetup_r+0x8e>
 800e784:	2000      	movs	r0, #0
 800e786:	e7f7      	b.n	800e778 <__swsetup_r+0x98>
 800e788:	20000038 	.word	0x20000038

0800e78c <_raise_r>:
 800e78c:	291f      	cmp	r1, #31
 800e78e:	b538      	push	{r3, r4, r5, lr}
 800e790:	4605      	mov	r5, r0
 800e792:	460c      	mov	r4, r1
 800e794:	d904      	bls.n	800e7a0 <_raise_r+0x14>
 800e796:	2316      	movs	r3, #22
 800e798:	6003      	str	r3, [r0, #0]
 800e79a:	f04f 30ff 	mov.w	r0, #4294967295
 800e79e:	bd38      	pop	{r3, r4, r5, pc}
 800e7a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e7a2:	b112      	cbz	r2, 800e7aa <_raise_r+0x1e>
 800e7a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e7a8:	b94b      	cbnz	r3, 800e7be <_raise_r+0x32>
 800e7aa:	4628      	mov	r0, r5
 800e7ac:	f000 f830 	bl	800e810 <_getpid_r>
 800e7b0:	4622      	mov	r2, r4
 800e7b2:	4601      	mov	r1, r0
 800e7b4:	4628      	mov	r0, r5
 800e7b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e7ba:	f000 b817 	b.w	800e7ec <_kill_r>
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d00a      	beq.n	800e7d8 <_raise_r+0x4c>
 800e7c2:	1c59      	adds	r1, r3, #1
 800e7c4:	d103      	bne.n	800e7ce <_raise_r+0x42>
 800e7c6:	2316      	movs	r3, #22
 800e7c8:	6003      	str	r3, [r0, #0]
 800e7ca:	2001      	movs	r0, #1
 800e7cc:	e7e7      	b.n	800e79e <_raise_r+0x12>
 800e7ce:	2100      	movs	r1, #0
 800e7d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e7d4:	4620      	mov	r0, r4
 800e7d6:	4798      	blx	r3
 800e7d8:	2000      	movs	r0, #0
 800e7da:	e7e0      	b.n	800e79e <_raise_r+0x12>

0800e7dc <raise>:
 800e7dc:	4b02      	ldr	r3, [pc, #8]	@ (800e7e8 <raise+0xc>)
 800e7de:	4601      	mov	r1, r0
 800e7e0:	6818      	ldr	r0, [r3, #0]
 800e7e2:	f7ff bfd3 	b.w	800e78c <_raise_r>
 800e7e6:	bf00      	nop
 800e7e8:	20000038 	.word	0x20000038

0800e7ec <_kill_r>:
 800e7ec:	b538      	push	{r3, r4, r5, lr}
 800e7ee:	4d07      	ldr	r5, [pc, #28]	@ (800e80c <_kill_r+0x20>)
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	4604      	mov	r4, r0
 800e7f4:	4608      	mov	r0, r1
 800e7f6:	4611      	mov	r1, r2
 800e7f8:	602b      	str	r3, [r5, #0]
 800e7fa:	f7f5 fe83 	bl	8004504 <_kill>
 800e7fe:	1c43      	adds	r3, r0, #1
 800e800:	d102      	bne.n	800e808 <_kill_r+0x1c>
 800e802:	682b      	ldr	r3, [r5, #0]
 800e804:	b103      	cbz	r3, 800e808 <_kill_r+0x1c>
 800e806:	6023      	str	r3, [r4, #0]
 800e808:	bd38      	pop	{r3, r4, r5, pc}
 800e80a:	bf00      	nop
 800e80c:	20002050 	.word	0x20002050

0800e810 <_getpid_r>:
 800e810:	f7f5 be70 	b.w	80044f4 <_getpid>

0800e814 <_malloc_usable_size_r>:
 800e814:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e818:	1f18      	subs	r0, r3, #4
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	bfbc      	itt	lt
 800e81e:	580b      	ldrlt	r3, [r1, r0]
 800e820:	18c0      	addlt	r0, r0, r3
 800e822:	4770      	bx	lr

0800e824 <__swhatbuf_r>:
 800e824:	b570      	push	{r4, r5, r6, lr}
 800e826:	460c      	mov	r4, r1
 800e828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e82c:	2900      	cmp	r1, #0
 800e82e:	b096      	sub	sp, #88	@ 0x58
 800e830:	4615      	mov	r5, r2
 800e832:	461e      	mov	r6, r3
 800e834:	da0d      	bge.n	800e852 <__swhatbuf_r+0x2e>
 800e836:	89a3      	ldrh	r3, [r4, #12]
 800e838:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e83c:	f04f 0100 	mov.w	r1, #0
 800e840:	bf14      	ite	ne
 800e842:	2340      	movne	r3, #64	@ 0x40
 800e844:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e848:	2000      	movs	r0, #0
 800e84a:	6031      	str	r1, [r6, #0]
 800e84c:	602b      	str	r3, [r5, #0]
 800e84e:	b016      	add	sp, #88	@ 0x58
 800e850:	bd70      	pop	{r4, r5, r6, pc}
 800e852:	466a      	mov	r2, sp
 800e854:	f000 f848 	bl	800e8e8 <_fstat_r>
 800e858:	2800      	cmp	r0, #0
 800e85a:	dbec      	blt.n	800e836 <__swhatbuf_r+0x12>
 800e85c:	9901      	ldr	r1, [sp, #4]
 800e85e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e862:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e866:	4259      	negs	r1, r3
 800e868:	4159      	adcs	r1, r3
 800e86a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e86e:	e7eb      	b.n	800e848 <__swhatbuf_r+0x24>

0800e870 <__smakebuf_r>:
 800e870:	898b      	ldrh	r3, [r1, #12]
 800e872:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e874:	079d      	lsls	r5, r3, #30
 800e876:	4606      	mov	r6, r0
 800e878:	460c      	mov	r4, r1
 800e87a:	d507      	bpl.n	800e88c <__smakebuf_r+0x1c>
 800e87c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e880:	6023      	str	r3, [r4, #0]
 800e882:	6123      	str	r3, [r4, #16]
 800e884:	2301      	movs	r3, #1
 800e886:	6163      	str	r3, [r4, #20]
 800e888:	b003      	add	sp, #12
 800e88a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e88c:	ab01      	add	r3, sp, #4
 800e88e:	466a      	mov	r2, sp
 800e890:	f7ff ffc8 	bl	800e824 <__swhatbuf_r>
 800e894:	9f00      	ldr	r7, [sp, #0]
 800e896:	4605      	mov	r5, r0
 800e898:	4639      	mov	r1, r7
 800e89a:	4630      	mov	r0, r6
 800e89c:	f7fc ffe8 	bl	800b870 <_malloc_r>
 800e8a0:	b948      	cbnz	r0, 800e8b6 <__smakebuf_r+0x46>
 800e8a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8a6:	059a      	lsls	r2, r3, #22
 800e8a8:	d4ee      	bmi.n	800e888 <__smakebuf_r+0x18>
 800e8aa:	f023 0303 	bic.w	r3, r3, #3
 800e8ae:	f043 0302 	orr.w	r3, r3, #2
 800e8b2:	81a3      	strh	r3, [r4, #12]
 800e8b4:	e7e2      	b.n	800e87c <__smakebuf_r+0xc>
 800e8b6:	89a3      	ldrh	r3, [r4, #12]
 800e8b8:	6020      	str	r0, [r4, #0]
 800e8ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8be:	81a3      	strh	r3, [r4, #12]
 800e8c0:	9b01      	ldr	r3, [sp, #4]
 800e8c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e8c6:	b15b      	cbz	r3, 800e8e0 <__smakebuf_r+0x70>
 800e8c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8cc:	4630      	mov	r0, r6
 800e8ce:	f000 f81d 	bl	800e90c <_isatty_r>
 800e8d2:	b128      	cbz	r0, 800e8e0 <__smakebuf_r+0x70>
 800e8d4:	89a3      	ldrh	r3, [r4, #12]
 800e8d6:	f023 0303 	bic.w	r3, r3, #3
 800e8da:	f043 0301 	orr.w	r3, r3, #1
 800e8de:	81a3      	strh	r3, [r4, #12]
 800e8e0:	89a3      	ldrh	r3, [r4, #12]
 800e8e2:	431d      	orrs	r5, r3
 800e8e4:	81a5      	strh	r5, [r4, #12]
 800e8e6:	e7cf      	b.n	800e888 <__smakebuf_r+0x18>

0800e8e8 <_fstat_r>:
 800e8e8:	b538      	push	{r3, r4, r5, lr}
 800e8ea:	4d07      	ldr	r5, [pc, #28]	@ (800e908 <_fstat_r+0x20>)
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	4604      	mov	r4, r0
 800e8f0:	4608      	mov	r0, r1
 800e8f2:	4611      	mov	r1, r2
 800e8f4:	602b      	str	r3, [r5, #0]
 800e8f6:	f7f5 fe65 	bl	80045c4 <_fstat>
 800e8fa:	1c43      	adds	r3, r0, #1
 800e8fc:	d102      	bne.n	800e904 <_fstat_r+0x1c>
 800e8fe:	682b      	ldr	r3, [r5, #0]
 800e900:	b103      	cbz	r3, 800e904 <_fstat_r+0x1c>
 800e902:	6023      	str	r3, [r4, #0]
 800e904:	bd38      	pop	{r3, r4, r5, pc}
 800e906:	bf00      	nop
 800e908:	20002050 	.word	0x20002050

0800e90c <_isatty_r>:
 800e90c:	b538      	push	{r3, r4, r5, lr}
 800e90e:	4d06      	ldr	r5, [pc, #24]	@ (800e928 <_isatty_r+0x1c>)
 800e910:	2300      	movs	r3, #0
 800e912:	4604      	mov	r4, r0
 800e914:	4608      	mov	r0, r1
 800e916:	602b      	str	r3, [r5, #0]
 800e918:	f7f5 fe64 	bl	80045e4 <_isatty>
 800e91c:	1c43      	adds	r3, r0, #1
 800e91e:	d102      	bne.n	800e926 <_isatty_r+0x1a>
 800e920:	682b      	ldr	r3, [r5, #0]
 800e922:	b103      	cbz	r3, 800e926 <_isatty_r+0x1a>
 800e924:	6023      	str	r3, [r4, #0]
 800e926:	bd38      	pop	{r3, r4, r5, pc}
 800e928:	20002050 	.word	0x20002050

0800e92c <_init>:
 800e92c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e92e:	bf00      	nop
 800e930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e932:	bc08      	pop	{r3}
 800e934:	469e      	mov	lr, r3
 800e936:	4770      	bx	lr

0800e938 <_fini>:
 800e938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e93a:	bf00      	nop
 800e93c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e93e:	bc08      	pop	{r3}
 800e940:	469e      	mov	lr, r3
 800e942:	4770      	bx	lr
