EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:pda6502v2
LIBS:pda6502v2-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 2
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3400 2200 1350 1900
U 58EB910B
F0 "chipset" 60
F1 "chipset.sch" 60
F2 "ADDR[0..15]" I L 3400 2300 60 
F3 "CSCTRL[0..7]" B L 3400 3700 60 
F4 "CSUSR[0..9]" B L 3400 3800 60 
F5 "RESB" I L 3400 2600 60 
F6 "VPB" I L 3400 2700 60 
F7 "RDY" B L 3400 2800 60 
F8 "SOB" O L 3400 2900 60 
F9 "IRQB" O L 3400 3000 60 
F10 "MLB" I L 3400 3100 60 
F11 "BE" O L 3400 3200 60 
F12 "NMIB" O L 3400 3300 60 
F13 "SYNC" I L 3400 3400 60 
F14 "RWB" I L 3400 2500 60 
F15 "PHI2" I L 3400 3500 60 
F16 "CSRWB" O R 4750 2300 60 
F17 "SRAM_OE" O R 4750 2400 60 
F18 "SRAM_CS" O R 4750 2500 60 
F19 "SRAM_BANK" O R 4750 2600 60 
F20 "SPI_A_CS" O R 4750 2700 60 
F21 "SPI_A_IRQ" O R 4750 2800 60 
F22 "SPI_B_CS" O R 4750 2900 60 
F23 "SPI_B_IRQ" O R 4750 3000 60 
F24 "VIA_A_CS" O R 4750 3100 60 
F25 "VIA_A_IRQ" O R 4750 3200 60 
F26 "VIA_B_CS" O R 4750 3300 60 
F27 "VIA_B_IRQ" O R 4750 3400 60 
F28 "CSJTAG_TDI" I R 4750 3700 60 
F29 "CSJTAG_TMS" I R 4750 3800 60 
F30 "CSJTAG_TCK" I R 4750 3900 60 
F31 "CSJTAG_TDO" O R 4750 4000 60 
F32 "DATA[0..7]" B L 3400 2400 60 
$EndSheet
$EndSCHEMATC
