0.6
2019.2
Dec  5 2019
04:51:02
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.sim/sim_1/impl/func/xsim/cla_TB_func_impl.v,1588976030,verilog,,,,CLA_Adder_Wrapper_level2;CLA_Memory_Module;CLA_Memory_Module__1;System_Multiplier_Top;System_Multiplier_Wrapper_level1;bsi_mem_output_side;glbl;input_buffer;multiplier;multiplier__1;multiplier__2;multiplier__3;multiplier__4;multiplier__5;multiplier__6;multiplier__7;output_buffer;output_mem_to_R0,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sim_1/imports/new/cla_TB.sv,1588976010,systemVerilog,,,,cla_TB,,,,,,,,
