18:56:33
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD214 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":227:4:227:11|Not a concurrent statement
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 18:57:21 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 18:57:21 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":190:39:190:48|Index value 0 to 79 could be out of prefix range 0 to 9 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":229:4:229:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":252:25:252:33|Referenced variable textpixel is not in sensitivity list
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@E: CL219 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":11:8:11:12|Multiple non-tristate drivers for net PixelDebug in SimpleVGA
@E: CL229 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":11:8:11:12|Unresolved tristate drivers for net PixelDebug in SimpleVGA

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 18:58:34 2015

###########################################################]
@E: MF420 |Netlist read from file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 18:58:34 2015

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 18:58:34 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:18:260:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":261:18:261:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":190:39:190:48|Index value 0 to 79 could be out of prefix range 0 to 9 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":227:4:227:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":250:25:250:33|Referenced variable textpixel is not in sensitivity list
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:00:14 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:00:15 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:00:15 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:00:16 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     209.8 MHz     4.766         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.1 MHz      19.957        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:00:17 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":178:25:178:46|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":182:25:182:43|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 80MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 84MB peak: 85MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 84MB peak: 85MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 84MB peak: 85MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 92MB peak: 94MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -7.67ns		 367 /        46
   2		0h:00m:07s		    -6.27ns		 367 /        46
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[5]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[7]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[6]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[9]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[2]" with 41 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[4]" with 33 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[3]" with 41 loads replicated 2 times to improve timing 
Timing driven replication report
Added 10 Registers via timing driven replication
Added 6 LUTs via timing driven replication


@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[8]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":188:24:188:52|Instance "g0_6" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -2.07ns		 504 /        57
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -2.07ns		 504 /        57
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.
@N: FX1017 :|SB_GB inserted on the net un3_beamx.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 90MB peak: 97MB)

Warning: Found 10 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
1) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.N_149_i/I0
    instance   CharacterDisplay.N_149_i (cell SB_LUT4)
    output pin CharacterDisplay.N_149_i/O
    net        N_149_i
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.N_149_i/I1
    instance   CharacterDisplay.N_149_i (cell SB_LUT4)
    output pin CharacterDisplay.N_149_i/O
    net        N_149_i
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net N_149_i
4) instance CharacterDisplay.N_149_i (view:work.SimpleVGA(vga)), output net "N_149_i" in work.SimpleVGA(vga)
    net        N_149_i
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_2_c/I0
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.N_149_i/I1
    instance   CharacterDisplay.N_149_i (cell SB_LUT4)
    output pin CharacterDisplay.N_149_i/O
    net        N_149_i
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
5) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
6) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
7) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
8) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
9) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 90MB peak: 97MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          57         beamY_3_rep1   
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 88MB peak: 97MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 88MB peak: 97MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 89MB peak: 97MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 89MB peak: 97MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.N_149_i
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "N_149_i" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.N_149_i
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.N_149_i
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 36.96ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 36.96ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:00:32 2015
#


Top view:               SimpleVGA
Requested Frequency:    27.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -6.522

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     27.1 MHz      23.0 MHz      36.957        43.479        -6.522      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             27.1 MHz      NA            36.957        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  36.957      -6.522  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -6.522
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -6.382
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -6.241
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -6.101
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -5.961
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -5.821
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -5.681
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -5.655
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -5.540
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -5.400
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required           
Instance              Reference                        Type         Pin     Net                      Time         Slack 
                      Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       un28_r_8_rep1            36.852       -6.522
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       un28_r_8                 36.852       -6.522
CurrentChar[2]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       CurrentChar_5[2]         36.852       -4.835
CurrentChar[3]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       CurrentChar_5[3]         36.852       -4.772
CurrentChar[0]        PLL|PLLOUTCORE_derived_clock     SB_DFFSR     R       CurrentChar_RNO_0[0]     36.852       -4.723
CurrentChar[1]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       CurrentChar_5[1]         36.852       -4.709
CurrentChar[0]        PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       CurrentChar              36.852       24.959
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_RNIMOEB1[5]        36.852       25.940
CurrentChar[1]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      E       un15_beamy_g             36.957       26.950
CurrentChar[2]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      E       un15_beamy_g             36.957       26.950
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.373
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.522

    Number of logic level(s):                52
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           7         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.391       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.762       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.211       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         10.116      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.373      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.759      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     11.075      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.446      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.895      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.800      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.211      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.338      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.724      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     15.039      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.410      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.859      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.764      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.176      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.302      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.688      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     19.003      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.374      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.823      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.728      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.140      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.266      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.652      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.968      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.339      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.788      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.692      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         26.104      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.230      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.616      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.932      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.303      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.752      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.657      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         30.069      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.195      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.581      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.896      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.267      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.716      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.621      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         34.033      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.159      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.545      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.861      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.232      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.547      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.918      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.297      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.668      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     40.117      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I2       In      -         41.488      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.379     41.866      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         43.373      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.479 is 13.664(31.4%) logic and 29.815(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.373
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.522

    Number of logic level(s):                52
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           7         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.391       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.762       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.211       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         10.116      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.373      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.759      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     11.075      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.446      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.895      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.800      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.211      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.338      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.724      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     15.039      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.410      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.859      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.764      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.176      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.302      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.688      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     19.003      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.374      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.823      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.728      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.140      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.266      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.652      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.968      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.339      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.788      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.692      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         26.104      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.230      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.616      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.932      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.303      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.752      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.657      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         30.069      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.195      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.581      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.896      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.267      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.716      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.621      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         34.033      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.159      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.545      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.861      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.232      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.547      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.918      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.297      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.668      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     40.117      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                      SB_LUT4      I2       In      -         41.488      -         
TextOutputEnabled_RNO                                      SB_LUT4      O        Out     0.379     41.866      -         
un28_r_8                                                   Net          -        -       1.507     -           1         
TextOutputEnabled                                          SB_DFFE      D        In      -         43.373      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.479 is 13.664(31.4%) logic and 29.815(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.382

    Number of logic level(s):                51
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                   Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.407      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.778      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.157      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.528      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     39.977      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I2       In      -         41.347      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.379     41.726      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         43.233      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.338 is 13.537(31.2%) logic and 29.801(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.382

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           7         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.274       -         
un5_vx_cry_8_c_RNI9FD_0                                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.407      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.778      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.157      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.528      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     39.977      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I2       In      -         41.347      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.379     41.726      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         43.233      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.338 is 13.537(31.2%) logic and 29.801(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.382

    Number of logic level(s):                51
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                   Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.407      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.778      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.157      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.528      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     39.977      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                      SB_LUT4      I2       In      -         41.347      -         
TextOutputEnabled_RNO                                      SB_LUT4      O        Out     0.379     41.726      -         
un28_r_8                                                   Net          -        -       1.507     -           1         
TextOutputEnabled                                          SB_DFFE      D        In      -         43.233      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.338 is 13.537(31.2%) logic and 29.801(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 89MB peak: 97MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        125 uses
SB_DFF          16 uses
SB_DFFE         40 uses
SB_DFFSR        1 use
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         515 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   57 (4%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 515 (40%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 515 = 515 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 40MB peak: 97MB)

Process took 0h:00m:15s realtime, 0h:00m:12s cputime
# Tue Jun 23 19:00:32 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 35 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	515
    Number of DFFs      	:	57
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	16
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_12/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_59/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_59/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_12/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_59/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_59/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_92/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_92/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_98/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_50/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_50/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_91/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_91/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_91/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_91/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_59/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_59/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_97/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_97/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_99/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_99/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_100/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_100/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	550
    Number of DFFs      	:	57
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	404
        CARRY Only       	:	22
        LUT with CARRY   	:	89
    LogicCells                  :	572/1280
    PLBs                        :	82/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.5 (sec)

Final Design Statistics
    Number of LUTs      	:	550
    Number of DFFs      	:	57
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	572/1280
    PLBs                        :	93/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 29.74 MHz | Target: 113.30 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 113.30 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 27.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 44.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1443
used logic cells: 572
Warning: LUT cascading ignored at 7,12,6
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1443
used logic cells: 572
Warning: LUT cascading ignored at 7,12,6
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_7_13_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_7_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_7_13_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_7_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_7_13_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_7_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_7_12_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_7_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_7_12_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_7_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_7_12_4/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_7_12_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_7_12_3/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_7_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_11_0/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_11_0/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_11_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 701 
I1212: Iteration  1 :   167 unrouted : 2 seconds
I1212: Iteration  2 :    34 unrouted : 1 seconds
I1212: Iteration  3 :     7 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 30 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_11_0/in0" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_11_0/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_7_13_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_7_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_7_13_2/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_7_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_7_12_5/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_7_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_7_12_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_7_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_7_12_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_7_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_7_12_3/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_7_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_7_13_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_7_13_1/lcout" to break the combinatorial loop
Timer run-time: 9 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":190:39:190:48|Index value 0 to 79 could be out of prefix range 0 to 9 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":229:4:229:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":252:25:252:33|Referenced variable textpixel is not in sensitivity list
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:04:24 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:04:24 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:04:24 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:04:25 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     209.8 MHz     4.766         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.1 MHz      19.957        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:04:26 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":178:25:178:46|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":182:25:182:43|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":238:17:238:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":238:37:238:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 80MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 84MB peak: 85MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 84MB peak: 85MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 84MB peak: 85MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 92MB peak: 94MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -7.67ns		 367 /        46
   2		0h:00m:06s		    -6.27ns		 367 /        46
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[5]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[7]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[6]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[9]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[2]" with 41 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[4]" with 33 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[3]" with 41 loads replicated 2 times to improve timing 
Timing driven replication report
Added 10 Registers via timing driven replication
Added 6 LUTs via timing driven replication


@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[8]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":188:24:188:52|Instance "g0_6" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -2.07ns		 504 /        57
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -2.07ns		 504 /        57
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.
@N: FX1017 :|SB_GB inserted on the net un3_beamx.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 90MB peak: 97MB)

Warning: Found 10 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
1) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.N_149_i/I0
    instance   CharacterDisplay.N_149_i (cell SB_LUT4)
    output pin CharacterDisplay.N_149_i/O
    net        N_149_i
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.N_149_i/I1
    instance   CharacterDisplay.N_149_i (cell SB_LUT4)
    output pin CharacterDisplay.N_149_i/O
    net        N_149_i
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net N_149_i
4) instance CharacterDisplay.N_149_i (view:work.SimpleVGA(vga)), output net "N_149_i" in work.SimpleVGA(vga)
    net        N_149_i
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_2_c/I0
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.N_149_i/I1
    instance   CharacterDisplay.N_149_i (cell SB_LUT4)
    output pin CharacterDisplay.N_149_i/O
    net        N_149_i
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
5) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
6) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
7) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
8) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
9) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 90MB peak: 97MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          57         beamY_3_rep1   
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 88MB peak: 97MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 88MB peak: 97MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 89MB peak: 97MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 89MB peak: 97MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.N_149_i
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "N_149_i" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.N_149_i
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.N_149_i
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 36.96ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 36.96ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:04:40 2015
#


Top view:               SimpleVGA
Requested Frequency:    27.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -6.522

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     27.1 MHz      23.0 MHz      36.957        43.479        -6.522      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             27.1 MHz      NA            36.957        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  36.957      -6.522  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -6.522
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -6.382
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -6.241
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -6.101
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -5.961
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -5.821
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -5.681
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -5.655
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -5.540
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -5.400
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required           
Instance              Reference                        Type         Pin     Net                      Time         Slack 
                      Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       un28_r_8_rep1            36.852       -6.522
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       un28_r_8                 36.852       -6.522
CurrentChar[2]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       CurrentChar_5[2]         36.852       -4.835
CurrentChar[3]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       CurrentChar_5[3]         36.852       -4.772
CurrentChar[0]        PLL|PLLOUTCORE_derived_clock     SB_DFFSR     R       CurrentChar_RNO_0[0]     36.852       -4.723
CurrentChar[1]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      D       CurrentChar_5[1]         36.852       -4.709
CurrentChar[0]        PLL|PLLOUTCORE_derived_clock     SB_DFFSR     D       CurrentChar              36.852       24.959
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF       D       beamX_RNIMOEB1[5]        36.852       25.940
CurrentChar[1]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      E       un15_beamy_g             36.957       26.950
CurrentChar[2]        PLL|PLLOUTCORE_derived_clock     SB_DFFE      E       un15_beamy_g             36.957       26.950
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.373
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.522

    Number of logic level(s):                52
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           7         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.391       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.762       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.211       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         10.116      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.373      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.759      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     11.075      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.446      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.895      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.800      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.211      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.338      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.724      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     15.039      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.410      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.859      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.764      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.176      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.302      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.688      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     19.003      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.374      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.823      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.728      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.140      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.266      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.652      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.968      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.339      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.788      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.692      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         26.104      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.230      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.616      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.932      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.303      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.752      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.657      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         30.069      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.195      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.581      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.896      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.267      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.716      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.621      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         34.033      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.159      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.545      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.861      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.232      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.547      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.918      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.297      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.668      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     40.117      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I2       In      -         41.488      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.379     41.866      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         43.373      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.479 is 13.664(31.4%) logic and 29.815(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.373
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.522

    Number of logic level(s):                52
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           7         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.391       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.762       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.211       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         10.116      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.373      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.759      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     11.075      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.446      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.895      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.800      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.211      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.338      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.724      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     15.039      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.410      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.859      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.764      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.176      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.302      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.688      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     19.003      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.374      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.823      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.728      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.140      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.266      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.652      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.968      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.339      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.788      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.692      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         26.104      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.230      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.616      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.932      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.303      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.752      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.657      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         30.069      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.195      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.581      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.896      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.267      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.716      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.621      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         34.033      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.159      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.545      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.861      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.232      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.547      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.918      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.297      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.668      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     40.117      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                      SB_LUT4      I2       In      -         41.488      -         
TextOutputEnabled_RNO                                      SB_LUT4      O        Out     0.379     41.866      -         
un28_r_8                                                   Net          -        -       1.507     -           1         
TextOutputEnabled                                          SB_DFFE      D        In      -         43.373      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.479 is 13.664(31.4%) logic and 29.815(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.382

    Number of logic level(s):                51
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                   Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.407      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.778      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.157      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.528      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     39.977      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I2       In      -         41.347      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.379     41.726      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         43.233      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.338 is 13.537(31.2%) logic and 29.801(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.382

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           7         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.274       -         
un5_vx_cry_8_c_RNI9FD_0                                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.407      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.778      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.157      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.528      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     39.977      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I2       In      -         41.347      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.379     41.726      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         43.233      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.338 is 13.537(31.2%) logic and 29.801(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      36.957
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         36.852

    - Propagation time:                      43.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.382

    Number of logic level(s):                51
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                   Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_1                                    SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                   Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF         Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0       SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0      SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2        Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0      SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0      SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0      SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0      SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv             SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2       Net          -        -       1.371     -           6         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI5SHF65_0     SB_LUT4      O        Out     0.316     36.407      -         
un30_rlt6_0_0_0_1                                          Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                         SB_LUT4      I2       In      -         37.778      -         
beamY_RNIIM2I65[0]                                         SB_LUT4      O        Out     0.379     38.157      -         
g0_1                                                       Net          -        -       1.371     -           1         
beamY_RNIHQRTK21[0]                                        SB_LUT4      I0       In      -         39.528      -         
beamY_RNIHQRTK21[0]                                        SB_LUT4      O        Out     0.449     39.977      -         
g0_2_2                                                     Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                      SB_LUT4      I2       In      -         41.347      -         
TextOutputEnabled_RNO                                      SB_LUT4      O        Out     0.379     41.726      -         
un28_r_8                                                   Net          -        -       1.507     -           1         
TextOutputEnabled                                          SB_DFFE      D        In      -         43.233      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.338 is 13.537(31.2%) logic and 29.801(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 89MB peak: 97MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        125 uses
SB_DFF          16 uses
SB_DFFE         40 uses
SB_DFFSR        1 use
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         515 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   57 (4%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 515 (40%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 515 = 515 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 40MB peak: 97MB)

Process took 0h:00m:14s realtime, 0h:00m:12s cputime
# Tue Jun 23 19:04:40 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 35 seconds
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":229:4:229:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":252:25:252:33|Referenced variable textpixel is not in sensitivity list
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 3 to 0 of CurrentChar(7 downto 0)  

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:05:56 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:05:56 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:05:56 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:05:58 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     209.8 MHz     4.766         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.1 MHz      19.957        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:05:59 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":178:25:178:46|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":182:25:182:43|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":238:17:238:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":238:37:238:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 84MB peak: 85MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 84MB peak: 85MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 84MB peak: 85MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 82MB peak: 85MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -6.69ns		 271 /        42
   2		0h:00m:07s		    -6.69ns		 270 /        42
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[5]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[7]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[9]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[6]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[3]" with 22 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[4]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[2]" with 22 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":188:24:188:40|Instance "g0_3" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 7 Registers via timing driven replication
Added 5 LUTs via timing driven replication


@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[8]" with 9 loads replicated 1 times to improve timing 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		    -3.24ns		 342 /        50
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		    -3.24ns		 342 /        50
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 94MB peak: 113MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
3) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_2_c/I0
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
9) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I3
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 94MB peak: 113MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          50         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 90MB peak: 113MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 90MB peak: 113MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 91MB peak: 113MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 90MB peak: 113MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 35.38ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 35.38ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:06:20 2015
#


Top view:               SimpleVGA
Requested Frequency:    28.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -6.244

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     28.3 MHz      24.0 MHz      35.380        41.624        -6.244      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             28.3 MHz      NA            35.380        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  35.380      -6.244  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -6.244
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -6.103
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -5.963
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -5.823
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -5.683
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -5.543
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -5.402
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -5.377
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -5.262
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -5.122
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                   Required           
Instance              Reference                        Type        Pin     Net                   Time         Slack 
                      Clock                                                                                         
--------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un28_r_8_rep1         35.275       -6.244
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un28_r_8              35.275       -6.244
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNI3Q951[7]     35.275       24.406
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g          35.380       25.401
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g          35.380       25.401
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g          35.380       25.401
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g          35.380       25.401
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g          35.380       25.401
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g          35.380       25.401
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g          35.380       25.401
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      35.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.275

    - Propagation time:                      41.519
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.244

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.419       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      I1       In      -         8.790       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      O        Out     0.379     9.169       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.717      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     11.033      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.404      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.853      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      I3       In      -         14.682      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      O        Out     0.316     14.997      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      I0       In      -         16.368      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      O        Out     0.449     16.817      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      I3       In      -         18.646      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      O        Out     0.316     18.961      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      I0       In      -         20.332      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      O        Out     0.449     20.781      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      I3       In      -         22.610      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      O        Out     0.316     22.926      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      I0       In      -         24.297      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      O        Out     0.449     24.746      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      I3       In      -         26.574      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      O        Out     0.316     26.890      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      I0       In      -         28.261      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      O        Out     0.449     28.710      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      I3       In      -         30.539      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      O        Out     0.316     30.854      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.579      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.837      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.851      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.977      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.991      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.117      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      I3       In      -         34.503      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      O        Out     0.316     34.819      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      I3       In      -         36.190      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      O        Out     0.316     36.505      -         
un28_r_8_m9tt_N_9_0_1                                     Net          -        -       1.371     -           1         
beamY_RNI130SE61[0]                                       SB_LUT4      I3       In      -         37.876      -         
beamY_RNI130SE61[0]                                       SB_LUT4      O        Out     0.316     38.192      -         
g0_0_2_0                                                  Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         39.563      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     40.012      -         
un28_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.519      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.624 is 13.180(31.7%) logic and 28.444(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      35.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.275

    - Propagation time:                      41.519
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.244

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.419       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      I1       In      -         8.790       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      O        Out     0.379     9.169       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.074      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.331      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.717      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     11.033      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.404      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.853      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.758      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.015      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.029      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.155      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.169      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.296      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      I3       In      -         14.682      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      O        Out     0.316     14.997      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      I0       In      -         16.368      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      O        Out     0.449     16.817      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.722      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.979      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.993      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.120      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.134      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.260      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      I3       In      -         18.646      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      O        Out     0.316     18.961      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      I0       In      -         20.332      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      O        Out     0.449     20.781      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.686      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.944      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.958      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.084      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.098      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.224      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      I3       In      -         22.610      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      O        Out     0.316     22.926      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      I0       In      -         24.297      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      O        Out     0.449     24.746      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.651      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.908      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.922      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.048      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.062      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.188      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      I3       In      -         26.574      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      O        Out     0.316     26.890      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      I0       In      -         28.261      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      O        Out     0.449     28.710      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.615      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.872      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.886      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.012      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.026      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.153      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      I3       In      -         30.539      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      O        Out     0.316     30.854      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.225      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.674      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.579      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.837      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.851      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.977      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.991      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.117      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      I3       In      -         34.503      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      O        Out     0.316     34.819      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      I3       In      -         36.190      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      O        Out     0.316     36.505      -         
un28_r_8_m9tt_N_9_0_1                                     Net          -        -       1.371     -           1         
beamY_RNI130SE61[0]                                       SB_LUT4      I3       In      -         37.876      -         
beamY_RNI130SE61[0]                                       SB_LUT4      O        Out     0.316     38.192      -         
g0_0_2_0                                                  Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                     SB_LUT4      I0       In      -         39.563      -         
TextOutputEnabled_RNO                                     SB_LUT4      O        Out     0.449     40.012      -         
un28_r_8                                                  Net          -        -       1.507     -           1         
TextOutputEnabled                                         SB_DFFE      D        In      -         41.519      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.624 is 13.180(31.7%) logic and 28.444(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      35.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.275

    - Propagation time:                      41.378
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.103

    Number of logic level(s):                50
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                  Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.279       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      I1       In      -         8.650       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      O        Out     0.379     9.028       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.577      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     10.893      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.264      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.712      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      I3       In      -         14.541      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      O        Out     0.316     14.857      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      I0       In      -         16.228      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      O        Out     0.449     16.677      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      I3       In      -         18.506      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      O        Out     0.316     18.821      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      I0       In      -         20.192      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      O        Out     0.449     20.641      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      I3       In      -         22.470      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      O        Out     0.316     22.785      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      I0       In      -         24.157      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      O        Out     0.449     24.605      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      I3       In      -         26.434      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      O        Out     0.316     26.750      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      I0       In      -         28.121      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      O        Out     0.449     28.570      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      I3       In      -         30.398      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      O        Out     0.316     30.714      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.439      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.696      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.710      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.837      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.851      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     33.977      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      I3       In      -         34.363      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      O        Out     0.316     34.678      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      I3       In      -         36.049      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      O        Out     0.316     36.365      -         
un28_r_8_m9tt_N_9_0_1                                     Net          -        -       1.371     -           1         
beamY_RNI130SE61[0]                                       SB_LUT4      I3       In      -         37.736      -         
beamY_RNI130SE61[0]                                       SB_LUT4      O        Out     0.316     38.052      -         
g0_0_2_0                                                  Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         39.423      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     39.871      -         
un28_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.378      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.484 is 13.054(31.5%) logic and 28.430(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      35.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.275

    - Propagation time:                      41.378
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.103

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.274       -         
un5_vx_cry_8_c_RNI9FD_0                                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.279       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      I1       In      -         8.650       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      O        Out     0.379     9.028       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.577      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     10.893      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.264      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.712      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      I3       In      -         14.541      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      O        Out     0.316     14.857      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      I0       In      -         16.228      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      O        Out     0.449     16.677      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      I3       In      -         18.506      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      O        Out     0.316     18.821      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      I0       In      -         20.192      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      O        Out     0.449     20.641      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      I3       In      -         22.470      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      O        Out     0.316     22.785      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      I0       In      -         24.157      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      O        Out     0.449     24.605      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      I3       In      -         26.434      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      O        Out     0.316     26.750      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      I0       In      -         28.121      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      O        Out     0.449     28.570      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      I3       In      -         30.398      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      O        Out     0.316     30.714      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.439      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.696      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.710      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.837      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.851      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     33.977      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      I3       In      -         34.363      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      O        Out     0.316     34.678      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      I3       In      -         36.049      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      O        Out     0.316     36.365      -         
un28_r_8_m9tt_N_9_0_1                                     Net          -        -       1.371     -           1         
beamY_RNI130SE61[0]                                       SB_LUT4      I3       In      -         37.736      -         
beamY_RNI130SE61[0]                                       SB_LUT4      O        Out     0.316     38.052      -         
g0_0_2_0                                                  Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         39.423      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     39.871      -         
un28_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.378      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.484 is 13.054(31.5%) logic and 28.430(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      35.380
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.275

    - Propagation time:                      41.378
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.103

    Number of logic level(s):                50
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                  Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           5         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.279       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      I1       In      -         8.650       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        SB_LUT4      O        Out     0.379     9.028       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI59BV        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.934       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.191      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.577      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     10.893      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.264      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.712      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.617      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.875      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.889      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.015      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.029      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.155      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      I3       In      -         14.541      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       SB_LUT4      O        Out     0.316     14.857      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      I0       In      -         16.228      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI5TU53_0     SB_LUT4      O        Out     0.449     16.677      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.582      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.839      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.853      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     17.979      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         17.993      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.120      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      I3       In      -         18.506      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       SB_LUT4      O        Out     0.316     18.821      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      I0       In      -         20.192      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI3FEA6_0     SB_LUT4      O        Out     0.449     20.641      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.546      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.804      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.817      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.944      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         21.958      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.084      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      I3       In      -         22.470      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       SB_LUT4      O        Out     0.316     22.785      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      I0       In      -         24.157      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNI5A2AC_0     SB_LUT4      O        Out     0.449     24.605      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.510      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.768      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.782      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.908      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.922      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.048      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      I3       In      -         26.434      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       SB_LUT4      O        Out     0.316     26.750      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      I0       In      -         28.121      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIA1Q9O_0     SB_LUT4      O        Out     0.449     28.570      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.475      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.732      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.746      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.872      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.886      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.012      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      I3       In      -         30.398      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      SB_LUT4      O        Out     0.316     30.714      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIP6VFF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.085      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.534      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.439      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.696      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.710      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.837      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.851      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     33.977      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      I3       In      -         34.363      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      SB_LUT4      O        Out     0.316     34.678      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNICS4FR2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      I3       In      -         36.049      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI3L0E45      SB_LUT4      O        Out     0.316     36.365      -         
un28_r_8_m9tt_N_9_0_1                                     Net          -        -       1.371     -           1         
beamY_RNI130SE61[0]                                       SB_LUT4      I3       In      -         37.736      -         
beamY_RNI130SE61[0]                                       SB_LUT4      O        Out     0.316     38.052      -         
g0_0_2_0                                                  Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                     SB_LUT4      I0       In      -         39.423      -         
TextOutputEnabled_RNO                                     SB_LUT4      O        Out     0.449     39.871      -         
un28_r_8                                                  Net          -        -       1.507     -           1         
TextOutputEnabled                                         SB_DFFE      D        In      -         41.378      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.484 is 13.054(31.5%) logic and 28.430(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 90MB peak: 113MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        125 uses
SB_DFF          16 uses
SB_DFFE         34 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         350 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 350 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 350 = 350 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:19s; Memory used current: 40MB peak: 113MB)

Process took 0h:00m:21s realtime, 0h:00m:19s cputime
# Tue Jun 23 19:06:20 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 43 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	350
    Number of DFFs      	:	50
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	15
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	32
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_14/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_19/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_18/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_20/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_21/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_21/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	383
    Number of DFFs      	:	50
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	36
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	245
        CARRY Only       	:	23
        LUT with CARRY   	:	88
    LogicCells                  :	406/1280
    PLBs                        :	61/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.4 (sec)

Final Design Statistics
    Number of LUTs      	:	383
    Number of DFFs      	:	50
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	406/1280
    PLBs                        :	69/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 30.95 MHz | Target: 118.36 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 118.36 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 28.26 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 717
used logic cells: 406
Warning: LUT cascading ignored at 8,4,4
Warning: LUT cascading ignored at 9,4,4
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 717
used logic cells: 406
Warning: LUT cascading ignored at 8,4,4
Warning: LUT cascading ignored at 9,4,4
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_4_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_4_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_4_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_4_1/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_4_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_8_4_3/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_8_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_7_3_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_7_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_3_3/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_4_4/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_4_4/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_4_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 525 
I1212: Iteration  1 :   133 unrouted : 1 seconds
I1212: Iteration  2 :    22 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 21 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_4/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_8_4_3/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_8_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_7_3_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_7_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_4_4/in0" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_4_4/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_7_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_4_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_4_4/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_4_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_4_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_3_3/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_3_3/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":232:8:232:15|Signal visiblex in the sensitivity list is not used in the process
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":233:8:233:15|Signal visibley in the sensitivity list is not used in the process
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":229:4:229:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":252:25:252:33|Referenced variable textpixel is not in sensitivity list
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register visibleY_4(9 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register visibleX_4(9 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 3 to 0 of CurrentChar(7 downto 0)  

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:11:23 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:11:23 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:11:23 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:11:25 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     211.3 MHz     4.733         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.5 MHz      19.819        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:11:26 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":178:25:178:46|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":182:25:182:43|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 80MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 80MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 80MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 81MB peak: 83MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -5.72ns		 170 /        26
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":188:24:188:40|Instance "g0" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.58ns		 181 /        26
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.58ns		 181 /        26
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 83MB)

Warning: Found 10 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
1) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
2) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
3) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.x_latch[0]/I1
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un15_enabled_1/I0
    instance   CharacterDisplay.un15_enabled_1 (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled_1/O
    net        CharacterDisplay.un15_enabled_1
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
4) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
5) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
6) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
7) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I2
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
8) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
9) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 83MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          26         beamY[0]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 81MB peak: 83MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 81MB peak: 83MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 82MB peak: 83MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 82MB peak: 83MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 33.93ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 33.93ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:11:34 2015
#


Top view:               SimpleVGA
Requested Frequency:    29.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.989

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     29.5 MHz      25.0 MHz      33.934        39.923        -5.989      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             29.5 MHz      NA            33.934        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  33.934      -5.989  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -5.989
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -5.848
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -5.708
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -5.568
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -5.428
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -5.287
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -5.147
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -5.122
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -5.007
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -4.867
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                  Required           
Instance              Reference                        Type        Pin     Net                  Time         Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un28_r_8_rep1        33.829       -5.989
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un28_r_8             33.829       -5.989
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]     33.829       22.960
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       beamX_RNISO4T[7]     33.934       23.065
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       beamX_RNISO4T[7]     33.934       23.065
beamX[4]              PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]           33.829       24.604
beamY[3]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]           33.829       24.604
beamY[4]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]           33.829       24.604
beamY[7]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]           33.829       24.604
beamX[0]              PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]           33.829       24.611
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.817
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.989

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         32.276      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     32.402      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      I3       In      -         32.788      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      O        Out     0.316     33.103      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I3       In      -         34.474      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.316     34.790      -         
un30_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         36.161      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.540      -         
g0_1                                                       Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I1       In      -         37.911      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.400     38.310      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         39.817      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.923 is 12.850(32.2%) logic and 27.073(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.817
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.989

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         32.276      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     32.402      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      I3       In      -         32.788      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      O        Out     0.316     33.103      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I3       In      -         34.474      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.316     34.790      -         
un30_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         36.161      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.540      -         
g0_1                                                       Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                      SB_LUT4      I1       In      -         37.911      -         
TextOutputEnabled_RNO                                      SB_LUT4      O        Out     0.400     38.310      -         
un28_r_8                                                   Net          -        -       1.507     -           1         
TextOutputEnabled                                          SB_DFFE      D        In      -         39.817      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.923 is 12.850(32.2%) logic and 27.073(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.677
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.848

    Number of logic level(s):                49
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                   Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.268       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.654       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.033       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         7.938       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.195       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.209       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         8.862       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.177       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.548      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     10.997      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         11.902      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.160      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.174      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.826      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.142      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.513      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     14.961      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         15.867      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.124      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.138      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.790      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.106      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.477      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     18.926      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.831      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.088      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.102      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.755      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.070      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.441      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     22.890      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.795      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.053      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.067      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.719      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.035      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.406      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.854      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.759      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.017      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.031      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.683      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     28.999      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.370      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.819      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.724      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     31.981      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         31.995      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      I3       In      -         32.648      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      O        Out     0.316     32.963      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I3       In      -         34.334      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.316     34.650      -         
un30_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         36.021      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.400      -         
g0_1                                                       Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I1       In      -         37.770      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.400     38.170      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         39.677      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.782 is 12.723(32.0%) logic and 27.059(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.677
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.848

    Number of logic level(s):                49
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                   Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.268       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.654       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.033       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         7.938       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.195       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.209       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         8.862       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.177       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.548      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     10.997      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         11.902      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.160      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.174      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.826      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.142      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.513      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     14.961      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         15.867      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.124      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.138      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.790      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.106      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.477      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     18.926      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.831      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.088      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.102      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.755      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.070      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.441      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     22.890      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.795      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.053      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.067      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.719      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.035      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.406      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.854      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.759      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.017      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.031      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.683      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     28.999      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.370      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.819      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.724      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     31.981      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         31.995      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      I3       In      -         32.648      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      O        Out     0.316     32.963      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I3       In      -         34.334      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.316     34.650      -         
un30_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         36.021      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.400      -         
g0_1                                                       Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                      SB_LUT4      I1       In      -         37.770      -         
TextOutputEnabled_RNO                                      SB_LUT4      O        Out     0.400     38.170      -         
un28_r_8                                                   Net          -        -       1.507     -           1         
TextOutputEnabled                                          SB_DFFE      D        In      -         39.677      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.782 is 12.723(32.0%) logic and 27.059(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.771

    Number of logic level(s):                48
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.386     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292       SB_LUT4      I3       In      -         32.507      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292       SB_LUT4      O        Out     0.316     32.823      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I2       In      -         34.194      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.379     34.573      -         
un30_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         35.944      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.322      -         
g0_1                                                       Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I1       In      -         37.693      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.400     38.093      -         
un28_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         39.600      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.705 is 12.660(31.9%) logic and 27.045(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 82MB peak: 83MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        70 uses
SB_DFF          14 uses
SB_DFFE         12 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         180 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 180 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 180 = 180 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 38MB peak: 83MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Tue Jun 23 19:11:34 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 30 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	180
    Number of DFFs      	:	26
    Number of Carrys    	:	70
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_15/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_20/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_14/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_14/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_19/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_21/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_22/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_22/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	186
    Number of DFFs      	:	26
    Number of Carrys    	:	70

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	120
        CARRY Only       	:	15
        LUT with CARRY   	:	40
    LogicCells                  :	201/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.0 (sec)

Final Design Statistics
    Number of LUTs      	:	186
    Number of DFFs      	:	26
    Number of Carrys    	:	70
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	201/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 35.23 MHz | Target: 123.42 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 123.42 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 29.47 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 400
used logic cells: 201
Warning: LUT cascading ignored at 8,4,4
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 400
used logic cells: 201
Warning: LUT cascading ignored at 8,4,4
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_4_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_4_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_7_4_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_7_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_4_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_4_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_6_3_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_6_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_6_3_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_6_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_6_3_4/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_6_3_4/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_6_3_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 276 
I1212: Iteration  1 :    56 unrouted : 1 seconds
I1212: Iteration  2 :    18 unrouted : 0 seconds
I1212: Iteration  3 :    14 unrouted : 0 seconds
I1212: Iteration  4 :    12 unrouted : 0 seconds
I1212: Iteration  5 :    12 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 10 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_6_3_6/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_6_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_6_3_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_6_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_6_3_4/in3" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_6_3_4/in0" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_6_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_6_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_7_4_7/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_7_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_7/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_4_3/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_4_4/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_4_5/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_4_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_4_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_4_2/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:18:260:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":261:18:261:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":227:4:227:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":250:25:250:33|Referenced variable textpixel is not in sensitivity list
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 3 to 0 of CurrentChar(7 downto 0)  

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:16:35 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:16:35 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:16:35 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:16:36 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     209.8 MHz     4.766         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.1 MHz      19.957        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:16:37 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:46|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:43|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 82MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 82MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 82MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 83MB peak: 85MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -6.69ns		 275 /        42
   2		0h:00m:06s		    -5.29ns		 275 /        42
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[5]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[6]" with 8 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[2]" with 15 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[3]" with 15 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[4]" with 13 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":186:24:186:40|Instance "g0_8" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 5 Registers via timing driven replication
Added 3 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -3.18ns		 300 /        47
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -3.18ns		 300 /        47
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 86MB peak: 91MB)

Warning: Found 10 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
1) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
2) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
3) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.x_latch[0]/I1
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un15_enabled_1/I0
    instance   CharacterDisplay.un15_enabled_1 (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled_1/O
    net        CharacterDisplay.un15_enabled_1
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
4) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
5) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
6) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
7) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I2
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
8) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
9) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 86MB peak: 91MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          47         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 85MB peak: 91MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 85MB peak: 91MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 86MB peak: 91MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 86MB peak: 91MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 35.44ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 35.44ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:16:48 2015
#


Top view:               SimpleVGA
Requested Frequency:    28.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -6.254

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     28.2 MHz      24.0 MHz      35.439        41.693        -6.254      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             28.2 MHz      NA            35.439        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  35.439      -6.254  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -6.254
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -6.114
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -5.974
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -5.833
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -5.693
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -5.553
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -5.413
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -5.387
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -5.273
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -5.132
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required           
Instance              Reference                        Type        Pin     Net                 Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un29_r_8_rep1       35.334       -6.254
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un29_r_8            35.334       -6.254
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       OutputEnabled_0     35.334       23.525
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g        35.439       25.453
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g        35.439       25.453
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g        35.439       25.453
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g        35.439       25.453
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g        35.439       25.453
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g        35.439       25.453
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g        35.439       25.453
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      35.439
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.334

    - Propagation time:                      41.588
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.254

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           9         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.276      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.402      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      SB_LUT4      I3       In      -         32.788      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      SB_LUT4      O        Out     0.316     33.103      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      I3       In      -         34.474      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      O        Out     0.316     34.790      -         
g0_0_i_2_1                                                Net          -        -       1.371     -           1         
beamY_RNIFE1565[0]                                        SB_LUT4      I2       In      -         36.161      -         
beamY_RNIFE1565[0]                                        SB_LUT4      O        Out     0.351     36.512      -         
g0_0_i_2                                                  Net          -        -       1.371     -           1         
beamY_RNI3OEUNC[0]                                        SB_LUT4      I2       In      -         37.883      -         
beamY_RNI3OEUNC[0]                                        SB_LUT4      O        Out     0.379     38.261      -         
g0_1_0                                                    Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         39.632      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     40.081      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.588      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.693 is 13.249(31.8%) logic and 28.444(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      35.439
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.334

    - Propagation time:                      41.588
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.254

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           9         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.276      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.402      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      SB_LUT4      I3       In      -         32.788      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      SB_LUT4      O        Out     0.316     33.103      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      I3       In      -         34.474      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      O        Out     0.316     34.790      -         
g0_0_i_2_1                                                Net          -        -       1.371     -           1         
beamY_RNIFE1565[0]                                        SB_LUT4      I2       In      -         36.161      -         
beamY_RNIFE1565[0]                                        SB_LUT4      O        Out     0.351     36.512      -         
g0_0_i_2                                                  Net          -        -       1.371     -           1         
beamY_RNI3OEUNC[0]                                        SB_LUT4      I2       In      -         37.883      -         
beamY_RNI3OEUNC[0]                                        SB_LUT4      O        Out     0.379     38.261      -         
g0_1_0                                                    Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                     SB_LUT4      I0       In      -         39.632      -         
TextOutputEnabled_RNO                                     SB_LUT4      O        Out     0.449     40.081      -         
un29_r_8                                                  Net          -        -       1.507     -           1         
TextOutputEnabled                                         SB_DFFE      D        In      -         41.588      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.693 is 13.249(31.8%) logic and 28.444(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      35.439
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.334

    - Propagation time:                      41.448
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.114

    Number of logic level(s):                50
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                  Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           9         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I1       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.229     6.268       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      I2       In      -         6.654       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      O        Out     0.379     7.033       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         7.938       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     8.195       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         8.209       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      I3       In      -         8.862       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      O        Out     0.316     9.177       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      I0       In      -         10.548      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      O        Out     0.449     10.997      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         11.902      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.160      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.174      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      I3       In      -         12.826      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      O        Out     0.316     13.142      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      I0       In      -         14.513      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      O        Out     0.449     14.961      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         15.867      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.124      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.138      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      I3       In      -         16.790      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      O        Out     0.316     17.106      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      I0       In      -         18.477      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      O        Out     0.449     18.926      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         19.831      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.088      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.102      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      I3       In      -         20.755      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      O        Out     0.316     21.070      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      I0       In      -         22.441      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      O        Out     0.449     22.890      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         23.795      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.053      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.067      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      I3       In      -         24.719      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      O        Out     0.316     25.035      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      I0       In      -         26.406      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      O        Out     0.449     26.854      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.759      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.017      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.031      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      I3       In      -         28.683      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      O        Out     0.316     28.999      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.370      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     30.819      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.724      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     31.981      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         31.995      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      SB_LUT4      I3       In      -         32.648      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      SB_LUT4      O        Out     0.316     32.963      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      I3       In      -         34.334      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      O        Out     0.316     34.650      -         
g0_0_i_2_1                                                Net          -        -       1.371     -           1         
beamY_RNIFE1565[0]                                        SB_LUT4      I2       In      -         36.021      -         
beamY_RNIFE1565[0]                                        SB_LUT4      O        Out     0.351     36.371      -         
g0_0_i_2                                                  Net          -        -       1.371     -           1         
beamY_RNI3OEUNC[0]                                        SB_LUT4      I2       In      -         37.742      -         
beamY_RNI3OEUNC[0]                                        SB_LUT4      O        Out     0.379     38.121      -         
g0_1_0                                                    Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         39.492      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     39.941      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.448      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.553 is 13.123(31.6%) logic and 28.430(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      35.439
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.334

    - Propagation time:                      41.448
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.114

    Number of logic level(s):                50
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                  Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           9         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I1       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.229     6.268       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      I2       In      -         6.654       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      O        Out     0.379     7.033       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         7.938       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     8.195       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         8.209       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      I3       In      -         8.862       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      O        Out     0.316     9.177       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      I0       In      -         10.548      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      O        Out     0.449     10.997      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         11.902      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.160      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.174      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      I3       In      -         12.826      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      O        Out     0.316     13.142      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      I0       In      -         14.513      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      O        Out     0.449     14.961      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         15.867      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.124      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.138      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      I3       In      -         16.790      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      O        Out     0.316     17.106      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      I0       In      -         18.477      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      O        Out     0.449     18.926      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         19.831      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.088      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.102      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      I3       In      -         20.755      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      O        Out     0.316     21.070      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      I0       In      -         22.441      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      O        Out     0.449     22.890      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         23.795      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.053      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.067      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      I3       In      -         24.719      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      O        Out     0.316     25.035      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      I0       In      -         26.406      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      O        Out     0.449     26.854      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.759      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.017      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.031      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      I3       In      -         28.683      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      O        Out     0.316     28.999      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.370      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     30.819      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.724      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     31.981      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         31.995      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      SB_LUT4      I3       In      -         32.648      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      SB_LUT4      O        Out     0.316     32.963      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      I3       In      -         34.334      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      O        Out     0.316     34.650      -         
g0_0_i_2_1                                                Net          -        -       1.371     -           1         
beamY_RNIFE1565[0]                                        SB_LUT4      I2       In      -         36.021      -         
beamY_RNIFE1565[0]                                        SB_LUT4      O        Out     0.351     36.371      -         
g0_0_i_2                                                  Net          -        -       1.371     -           1         
beamY_RNI3OEUNC[0]                                        SB_LUT4      I2       In      -         37.742      -         
beamY_RNI3OEUNC[0]                                        SB_LUT4      O        Out     0.379     38.121      -         
g0_1_0                                                    Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                     SB_LUT4      I0       In      -         39.492      -         
TextOutputEnabled_RNO                                     SB_LUT4      O        Out     0.449     39.941      -         
un29_r_8                                                  Net          -        -       1.507     -           1         
TextOutputEnabled                                         SB_DFFE      D        In      -         41.448      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.553 is 13.123(31.6%) logic and 28.430(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      35.439
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.334

    - Propagation time:                      41.371
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.037

    Number of logic level(s):                49
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           9         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG        Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0     SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0     SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0     SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0     SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0     SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.386     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292      SB_LUT4      I3       In      -         32.507      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292      SB_LUT4      O        Out     0.316     32.823      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      I2       In      -         34.194      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI2KG265      SB_LUT4      O        Out     0.379     34.573      -         
g0_0_i_2_1                                                Net          -        -       1.371     -           1         
beamY_RNIFE1565[0]                                        SB_LUT4      I2       In      -         35.944      -         
beamY_RNIFE1565[0]                                        SB_LUT4      O        Out     0.351     36.294      -         
g0_0_i_2                                                  Net          -        -       1.371     -           1         
beamY_RNI3OEUNC[0]                                        SB_LUT4      I2       In      -         37.665      -         
beamY_RNI3OEUNC[0]                                        SB_LUT4      O        Out     0.379     38.044      -         
g0_1_0                                                    Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         39.415      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     39.864      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.371      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.476 is 13.060(31.5%) logic and 28.416(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 86MB peak: 91MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        124 uses
SB_DFF          16 uses
SB_DFFE         31 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         303 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 303 (23%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 303 = 303 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 39MB peak: 91MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Tue Jun 23 19:16:48 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 32 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	303
    Number of DFFs      	:	47
    Number of Carrys    	:	124
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	13
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	30
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_14/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_19/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_18/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_20/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_21/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_21/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	334
    Number of DFFs      	:	47
    Number of Carrys    	:	126

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	203
        CARRY Only       	:	25
        LUT with CARRY   	:	84
    LogicCells                  :	359/1280
    PLBs                        :	55/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.7 (sec)

Final Design Statistics
    Number of LUTs      	:	334
    Number of DFFs      	:	47
    Number of Carrys    	:	126
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	359/1280
    PLBs                        :	62/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 30.77 MHz | Target: 118.16 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 118.16 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 28.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 701
used logic cells: 359
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 701
used logic cells: 359
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_4_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_8_2_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_8_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_4_3/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_8_4_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_8_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_4_0/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_3_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_5_7/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_3_4/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_3_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 477 
I1212: Iteration  1 :   129 unrouted : 1 seconds
I1212: Iteration  2 :    25 unrouted : 0 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     3 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 17 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_3_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_3_7/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_3_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_3_4/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_8_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/in3" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/in3" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_8_2_7/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_8_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_4_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_8_4_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_8_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_5_7/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_4_3/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_4_3/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":265:18:265:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":231:8:231:15|Signal visiblex in the sensitivity list is not used in the process
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":232:8:232:15|Signal visibley in the sensitivity list is not used in the process
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register visibleY_4(9 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register visibleX_4(9 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 3 to 0 of CurrentChar(7 downto 0)  

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:26:10 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:26:10 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:26:10 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:26:11 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     15.9 MHz      62.806        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             3.8 MHz       263.005       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:26:12 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:46|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:43|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 80MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 80MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 80MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 82MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -5.23ns		 167 /        27
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":186:24:186:40|Instance "g0_2" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -3.34ns		 234 /        27
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -3.34ns		 234 /        27
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 85MB peak: 89MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
1) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
2) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
3) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.y_latch[1]/I1
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
4) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
5) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un15_enabled_25/I1
    instance   CharacterDisplay.un15_enabled_25 (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled_25/O
    net        N_222
    input  pin CharacterDisplay.x_1_sqmuxa/I2
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.x_latch[0]/I1
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[1]/I0
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 85MB peak: 89MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          27         beamY[0]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 83MB peak: 89MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 83MB peak: 89MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 84MB peak: 89MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 84MB peak: 89MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNIDAUE (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 34.04ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 34.04ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:26:23 2015
#


Top view:               SimpleVGA
Requested Frequency:    29.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -6.007

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     29.4 MHz      25.0 MHz      34.041        40.049        -6.007      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             29.4 MHz      NA            34.041        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  34.041      -6.007  |  No paths    -      |  17.021      11.120  |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -6.007
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -5.867
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -5.727
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -5.587
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -5.447
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -5.306
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -5.166
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -5.140
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -5.026
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -4.886
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                  Required           
Instance              Reference                        Type        Pin     Net                  Time         Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un29_r_8_rep1        33.936       -6.007
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un29_r_8             33.936       -6.007
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_3              16.916       11.120
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       OutputEnabled_0      33.936       21.381
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       beamX_RNISO4T[7]     34.041       23.172
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       beamX_RNISO4T[7]     34.041       23.172
beamX[4]              PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]           33.936       24.712
beamX[0]              PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]           33.936       24.719
beamX[10]             PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[10]          33.936       24.747
beamY[3]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]           33.936       26.314
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.041
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.936

    - Propagation time:                      39.944
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.007

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.419       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       0.905     -           3         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I1       In      -         8.324       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.229     8.553       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.567       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.693       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         9.079       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     9.395       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         10.766      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     11.214      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         12.120      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.377      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.391      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.517      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.531      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.657      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         13.043      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     13.359      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         14.730      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     15.179      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         16.084      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.341      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.355      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.482      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.496      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.622      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         17.008      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     17.323      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         18.694      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     19.143      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         20.048      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.306      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.320      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.446      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.460      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.586      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      I3       In      -         20.972      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      O        Out     0.316     21.288      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      I0       In      -         22.659      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      O        Out     0.449     23.107      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         24.012      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.270      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.284      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.410      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.424      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.550      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      I3       In      -         24.936      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      O        Out     0.316     25.252      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      I0       In      -         26.623      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      O        Out     0.449     27.072      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.977      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.234      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.248      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.374      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.388      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.515      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      I3       In      -         28.901      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      O        Out     0.316     29.216      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.587      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     31.036      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.941      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     32.199      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         32.212      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.339      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.353      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.479      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      I3       In      -         32.865      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      O        Out     0.316     33.181      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      I3       In      -         34.551      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      O        Out     0.316     34.867      -         
un31_rlt6_0_0                                             Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                        SB_LUT4      I2       In      -         36.238      -         
beamY_RNIIM2I65[0]                                        SB_LUT4      O        Out     0.379     36.617      -         
g0_1                                                      Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         37.988      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     38.437      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         39.944      -         
========================================================================================================================
Total path delay (propagation time + setup) of 40.049 is 12.962(32.4%) logic and 27.087(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      34.041
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.936

    - Propagation time:                      39.944
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.007

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.419       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       0.905     -           3         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I1       In      -         8.324       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.229     8.553       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.567       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.693       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         9.079       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     9.395       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         10.766      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     11.214      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         12.120      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.377      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.391      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.517      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.531      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.657      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         13.043      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     13.359      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         14.730      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     15.179      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         16.084      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.341      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.355      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.482      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.496      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.622      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         17.008      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     17.323      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         18.694      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     19.143      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         20.048      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.306      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.320      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.446      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.460      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.586      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      I3       In      -         20.972      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      O        Out     0.316     21.288      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      I0       In      -         22.659      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      O        Out     0.449     23.107      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         24.012      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.270      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.284      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.410      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.424      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.550      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      I3       In      -         24.936      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      O        Out     0.316     25.252      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      I0       In      -         26.623      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      O        Out     0.449     27.072      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.977      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.234      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.248      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.374      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.388      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.515      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      I3       In      -         28.901      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      O        Out     0.316     29.216      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.587      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     31.036      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.941      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     32.199      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         32.212      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.339      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.353      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.479      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      I3       In      -         32.865      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      O        Out     0.316     33.181      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      I3       In      -         34.551      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      O        Out     0.316     34.867      -         
un31_rlt6_0_0                                             Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                        SB_LUT4      I2       In      -         36.238      -         
beamY_RNIIM2I65[0]                                        SB_LUT4      O        Out     0.379     36.617      -         
g0_1                                                      Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                     SB_LUT4      I0       In      -         37.988      -         
TextOutputEnabled_RNO                                     SB_LUT4      O        Out     0.449     38.437      -         
un29_r_8                                                  Net          -        -       1.507     -           1         
TextOutputEnabled                                         SB_DFFE      D        In      -         39.944      -         
========================================================================================================================
Total path delay (propagation time + setup) of 40.049 is 12.962(32.4%) logic and 27.087(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      34.041
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.936

    - Propagation time:                      39.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.867

    Number of logic level(s):                50
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                  Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.279       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       0.905     -           3         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I1       In      -         8.184       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.229     8.413       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.427       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.553       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         8.939       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     9.255       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         10.626      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     11.074      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         11.979      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.237      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.251      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.377      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.391      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.517      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         12.903      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     13.219      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         14.590      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     15.039      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         15.944      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.201      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.215      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.341      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.355      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.482      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         16.868      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     17.183      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         18.554      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     19.003      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         19.908      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.165      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.179      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.306      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.320      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.446      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      I3       In      -         20.832      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      O        Out     0.316     21.147      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      I0       In      -         22.518      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      O        Out     0.449     22.967      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         23.872      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.130      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.144      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.270      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.284      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.410      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      I3       In      -         24.796      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      O        Out     0.316     25.112      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      I0       In      -         26.483      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      O        Out     0.449     26.932      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.837      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.094      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.108      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.234      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.248      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.374      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      I3       In      -         28.760      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      O        Out     0.316     29.076      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.447      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     30.896      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.801      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     32.058      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         32.072      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.199      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.212      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.339      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      I3       In      -         32.725      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      O        Out     0.316     33.040      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      I3       In      -         34.411      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      O        Out     0.316     34.727      -         
un31_rlt6_0_0                                             Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                        SB_LUT4      I2       In      -         36.098      -         
beamY_RNIIM2I65[0]                                        SB_LUT4      O        Out     0.379     36.477      -         
g0_1                                                      Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         37.848      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     38.296      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         39.803      -         
========================================================================================================================
Total path delay (propagation time + setup) of 39.909 is 12.836(32.2%) logic and 27.073(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.041
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.936

    - Propagation time:                      39.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.867

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.274       -         
un5_vx_cry_8_c_RNI9FD_1                                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.279       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       0.905     -           3         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I1       In      -         8.184       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.229     8.413       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.427       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.553       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         8.939       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     9.255       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         10.626      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     11.074      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         11.979      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.237      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.251      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.377      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.391      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.517      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         12.903      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     13.219      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         14.590      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     15.039      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         15.944      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.201      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.215      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.341      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.355      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.482      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         16.868      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     17.183      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         18.554      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     19.003      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         19.908      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.165      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.179      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.306      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.320      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.446      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      I3       In      -         20.832      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      O        Out     0.316     21.147      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      I0       In      -         22.518      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      O        Out     0.449     22.967      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         23.872      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.130      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.144      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.270      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.284      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.410      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      I3       In      -         24.796      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      O        Out     0.316     25.112      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      I0       In      -         26.483      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      O        Out     0.449     26.932      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.837      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.094      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.108      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.234      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.248      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.374      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      I3       In      -         28.760      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      O        Out     0.316     29.076      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.447      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     30.896      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.801      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     32.058      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         32.072      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.199      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.212      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.339      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      I3       In      -         32.725      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      O        Out     0.316     33.040      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      I3       In      -         34.411      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      O        Out     0.316     34.727      -         
un31_rlt6_0_0                                             Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                        SB_LUT4      I2       In      -         36.098      -         
beamY_RNIIM2I65[0]                                        SB_LUT4      O        Out     0.379     36.477      -         
g0_1                                                      Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I0       In      -         37.848      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.449     38.296      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         39.803      -         
========================================================================================================================
Total path delay (propagation time + setup) of 39.909 is 12.836(32.2%) logic and 27.073(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.041
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.936

    - Propagation time:                      39.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.867

    Number of logic level(s):                50
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                  Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.316     7.279       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       0.905     -           3         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I1       In      -         8.184       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.229     8.413       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         8.427       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     8.553       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         8.939       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     9.255       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         10.626      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     11.074      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         11.979      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     12.237      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         12.251      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     12.377      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         12.391      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     12.517      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         12.903      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     13.219      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         14.590      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     15.039      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         15.944      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     16.201      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         16.215      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     16.341      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         16.355      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     16.482      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         16.868      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     17.183      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         18.554      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     19.003      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         19.908      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     20.165      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         20.179      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     20.306      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         20.320      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     20.446      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      I3       In      -         20.832      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       SB_LUT4      O        Out     0.316     21.147      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      I0       In      -         22.518      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL2SGD_0     SB_LUT4      O        Out     0.449     22.967      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         23.872      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     24.130      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         24.144      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     24.270      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         24.284      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     24.410      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      I3       In      -         24.796      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       SB_LUT4      O        Out     0.316     25.112      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      I0       In      -         26.483      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIE5TGO_0     SB_LUT4      O        Out     0.449     26.932      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         27.837      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     28.094      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         28.108      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     28.234      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         28.248      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     28.374      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      I3       In      -         28.760      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      SB_LUT4      O        Out     0.316     29.076      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI1F5UF1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         30.447      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     30.896      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         31.801      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     32.058      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         32.072      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     32.199      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         32.212      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     32.339      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      I3       In      -         32.725      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      SB_LUT4      O        Out     0.316     33.040      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2NCRS2      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      I3       In      -         34.411      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNI5SHF65      SB_LUT4      O        Out     0.316     34.727      -         
un31_rlt6_0_0                                             Net          -        -       1.371     -           1         
beamY_RNIIM2I65[0]                                        SB_LUT4      I2       In      -         36.098      -         
beamY_RNIIM2I65[0]                                        SB_LUT4      O        Out     0.379     36.477      -         
g0_1                                                      Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                     SB_LUT4      I0       In      -         37.848      -         
TextOutputEnabled_RNO                                     SB_LUT4      O        Out     0.449     38.296      -         
un29_r_8                                                  Net          -        -       1.507     -           1         
TextOutputEnabled                                         SB_DFFE      D        In      -         39.803      -         
========================================================================================================================
Total path delay (propagation time + setup) of 39.909 is 12.836(32.2%) logic and 27.073(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 84MB peak: 89MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        71 uses
SB_DFF          14 uses
SB_DFFE         12 uses
SB_DFFN         1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         232 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 232 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 232 = 232 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 38MB peak: 89MB)

Process took 0h:00m:11s realtime, 0h:00m:09s cputime
# Tue Jun 23 19:26:24 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 32 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	232
    Number of DFFs      	:	27
    Number of Carrys    	:	71
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_10/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_14/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_10/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_18/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_10/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_17/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_19/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_20/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_20/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	237
    Number of DFFs      	:	27
    Number of Carrys    	:	71

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	169
        CARRY Only       	:	15
        LUT with CARRY   	:	41
    LogicCells                  :	252/1280
    PLBs                        :	37/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.9 (sec)

Final Design Statistics
    Number of LUTs      	:	237
    Number of DFFs      	:	27
    Number of Carrys    	:	71
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	252/1280
    PLBs                        :	44/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 32.85 MHz | Target: 123.02 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 123.02 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 29.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 473
used logic cells: 252
Warning: LUT cascading ignored at 11,4,2
Warning: LUT cascading ignored at 11,4,5
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 473
used logic cells: 252
Warning: LUT cascading ignored at 11,4,2
Warning: LUT cascading ignored at 11,4,5
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_12_4_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_12_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_12_3_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_12_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_12_3_3/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_12_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_12_4_1/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_12_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_12_4_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_12_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_LC_12_5_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_LC_12_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_12_3_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_12_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un8_pixel_0__un8_pixel_2_5__m1_LC_12_5_1/in1" to pin "CharacterDisplay.un8_pixel_0__un8_pixel_2_5__m1_LC_12_5_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_12_3_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_12_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_11_4_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_11_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_11_4_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_11_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_11_3_2/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_11_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_11_3_2/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_11_3_2/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 331 
I1212: Iteration  1 :    56 unrouted : 1 seconds
I1212: Iteration  2 :    16 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_12_3_4/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_12_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_12_3_3/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_12_3_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_12_4_7/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_12_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_11_4_2/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_11_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_11_4_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_11_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE_LC_11_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_12_3_2/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_12_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_LC_12_5_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_LC_12_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_12_3_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_12_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un8_pixel_0__un8_pixel_2_5__m1_LC_12_5_1/in1" to pin "CharacterDisplay.un8_pixel_0__un8_pixel_2_5__m1_LC_12_5_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_12_4_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_12_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_12_4_1/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_12_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_11_3_2/in3" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_11_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_11_3_2/in0" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_11_3_2/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":265:18:265:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":231:8:231:15|Signal visiblex in the sensitivity list is not used in the process
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":232:8:232:15|Signal visibley in the sensitivity list is not used in the process
@W: CD638 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":93:11:93:19|Signal textpixel is undriven 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register visibleY_4(9 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register visibleX_4(9 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register OutputEnabled_4  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 3 to 0 of CurrentChar(7 downto 0)  

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:29:54 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:29:55 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:29:55 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:29:56 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     211.3 MHz     4.733         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.5 MHz      19.819        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:29:57 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:46|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:43|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 79MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 80MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 80MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 80MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 82MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -6.21ns		 165 /        25
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":186:24:186:40|Instance "g0" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -2.76ns		 270 /        25
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -2.76ns		 271 /        25
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 93MB peak: 99MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
1) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
2) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un15_enabled/I0
    instance   CharacterDisplay.un15_enabled (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled/O
    net        CharacterDisplay.un15_enabled_0
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
3) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.y_latch[1]/I1
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
4) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
5) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un15_enabled_1_0/I1
    instance   CharacterDisplay.un15_enabled_1_0 (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled_1_0/O
    net        CharacterDisplay.un15_enabled_1_0
    input  pin CharacterDisplay.un15_enabled/I1
    instance   CharacterDisplay.un15_enabled (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled/O
    net        CharacterDisplay.un15_enabled_0
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.x_latch[0]/I1
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[1]/I0
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
7) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
8) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 93MB peak: 99MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          25         beamY[0]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 89MB peak: 99MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 89MB peak: 99MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 90MB peak: 99MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 90MB peak: 99MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNIDAUE (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNIC2H7/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNIC2H7 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNIC2H7/O
    net        CharacterDisplay.un15_enabled_0
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNIDAUE/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
7) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
8) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 35.43ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 35.43ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:30:12 2015
#


Top view:               SimpleVGA
Requested Frequency:    28.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -6.252

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     28.2 MHz      24.0 MHz      35.428        41.680        -6.252      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             28.2 MHz      NA            35.428        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  35.428      -6.252  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -6.252
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -6.112
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -5.972
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -5.831
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -5.691
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -5.551
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -5.411
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -5.385
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -5.271
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -5.130
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                  Required           
Instance              Reference                        Type        Pin     Net                  Time         Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un29_r_8_rep1        35.323       -6.252
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un29_r_8             35.323       -6.252
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       beamX_RNISO4T[7]     35.428       24.496
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       beamX_RNISO4T[7]     35.428       24.496
beamY[3]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]           35.323       25.972
beamY[4]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]           35.323       25.972
beamY[7]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]           35.323       25.972
beamY[0]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[0]           35.323       25.979
beamY[1]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[1]           35.323       26.007
beamY[9]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]           35.323       26.007
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      35.428
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.323

    - Propagation time:                      41.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.252

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.287     7.391       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      I0       In      -         8.762       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      O        Out     0.449     9.211       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.759      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     11.075      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.446      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.895      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.800      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.211      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.338      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         14.724      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     15.039      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         16.410      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     16.859      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.764      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.176      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.302      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         18.688      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     19.003      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         20.374      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     20.823      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.728      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.140      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.266      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      I3       In      -         22.652      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      O        Out     0.316     22.968      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      I0       In      -         24.339      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      O        Out     0.449     24.788      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.692      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.104      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.230      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      I3       In      -         26.616      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      O        Out     0.316     26.932      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      I0       In      -         28.303      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      O        Out     0.449     28.752      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.657      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.069      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.195      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      I3       In      -         30.581      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      O        Out     0.316     30.896      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.267      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.716      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.621      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.033      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.159      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      I3       In      -         34.545      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      O        Out     0.316     34.861      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      I3       In      -         36.232      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      O        Out     0.316     36.547      -         
un31_rlt6_0_0_0                                           Net          -        -       1.371     -           1         
beamY_RNIUK6P85[0]                                        SB_LUT4      I2       In      -         37.918      -         
beamY_RNIUK6P85[0]                                        SB_LUT4      O        Out     0.379     38.297      -         
g0_2_1                                                    Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I1       In      -         39.668      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.400     40.068      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.575      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.680 is 13.236(31.8%) logic and 28.444(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      35.428
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.323

    - Propagation time:                      41.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.252

    Number of logic level(s):                51
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.591       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.717       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         7.103       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.287     7.391       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      I0       In      -         8.762       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      O        Out     0.449     9.211       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         10.116      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.373      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.759      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     11.075      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.446      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.895      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.800      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.211      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.338      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         14.724      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     15.039      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         16.410      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     16.859      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.764      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.176      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.302      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         18.688      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     19.003      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         20.374      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     20.823      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.728      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.140      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.266      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      I3       In      -         22.652      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      O        Out     0.316     22.968      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      I0       In      -         24.339      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      O        Out     0.449     24.788      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.692      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         26.104      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.230      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      I3       In      -         26.616      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      O        Out     0.316     26.932      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      I0       In      -         28.303      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      O        Out     0.449     28.752      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.657      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         30.069      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.195      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      I3       In      -         30.581      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      O        Out     0.316     30.896      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.267      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.716      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.621      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         34.033      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.159      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      I3       In      -         34.545      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      O        Out     0.316     34.861      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      I3       In      -         36.232      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      O        Out     0.316     36.547      -         
un31_rlt6_0_0_0                                           Net          -        -       1.371     -           1         
beamY_RNIUK6P85[0]                                        SB_LUT4      I2       In      -         37.918      -         
beamY_RNIUK6P85[0]                                        SB_LUT4      O        Out     0.379     38.297      -         
g0_2_1                                                    Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                     SB_LUT4      I1       In      -         39.668      -         
TextOutputEnabled_RNO                                     SB_LUT4      O        Out     0.400     40.068      -         
un29_r_8                                                  Net          -        -       1.507     -           1         
TextOutputEnabled                                         SB_DFFE      D        In      -         41.575      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.680 is 13.236(31.8%) logic and 28.444(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      35.428
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.323

    - Propagation time:                      41.434
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.112

    Number of logic level(s):                50
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                  Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      O        Out     0.316     36.407      -         
un31_rlt6_0_0_0                                           Net          -        -       1.371     -           1         
beamY_RNIUK6P85[0]                                        SB_LUT4      I2       In      -         37.778      -         
beamY_RNIUK6P85[0]                                        SB_LUT4      O        Out     0.379     38.157      -         
g0_2_1                                                    Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I1       In      -         39.528      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.400     39.927      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.434      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.540 is 13.110(31.6%) logic and 28.430(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      35.428
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.323

    - Propagation time:                      41.434
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.112

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                  SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                    Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                              Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                   SB_LUT4      O        Out     0.449     5.274       -         
un5_vx_cry_8_c_RNI9FD_0                                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     I0       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.258     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      O        Out     0.316     36.407      -         
un31_rlt6_0_0_0                                           Net          -        -       1.371     -           1         
beamY_RNIUK6P85[0]                                        SB_LUT4      I2       In      -         37.778      -         
beamY_RNIUK6P85[0]                                        SB_LUT4      O        Out     0.379     38.157      -         
g0_2_1                                                    Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                        SB_LUT4      I1       In      -         39.528      -         
CurrentChar_RNO[4]                                        SB_LUT4      O        Out     0.400     39.927      -         
un29_r_8_rep1                                             Net          -        -       1.507     -           1         
CurrentChar[4]                                            SB_DFFE      D        In      -         41.434      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.540 is 13.110(31.6%) logic and 28.430(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      35.428
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         35.323

    - Propagation time:                      41.434
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.112

    Number of logic level(s):                50
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                  SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                  Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                            SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                            SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                              Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                            SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                            SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                              Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                            SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                            SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                              Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                            SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                            SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                              Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                            SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                            SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                              Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                            SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                            SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                              Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                            SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                            SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                              Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                            SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                            SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                              Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                     SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                     Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_1                                   SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     I0       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                SB_CARRY     CO       Out     0.258     6.297       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CI       In      -         6.311       -         
c_if_generate_plus\.mult1_un26_sum_cry_3_c                SB_CARRY     CO       Out     0.126     6.437       -         
c_if_generate_plus\.mult1_un26_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CI       In      -         6.451       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c                SB_CARRY     CO       Out     0.126     6.577       -         
c_if_generate_plus\.mult1_un26_sum_cry_4                  Net          -        -       0.386     -           3         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      I3       In      -         6.963       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        SB_LUT4      O        Out     0.287     7.251       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      I0       In      -         8.622       -         
c_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIVUFF_0      SB_LUT4      O        Out     0.449     9.070       -         
c_if_generate_plus\.mult1_un26_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     I0       In      -         9.976       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.258     10.233      -         
c_if_generate_plus\.mult1_un33_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      I3       In      -         10.619      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       SB_LUT4      O        Out     0.316     10.935      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      I0       In      -         12.306      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNI3J351_0     SB_LUT4      O        Out     0.449     12.754      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     I0       In      -         13.659      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                SB_CARRY     CO       Out     0.258     13.917      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CI       In      -         13.931      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                SB_CARRY     CO       Out     0.126     14.057      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CI       In      -         14.071      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.126     14.197      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      I3       In      -         14.583      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       SB_LUT4      O        Out     0.316     14.899      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      I0       In      -         16.270      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIVI3M2_0     SB_LUT4      O        Out     0.449     16.719      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     I0       In      -         17.624      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                SB_CARRY     CO       Out     0.258     17.881      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CI       In      -         17.895      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                SB_CARRY     CO       Out     0.126     18.021      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CI       In      -         18.035      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                SB_CARRY     CO       Out     0.126     18.162      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      I3       In      -         18.548      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       SB_LUT4      O        Out     0.316     18.863      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      I0       In      -         20.234      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIT4JQ5_0     SB_LUT4      O        Out     0.449     20.683      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     I0       In      -         21.588      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                SB_CARRY     CO       Out     0.258     21.846      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CI       In      -         21.860      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                SB_CARRY     CO       Out     0.126     21.986      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CI       In      -         22.000      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                SB_CARRY     CO       Out     0.126     22.126      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      I3       In      -         22.512      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       SB_LUT4      O        Out     0.316     22.828      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB       Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      I0       In      -         24.198      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIPLBAB_0     SB_LUT4      O        Out     0.449     24.647      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     I0       In      -         25.552      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                SB_CARRY     CO       Out     0.258     25.810      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CI       In      -         25.824      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                SB_CARRY     CO       Out     0.126     25.950      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CI       In      -         25.964      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                SB_CARRY     CO       Out     0.126     26.090      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      I3       In      -         26.476      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       SB_LUT4      O        Out     0.316     26.792      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      I0       In      -         28.163      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIIOCAM_0     SB_LUT4      O        Out     0.449     28.612      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                   Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     I0       In      -         29.517      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                SB_CARRY     CO       Out     0.258     29.774      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CI       In      -         29.788      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                SB_CARRY     CO       Out     0.126     29.914      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CI       In      -         29.928      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                SB_CARRY     CO       Out     0.126     30.055      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      I3       In      -         30.441      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      SB_LUT4      O        Out     0.316     30.756      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI9L4HB1      Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      I0       In      -         32.127      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_inv            SB_LUT4      O        Out     0.449     32.576      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                   Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     I0       In      -         33.481      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                SB_CARRY     CO       Out     0.258     33.738      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                  Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CI       In      -         33.752      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                SB_CARRY     CO       Out     0.126     33.879      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                  Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CI       In      -         33.893      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                SB_CARRY     CO       Out     0.126     34.019      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                  Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      I3       In      -         34.405      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      SB_LUT4      O        Out     0.316     34.720      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI2S1M53      Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      I3       In      -         36.091      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIHQLM85      SB_LUT4      O        Out     0.316     36.407      -         
un31_rlt6_0_0_0                                           Net          -        -       1.371     -           1         
beamY_RNIUK6P85[0]                                        SB_LUT4      I2       In      -         37.778      -         
beamY_RNIUK6P85[0]                                        SB_LUT4      O        Out     0.379     38.157      -         
g0_2_1                                                    Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                     SB_LUT4      I1       In      -         39.528      -         
TextOutputEnabled_RNO                                     SB_LUT4      O        Out     0.400     39.927      -         
un29_r_8                                                  Net          -        -       1.507     -           1         
TextOutputEnabled                                         SB_DFFE      D        In      -         41.434      -         
========================================================================================================================
Total path delay (propagation time + setup) of 41.540 is 13.110(31.6%) logic and 28.430(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 90MB peak: 99MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        71 uses
SB_DFF          13 uses
SB_DFFE         12 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         272 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (1%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 272 (21%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 272 = 272 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 40MB peak: 99MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Tue Jun 23 19:30:12 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 35 seconds
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":265:18:265:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":231:8:231:15|Signal visiblex in the sensitivity list is not used in the process
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":232:8:232:15|Signal visibley in the sensitivity list is not used in the process
@W: CD638 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":93:11:93:19|Signal textpixel is undriven 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register visibleY_4(9 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register visibleX_4(9 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register OutputEnabled_4  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 3 to 0 of CurrentChar(7 downto 0)  

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:30:44 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:30:44 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:30:44 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:30:46 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     211.3 MHz     4.733         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.5 MHz      19.819        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:30:47 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:46|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:43|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 79MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 80MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 80MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 80MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 81MB peak: 83MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -5.72ns		 170 /        25
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":186:24:186:40|Instance "g0" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.58ns		 181 /        25
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.58ns		 181 /        25
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 83MB)

Warning: Found 10 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
1) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un15_enabled/I0
    instance   CharacterDisplay.un15_enabled (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled/O
    net        CharacterDisplay.un15_enabled_0
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
2) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
3) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.x_latch[0]/I1
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un15_enabled_1_0/I0
    instance   CharacterDisplay.un15_enabled_1_0 (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled_1_0/O
    net        CharacterDisplay.un15_enabled_1_0
    input  pin CharacterDisplay.un15_enabled/I1
    instance   CharacterDisplay.un15_enabled (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled/O
    net        CharacterDisplay.un15_enabled_0
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
4) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
5) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
6) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
7) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.un15_enabled/I2
    instance   CharacterDisplay.un15_enabled (cell SB_LUT4)
    output pin CharacterDisplay.un15_enabled/O
    net        CharacterDisplay.un15_enabled_0
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
8) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
9) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 83MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          25         beamY[0]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 81MB peak: 83MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 81MB peak: 83MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 82MB peak: 83MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 82MB peak: 83MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI8H93/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI8H93 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI8H93/O
    net        CharacterDisplay.un15_enabled_0
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
7) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
8) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 33.93ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 33.93ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:30:55 2015
#


Top view:               SimpleVGA
Requested Frequency:    29.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.989

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     29.5 MHz      25.0 MHz      33.934        39.923        -5.989      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             29.5 MHz      NA            33.934        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  33.934      -5.989  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -5.989
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -5.848
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -5.708
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -5.568
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -5.428
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -5.287
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -5.147
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -5.122
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -5.007
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -4.867
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                  Required           
Instance              Reference                        Type        Pin     Net                  Time         Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un29_r_8_rep1        33.829       -5.989
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un29_r_8             33.829       -5.989
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       beamX_RNISO4T[7]     33.934       23.002
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       beamX_RNISO4T[7]     33.934       23.002
beamY[3]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]           33.829       24.478
beamY[4]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]           33.829       24.478
beamY[7]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]           33.829       24.478
beamY[0]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[0]           33.829       24.485
beamY[1]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[1]           33.829       24.513
beamY[9]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]           33.829       24.513
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.817
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.989

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         32.276      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     32.402      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      I3       In      -         32.788      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      O        Out     0.316     33.103      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I3       In      -         34.474      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.316     34.790      -         
un31_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         36.161      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.540      -         
g0_1                                                       Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I1       In      -         37.911      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.400     38.310      -         
un29_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         39.817      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.923 is 12.850(32.2%) logic and 27.073(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.817
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.989

    Number of logic level(s):                50
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         32.276      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     32.402      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      I3       In      -         32.788      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      O        Out     0.316     33.103      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I3       In      -         34.474      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.316     34.790      -         
un31_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         36.161      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.540      -         
g0_1                                                       Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                      SB_LUT4      I1       In      -         37.911      -         
TextOutputEnabled_RNO                                      SB_LUT4      O        Out     0.400     38.310      -         
un29_r_8                                                   Net          -        -       1.507     -           1         
TextOutputEnabled                                          SB_DFFE      D        In      -         39.817      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.923 is 12.850(32.2%) logic and 27.073(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.677
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.848

    Number of logic level(s):                49
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                   Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.268       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.654       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.033       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         7.938       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.195       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.209       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         8.862       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.177       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.548      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     10.997      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         11.902      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.160      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.174      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.826      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.142      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.513      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     14.961      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         15.867      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.124      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.138      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.790      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.106      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.477      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     18.926      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.831      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.088      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.102      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.755      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.070      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.441      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     22.890      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.795      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.053      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.067      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.719      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.035      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.406      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.854      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.759      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.017      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.031      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.683      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     28.999      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.370      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.819      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.724      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     31.981      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         31.995      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      I3       In      -         32.648      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      O        Out     0.316     32.963      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I3       In      -         34.334      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.316     34.650      -         
un31_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         36.021      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.400      -         
g0_1                                                       Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I1       In      -         37.770      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.400     38.170      -         
un29_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         39.677      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.782 is 12.723(32.0%) logic and 27.059(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.677
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.848

    Number of logic level(s):                49
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                   Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.314       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.134       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.039       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.268       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.654       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.033       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         7.938       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.195       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.209       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         8.862       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.177       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.548      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     10.997      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         11.902      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.160      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.174      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.826      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.142      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.513      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     14.961      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         15.867      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.124      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.138      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.790      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.106      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.477      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     18.926      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.831      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.088      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.102      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.755      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.070      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.441      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     22.890      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.795      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.053      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.067      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.719      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.035      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.406      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.854      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.759      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.017      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.031      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.683      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     28.999      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.370      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.819      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.724      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     31.981      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CI       In      -         31.995      -         
c_if_generate_plus\.mult1_un75_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_3                   Net          -        -       0.014     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CI       In      -         32.135      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     32.262      -         
c_if_generate_plus\.mult1_un75_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      I3       In      -         32.648      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       SB_LUT4      O        Out     0.316     32.963      -         
c_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIR3ICS2       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I3       In      -         34.334      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.316     34.650      -         
un31_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         36.021      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.400      -         
g0_1                                                       Net          -        -       1.371     -           2         
TextOutputEnabled_RNO                                      SB_LUT4      I1       In      -         37.770      -         
TextOutputEnabled_RNO                                      SB_LUT4      O        Out     0.400     38.170      -         
un29_r_8                                                   Net          -        -       1.507     -           1         
TextOutputEnabled                                          SB_DFFE      D        In      -         39.677      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.782 is 12.723(32.0%) logic and 27.059(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      33.934
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.829

    - Propagation time:                      39.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.771

    Number of logic level(s):                48
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                   SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                                     Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                             SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                             SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                               Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                             SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                             SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                               Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                             SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                             SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                               Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                             SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                             SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                               Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                             SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                             SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                               Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                             SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                             SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                               Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                             SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                             SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                               Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                             SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                             SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                               Net          -        -       0.014     -           2         
un5_vx_cry_8_c                                             SB_CARRY     CI       In      -         2.627       -         
un5_vx_cry_8_c                                             SB_CARRY     CO       Out     0.126     2.753       -         
un5_vx_cry_8                                               Net          -        -       0.386     -           1         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      I3       In      -         3.139       -         
un5_vx_cry_8_c_RNI9FD                                      SB_LUT4      O        Out     0.316     3.455       -         
c_if_generate_plus\.mult1_un19_sum_c2                      Net          -        -       1.371     -           8         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      I0       In      -         4.826       -         
un5_vx_cry_8_c_RNI9FD_0                                    SB_LUT4      O        Out     0.449     5.274       -         
c_if_generate_plus\.mult1_un19_sum_c2_i                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     I1       In      -         6.180       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c                 SB_CARRY     CO       Out     0.229     6.408       -         
c_if_generate_plus\.mult1_un26_sum_cry_2                   Net          -        -       0.386     -           5         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      I2       In      -         6.794       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         SB_LUT4      O        Out     0.379     7.173       -         
c_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIM5LG         Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     I0       In      -         8.078       -         
c_if_generate_plus\.mult1_un33_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     8.336       -         
c_if_generate_plus\.mult1_un33_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CI       In      -         8.350       -         
c_if_generate_plus\.mult1_un33_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     8.476       -         
c_if_generate_plus\.mult1_un33_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CI       In      -         8.490       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     8.616       -         
c_if_generate_plus\.mult1_un33_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      I3       In      -         9.002       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        SB_LUT4      O        Out     0.316     9.318       -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      I0       In      -         10.689      -         
c_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIAUE51_0      SB_LUT4      O        Out     0.449     11.137      -         
c_if_generate_plus\.mult1_un33_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     I0       In      -         12.042      -         
c_if_generate_plus\.mult1_un40_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     12.300      -         
c_if_generate_plus\.mult1_un40_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CI       In      -         12.314      -         
c_if_generate_plus\.mult1_un40_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     12.440      -         
c_if_generate_plus\.mult1_un40_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CI       In      -         12.454      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     12.580      -         
c_if_generate_plus\.mult1_un40_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      I3       In      -         12.966      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        SB_LUT4      O        Out     0.316     13.282      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      I0       In      -         14.653      -         
c_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIS2373_0      SB_LUT4      O        Out     0.449     15.102      -         
c_if_generate_plus\.mult1_un40_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     I0       In      -         16.007      -         
c_if_generate_plus\.mult1_un47_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     16.264      -         
c_if_generate_plus\.mult1_un47_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CI       In      -         16.278      -         
c_if_generate_plus\.mult1_un47_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     16.404      -         
c_if_generate_plus\.mult1_un47_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CI       In      -         16.418      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     16.545      -         
c_if_generate_plus\.mult1_un47_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      I3       In      -         16.931      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        SB_LUT4      O        Out     0.316     17.246      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      I0       In      -         18.617      -         
c_if_generate_plus\.mult1_un47_sum_cry_4_c_RNI8B9C6_0      SB_LUT4      O        Out     0.449     19.066      -         
c_if_generate_plus\.mult1_un47_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     I0       In      -         19.971      -         
c_if_generate_plus\.mult1_un54_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     20.229      -         
c_if_generate_plus\.mult1_un54_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CI       In      -         20.243      -         
c_if_generate_plus\.mult1_un54_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     20.369      -         
c_if_generate_plus\.mult1_un54_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CI       In      -         20.383      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     20.509      -         
c_if_generate_plus\.mult1_un54_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      I3       In      -         20.895      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        SB_LUT4      O        Out     0.316     21.211      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      I0       In      -         22.581      -         
c_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIVTHEC_0      SB_LUT4      O        Out     0.449     23.030      -         
c_if_generate_plus\.mult1_un54_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     I0       In      -         23.935      -         
c_if_generate_plus\.mult1_un61_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     24.193      -         
c_if_generate_plus\.mult1_un61_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CI       In      -         24.207      -         
c_if_generate_plus\.mult1_un61_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     24.333      -         
c_if_generate_plus\.mult1_un61_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CI       In      -         24.347      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     24.473      -         
c_if_generate_plus\.mult1_un61_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      I3       In      -         24.859      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        SB_LUT4      O        Out     0.316     25.175      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO        Net          -        -       1.371     -           4         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      I0       In      -         26.546      -         
c_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72KHO_0      SB_LUT4      O        Out     0.449     26.995      -         
c_if_generate_plus\.mult1_un61_sum_i[5]                    Net          -        -       0.905     -           4         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     I0       In      -         27.900      -         
c_if_generate_plus\.mult1_un68_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     28.157      -         
c_if_generate_plus\.mult1_un68_sum_cry_2                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CI       In      -         28.171      -         
c_if_generate_plus\.mult1_un68_sum_cry_3_c                 SB_CARRY     CO       Out     0.126     28.297      -         
c_if_generate_plus\.mult1_un68_sum_cry_3                   Net          -        -       0.014     -           2         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CI       In      -         28.311      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c                 SB_CARRY     CO       Out     0.126     28.438      -         
c_if_generate_plus\.mult1_un68_sum_cry_4                   Net          -        -       0.386     -           1         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      I3       In      -         28.823      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       SB_LUT4      O        Out     0.316     29.139      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1       Net          -        -       1.371     -           5         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      I0       In      -         30.510      -         
c_if_generate_plus\.mult1_un68_sum_cry_4_c_RNICT7VF1_0     SB_LUT4      O        Out     0.449     30.959      -         
c_if_generate_plus\.mult1_un68_sum_i[5]                    Net          -        -       0.905     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     I0       In      -         31.864      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c                 SB_CARRY     CO       Out     0.258     32.121      -         
c_if_generate_plus\.mult1_un75_sum_cry_2                   Net          -        -       0.386     -           2         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292       SB_LUT4      I3       In      -         32.507      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292       SB_LUT4      O        Out     0.316     32.823      -         
c_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIJH1292       Net          -        -       1.371     -           1         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      I2       In      -         34.194      -         
c_if_generate_plus\.mult1_un75_sum_cry_1_c_RNIEHO1M6       SB_LUT4      O        Out     0.379     34.573      -         
un31_rlt6_0_0_0                                            Net          -        -       1.371     -           1         
beamY_RNIRB94M6[0]                                         SB_LUT4      I2       In      -         35.944      -         
beamY_RNIRB94M6[0]                                         SB_LUT4      O        Out     0.379     36.322      -         
g0_1                                                       Net          -        -       1.371     -           2         
CurrentChar_RNO[4]                                         SB_LUT4      I1       In      -         37.693      -         
CurrentChar_RNO[4]                                         SB_LUT4      O        Out     0.400     38.093      -         
un29_r_8_rep1                                              Net          -        -       1.507     -           1         
CurrentChar[4]                                             SB_DFFE      D        In      -         39.600      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 39.705 is 12.660(31.9%) logic and 27.045(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 82MB peak: 83MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        70 uses
SB_DFF          13 uses
SB_DFFE         12 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         180 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (1%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 180 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 180 = 180 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 38MB peak: 83MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Tue Jun 23 19:30:55 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 30 seconds
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":265:18:265:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":188:39:188:48|Index value 0 to 79 could be out of prefix range 0 to 9 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:46:132:50|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register bits 7 to 5 of CurrentChar(7 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:32:32 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:32:32 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:32:32 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:32:34 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     118.3 MHz     8.453         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             28.3 MHz      35.397        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:32:34 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":237:17:237:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":237:37:237:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 84MB peak: 86MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 84MB peak: 86MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 83MB peak: 86MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 87MB peak: 94MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -6.20ns		 351 /        47
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[5]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[7]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[9]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[6]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[4]" with 20 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[2]" with 24 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[3]" with 23 loads replicated 1 times to improve timing 
@N: FX271 :|Instance "r.g0_7" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 7 Registers via timing driven replication
Added 5 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -4.15ns		 440 /        54
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -4.15ns		 444 /        54
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 87MB peak: 94MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net N_139_i
2) instance CharacterDisplay.N_139_i (view:work.SimpleVGA(vga)), output net "N_139_i" in work.SimpleVGA(vga)
    net        N_139_i
    input  pin CharacterDisplay.y_latch[1]/I1
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.x_1_sqmuxa_i_0/I0
    instance   CharacterDisplay.x_1_sqmuxa_i_0 (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa_i_0/O
    net        CharacterDisplay.x_1_sqmuxa_i_0
    input  pin CharacterDisplay.N_139_i/I0
    instance   CharacterDisplay.N_139_i (cell SB_LUT4)
    output pin CharacterDisplay.N_139_i/O
    net        N_139_i
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 87MB peak: 94MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 54 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          54         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 87MB peak: 94MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 94MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 88MB peak: 94MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 94MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance y_latch[1] (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_262
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance y_latch[2] (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_264
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.G_264
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.N_139_i
3) instance N_139_i (view:work.LEDBoardFont(netlist)), output net "N_139_i" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_263
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.G_264
    input  pin CharacterDisplay.x_1_sqmuxa_i_0/I1
    instance   CharacterDisplay.x_1_sqmuxa_i_0 (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa_i_0/O
    net        CharacterDisplay.x_1_sqmuxa_i_0
    input  pin CharacterDisplay.N_139_i/I0
    instance   CharacterDisplay.N_139_i (cell SB_LUT4)
    output pin CharacterDisplay.N_139_i/O
    net        CharacterDisplay.G_263
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance y_latch[3] (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_265
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.G_265
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance x_latch[0] (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_266
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.G_266
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance x_latch[1] (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_267
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.G_267
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance x_latch[2] (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_268
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.G_268
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance x_latch[3] (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_269
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.G_269
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance y_latch[0] (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.G_270
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.G_270
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 29.92ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 29.92ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:32:49 2015
#


Top view:               SimpleVGA
Requested Frequency:    33.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.280

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     33.4 MHz      28.4 MHz      29.922        35.202        -5.280      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             33.4 MHz      NA            29.922        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  29.922      -5.280  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival           
Instance        Reference                        Type        Pin     Net             Time        Slack 
                Clock                                                                                  
-------------------------------------------------------------------------------------------------------
beamX[0]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       un5_vx          0.540       -5.280
beamX[1]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[1]        0.540       -5.140
beamX[2]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[2]        0.540       -5.000
beamX[3]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[3]        0.540       -4.860
beamX[4]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[4]        0.540       -4.720
beamX[5]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[5]        0.540       -4.579
beamX[8]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[8]        0.540       -4.505
beamX[7]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[7]        0.540       -4.455
beamX[6]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[6]        0.540       -4.439
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -3.630
=======================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                  Required           
Instance              Reference                        Type        Pin     Net                  Time         Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
CurrentChar[4]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un7_r_rep1           29.817       -5.280
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       g0_7                 29.817       -5.280
CurrentChar[0]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       CurrentChar_5[0]     29.817       -3.806
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_4_0_i          29.817       -3.630
CurrentChar[3]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       CurrentChar_5[3]     29.817       -1.662
CurrentChar[1]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       CurrentChar_5[1]     29.817       0.179 
CurrentChar[2]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       CurrentChar_5[2]     29.817       4.143 
OutputEnabled_e_0     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamX_RNISO4T[7]     29.817       18.948
CurrentChar[0]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         29.922       19.943
CurrentChar[1]        PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         29.922       19.943
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      29.922
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.817

    - Propagation time:                      35.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.280

    Number of logic level(s):                37
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
beamX[0]                                             SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                               Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                       SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                       SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                         Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                       SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                       SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                         Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                       SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                       SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                         Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                       SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                       SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                         Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                       SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                       SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                         Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                       SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                       SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                         Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                       SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                       SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                         Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                       SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                       SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                         Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      O        Out     0.316     3.314       -         
c.if_generate_plus\.mult1_un47_sum_0_0               Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      O        Out     0.449     5.134       -         
N_43                                                 Net          -        -       1.371     -           8         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      I1       In      -         6.505       -         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      O        Out     0.379     6.884       -         
if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx       Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     I0       In      -         7.789       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     CO       Out     0.258     8.047       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CI       In      -         8.060       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CO       Out     0.126     8.187       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CI       In      -         8.201       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CO       Out     0.126     8.327       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      I3       In      -         8.713       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      O        Out     0.316     9.028       -         
c.if_generate_plus\.mult1_un47_sum0[5]               Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      I0       In      -         10.400      -         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      O        Out     0.449     10.848      -         
N_36                                                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      I0       In      -         12.219      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      O        Out     0.449     12.668      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      I0       In      -         14.039      -         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      O        Out     0.449     14.488      -         
if_generate_plus\.mult1_un54_sum_s_5                 Net          -        -       1.371     -           6         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      I0       In      -         15.859      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      O        Out     0.449     16.308      -         
c.if_generate_plus\.mult1_un54_sum_i[5]              Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     I0       In      -         17.213      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     CO       Out     0.258     17.470      -         
c.if_generate_plus\.mult1_un61_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CI       In      -         17.484      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CO       Out     0.126     17.610      -         
c.if_generate_plus\.mult1_un61_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CI       In      -         17.624      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CO       Out     0.126     17.751      -         
c.if_generate_plus\.mult1_un61_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      I3       In      -         18.137      -         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      O        Out     0.316     18.452      -         
un9_r_0lto3                                          Net          -        -       1.371     -           9         
un9_r_0lto3_sbtinv                                   SB_LUT4      I0       In      -         19.823      -         
un9_r_0lto3_sbtinv                                   SB_LUT4      O        Out     0.449     20.272      -         
un9_r_0lto3_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     I0       In      -         21.177      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     CO       Out     0.258     21.435      -         
c.if_generate_plus\.mult1_un68_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CI       In      -         21.448      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CO       Out     0.126     21.575      -         
c.if_generate_plus\.mult1_un68_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CI       In      -         21.589      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CO       Out     0.126     21.715      -         
c.if_generate_plus\.mult1_un68_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      I3       In      -         22.101      -         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      O        Out     0.316     22.416      -         
un9_r_0lto2                                          Net          -        -       1.371     -           8         
un9_r_0lto2_sbtinv                                   SB_LUT4      I0       In      -         23.788      -         
un9_r_0lto2_sbtinv                                   SB_LUT4      O        Out     0.449     24.236      -         
un9_r_0lto2_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     I0       In      -         25.141      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     CO       Out     0.258     25.399      -         
c.if_generate_plus\.mult1_un75_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CI       In      -         25.413      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CO       Out     0.126     25.539      -         
c.if_generate_plus\.mult1_un75_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CI       In      -         25.553      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CO       Out     0.126     25.679      -         
c.if_generate_plus\.mult1_un75_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      I3       In      -         26.065      -         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      O        Out     0.316     26.381      -         
un9_r_0lto1                                          Net          -        -       1.371     -           7         
r.g1_0                                               SB_LUT4      I0       In      -         27.752      -         
r.g1_0                                               SB_LUT4      O        Out     0.449     28.201      -         
r.g1_0                                               Net          -        -       1.371     -           1         
r.g0_22                                              SB_LUT4      I2       In      -         29.572      -         
r.g0_22                                              SB_LUT4      O        Out     0.379     29.950      -         
r.g0_4                                               Net          -        -       1.371     -           1         
r.g0_5                                               SB_LUT4      I0       In      -         31.321      -         
r.g0_5                                               SB_LUT4      O        Out     0.449     31.770      -         
r.g0_5_0                                             Net          -        -       1.371     -           2         
r.g0_7                                               SB_LUT4      I0       In      -         33.141      -         
r.g0_7                                               SB_LUT4      O        Out     0.449     33.590      -         
g0_7                                                 Net          -        -       1.507     -           1         
TextOutputEnabled                                    SB_DFFE      D        In      -         35.097      -         
===================================================================================================================
Total path delay (propagation time + setup) of 35.202 is 10.649(30.3%) logic and 24.553(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      29.922
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.817

    - Propagation time:                      35.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.280

    Number of logic level(s):                37
    Starting point:                          beamX[0] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
beamX[0]                                             SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                               Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                       SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                       SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                         Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                       SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                       SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                         Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                       SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                       SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                         Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                       SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                       SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                         Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                       SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                       SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                         Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                       SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                       SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                         Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                       SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                       SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                         Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                       SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                       SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                         Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      O        Out     0.316     3.314       -         
c.if_generate_plus\.mult1_un47_sum_0_0               Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      O        Out     0.449     5.134       -         
N_43                                                 Net          -        -       1.371     -           8         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      I1       In      -         6.505       -         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      O        Out     0.379     6.884       -         
if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx       Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     I0       In      -         7.789       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     CO       Out     0.258     8.047       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CI       In      -         8.060       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CO       Out     0.126     8.187       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CI       In      -         8.201       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CO       Out     0.126     8.327       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      I3       In      -         8.713       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      O        Out     0.316     9.028       -         
c.if_generate_plus\.mult1_un47_sum0[5]               Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      I0       In      -         10.400      -         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      O        Out     0.449     10.848      -         
N_36                                                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      I0       In      -         12.219      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      O        Out     0.449     12.668      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      I0       In      -         14.039      -         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      O        Out     0.449     14.488      -         
if_generate_plus\.mult1_un54_sum_s_5                 Net          -        -       1.371     -           6         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      I0       In      -         15.859      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      O        Out     0.449     16.308      -         
c.if_generate_plus\.mult1_un54_sum_i[5]              Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     I0       In      -         17.213      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     CO       Out     0.258     17.470      -         
c.if_generate_plus\.mult1_un61_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CI       In      -         17.484      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CO       Out     0.126     17.610      -         
c.if_generate_plus\.mult1_un61_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CI       In      -         17.624      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CO       Out     0.126     17.751      -         
c.if_generate_plus\.mult1_un61_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      I3       In      -         18.137      -         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      O        Out     0.316     18.452      -         
un9_r_0lto3                                          Net          -        -       1.371     -           9         
un9_r_0lto3_sbtinv                                   SB_LUT4      I0       In      -         19.823      -         
un9_r_0lto3_sbtinv                                   SB_LUT4      O        Out     0.449     20.272      -         
un9_r_0lto3_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     I0       In      -         21.177      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     CO       Out     0.258     21.435      -         
c.if_generate_plus\.mult1_un68_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CI       In      -         21.448      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CO       Out     0.126     21.575      -         
c.if_generate_plus\.mult1_un68_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CI       In      -         21.589      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CO       Out     0.126     21.715      -         
c.if_generate_plus\.mult1_un68_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      I3       In      -         22.101      -         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      O        Out     0.316     22.416      -         
un9_r_0lto2                                          Net          -        -       1.371     -           8         
un9_r_0lto2_sbtinv                                   SB_LUT4      I0       In      -         23.788      -         
un9_r_0lto2_sbtinv                                   SB_LUT4      O        Out     0.449     24.236      -         
un9_r_0lto2_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     I0       In      -         25.141      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     CO       Out     0.258     25.399      -         
c.if_generate_plus\.mult1_un75_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CI       In      -         25.413      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CO       Out     0.126     25.539      -         
c.if_generate_plus\.mult1_un75_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CI       In      -         25.553      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CO       Out     0.126     25.679      -         
c.if_generate_plus\.mult1_un75_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      I3       In      -         26.065      -         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      O        Out     0.316     26.381      -         
un9_r_0lto1                                          Net          -        -       1.371     -           7         
r.g1_0                                               SB_LUT4      I0       In      -         27.752      -         
r.g1_0                                               SB_LUT4      O        Out     0.449     28.201      -         
r.g1_0                                               Net          -        -       1.371     -           1         
r.g0_22                                              SB_LUT4      I2       In      -         29.572      -         
r.g0_22                                              SB_LUT4      O        Out     0.379     29.950      -         
r.g0_4                                               Net          -        -       1.371     -           1         
r.g0_5                                               SB_LUT4      I0       In      -         31.321      -         
r.g0_5                                               SB_LUT4      O        Out     0.449     31.770      -         
r.g0_5_0                                             Net          -        -       1.371     -           2         
r.g0_7_rep1                                          SB_LUT4      I0       In      -         33.141      -         
r.g0_7_rep1                                          SB_LUT4      O        Out     0.449     33.590      -         
un7_r_rep1                                           Net          -        -       1.507     -           1         
CurrentChar[4]                                       SB_DFFE      D        In      -         35.097      -         
===================================================================================================================
Total path delay (propagation time + setup) of 35.202 is 10.649(30.3%) logic and 24.553(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      29.922
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.817

    - Propagation time:                      34.957
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.140

    Number of logic level(s):                36
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
beamX[1]                                             SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                             Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                       SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                       SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                         Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                       SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                       SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                         Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                       SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                       SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                         Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                       SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                       SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                         Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                       SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                       SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                         Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                       SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                       SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                         Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                       SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                       SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                         Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      I3       In      -         2.859       -         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      O        Out     0.316     3.174       -         
c.if_generate_plus\.mult1_un47_sum_0_0               Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      I0       In      -         4.545       -         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      O        Out     0.449     4.994       -         
N_43                                                 Net          -        -       1.371     -           8         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      I1       In      -         6.365       -         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      O        Out     0.379     6.744       -         
if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx       Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     I0       In      -         7.649       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     CO       Out     0.258     7.906       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CI       In      -         7.920       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CO       Out     0.126     8.047       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CI       In      -         8.060       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CO       Out     0.126     8.187       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      I3       In      -         8.573       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      O        Out     0.316     8.888       -         
c.if_generate_plus\.mult1_un47_sum0[5]               Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      I0       In      -         10.259      -         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      O        Out     0.449     10.708      -         
N_36                                                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      I0       In      -         12.079      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      O        Out     0.449     12.528      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      I0       In      -         13.899      -         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      O        Out     0.449     14.348      -         
if_generate_plus\.mult1_un54_sum_s_5                 Net          -        -       1.371     -           6         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      I0       In      -         15.719      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      O        Out     0.449     16.168      -         
c.if_generate_plus\.mult1_un54_sum_i[5]              Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     I0       In      -         17.073      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     CO       Out     0.258     17.330      -         
c.if_generate_plus\.mult1_un61_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CI       In      -         17.344      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CO       Out     0.126     17.470      -         
c.if_generate_plus\.mult1_un61_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CI       In      -         17.484      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CO       Out     0.126     17.610      -         
c.if_generate_plus\.mult1_un61_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      I3       In      -         17.996      -         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      O        Out     0.316     18.312      -         
un9_r_0lto3                                          Net          -        -       1.371     -           9         
un9_r_0lto3_sbtinv                                   SB_LUT4      I0       In      -         19.683      -         
un9_r_0lto3_sbtinv                                   SB_LUT4      O        Out     0.449     20.132      -         
un9_r_0lto3_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     I0       In      -         21.037      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     CO       Out     0.258     21.294      -         
c.if_generate_plus\.mult1_un68_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CI       In      -         21.308      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CO       Out     0.126     21.435      -         
c.if_generate_plus\.mult1_un68_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CI       In      -         21.448      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CO       Out     0.126     21.575      -         
c.if_generate_plus\.mult1_un68_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      I3       In      -         21.961      -         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      O        Out     0.316     22.276      -         
un9_r_0lto2                                          Net          -        -       1.371     -           8         
un9_r_0lto2_sbtinv                                   SB_LUT4      I0       In      -         23.647      -         
un9_r_0lto2_sbtinv                                   SB_LUT4      O        Out     0.449     24.096      -         
un9_r_0lto2_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     I0       In      -         25.001      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     CO       Out     0.258     25.259      -         
c.if_generate_plus\.mult1_un75_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CI       In      -         25.273      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CO       Out     0.126     25.399      -         
c.if_generate_plus\.mult1_un75_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CI       In      -         25.413      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CO       Out     0.126     25.539      -         
c.if_generate_plus\.mult1_un75_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      I3       In      -         25.925      -         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      O        Out     0.316     26.241      -         
un9_r_0lto1                                          Net          -        -       1.371     -           7         
r.g1_0                                               SB_LUT4      I0       In      -         27.612      -         
r.g1_0                                               SB_LUT4      O        Out     0.449     28.060      -         
r.g1_0                                               Net          -        -       1.371     -           1         
r.g0_22                                              SB_LUT4      I2       In      -         29.431      -         
r.g0_22                                              SB_LUT4      O        Out     0.379     29.810      -         
r.g0_4                                               Net          -        -       1.371     -           1         
r.g0_5                                               SB_LUT4      I0       In      -         31.181      -         
r.g0_5                                               SB_LUT4      O        Out     0.449     31.630      -         
r.g0_5_0                                             Net          -        -       1.371     -           2         
r.g0_7                                               SB_LUT4      I0       In      -         33.001      -         
r.g0_7                                               SB_LUT4      O        Out     0.449     33.450      -         
g0_7                                                 Net          -        -       1.507     -           1         
TextOutputEnabled                                    SB_DFFE      D        In      -         34.957      -         
===================================================================================================================
Total path delay (propagation time + setup) of 35.062 is 10.523(30.0%) logic and 24.539(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      29.922
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.817

    - Propagation time:                      34.957
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.140

    Number of logic level(s):                36
    Starting point:                          beamX[1] / Q
    Ending point:                            CurrentChar[4] / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
beamX[1]                                             SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                             Net          -        -       0.834     -           6         
un5_vx_cry_1_c                                       SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                       SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                         Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                       SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                       SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                         Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                       SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                       SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                         Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                       SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                       SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                         Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                       SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                       SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                         Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                       SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                       SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                         Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                       SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                       SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                         Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      I3       In      -         2.859       -         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      O        Out     0.316     3.174       -         
c.if_generate_plus\.mult1_un47_sum_0_0               Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      I0       In      -         4.545       -         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      O        Out     0.449     4.994       -         
N_43                                                 Net          -        -       1.371     -           8         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      I1       In      -         6.365       -         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      O        Out     0.379     6.744       -         
if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx       Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     I0       In      -         7.649       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     CO       Out     0.258     7.906       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CI       In      -         7.920       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CO       Out     0.126     8.047       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CI       In      -         8.060       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CO       Out     0.126     8.187       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      I3       In      -         8.573       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      O        Out     0.316     8.888       -         
c.if_generate_plus\.mult1_un47_sum0[5]               Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      I0       In      -         10.259      -         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      O        Out     0.449     10.708      -         
N_36                                                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      I0       In      -         12.079      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      O        Out     0.449     12.528      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      I0       In      -         13.899      -         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      O        Out     0.449     14.348      -         
if_generate_plus\.mult1_un54_sum_s_5                 Net          -        -       1.371     -           6         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      I0       In      -         15.719      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      O        Out     0.449     16.168      -         
c.if_generate_plus\.mult1_un54_sum_i[5]              Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     I0       In      -         17.073      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     CO       Out     0.258     17.330      -         
c.if_generate_plus\.mult1_un61_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CI       In      -         17.344      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CO       Out     0.126     17.470      -         
c.if_generate_plus\.mult1_un61_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CI       In      -         17.484      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CO       Out     0.126     17.610      -         
c.if_generate_plus\.mult1_un61_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      I3       In      -         17.996      -         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      O        Out     0.316     18.312      -         
un9_r_0lto3                                          Net          -        -       1.371     -           9         
un9_r_0lto3_sbtinv                                   SB_LUT4      I0       In      -         19.683      -         
un9_r_0lto3_sbtinv                                   SB_LUT4      O        Out     0.449     20.132      -         
un9_r_0lto3_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     I0       In      -         21.037      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     CO       Out     0.258     21.294      -         
c.if_generate_plus\.mult1_un68_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CI       In      -         21.308      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CO       Out     0.126     21.435      -         
c.if_generate_plus\.mult1_un68_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CI       In      -         21.448      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CO       Out     0.126     21.575      -         
c.if_generate_plus\.mult1_un68_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      I3       In      -         21.961      -         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      O        Out     0.316     22.276      -         
un9_r_0lto2                                          Net          -        -       1.371     -           8         
un9_r_0lto2_sbtinv                                   SB_LUT4      I0       In      -         23.647      -         
un9_r_0lto2_sbtinv                                   SB_LUT4      O        Out     0.449     24.096      -         
un9_r_0lto2_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     I0       In      -         25.001      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     CO       Out     0.258     25.259      -         
c.if_generate_plus\.mult1_un75_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CI       In      -         25.273      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CO       Out     0.126     25.399      -         
c.if_generate_plus\.mult1_un75_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CI       In      -         25.413      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CO       Out     0.126     25.539      -         
c.if_generate_plus\.mult1_un75_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      I3       In      -         25.925      -         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      O        Out     0.316     26.241      -         
un9_r_0lto1                                          Net          -        -       1.371     -           7         
r.g1_0                                               SB_LUT4      I0       In      -         27.612      -         
r.g1_0                                               SB_LUT4      O        Out     0.449     28.060      -         
r.g1_0                                               Net          -        -       1.371     -           1         
r.g0_22                                              SB_LUT4      I2       In      -         29.431      -         
r.g0_22                                              SB_LUT4      O        Out     0.379     29.810      -         
r.g0_4                                               Net          -        -       1.371     -           1         
r.g0_5                                               SB_LUT4      I0       In      -         31.181      -         
r.g0_5                                               SB_LUT4      O        Out     0.449     31.630      -         
r.g0_5_0                                             Net          -        -       1.371     -           2         
r.g0_7_rep1                                          SB_LUT4      I0       In      -         33.001      -         
r.g0_7_rep1                                          SB_LUT4      O        Out     0.449     33.450      -         
un7_r_rep1                                           Net          -        -       1.507     -           1         
CurrentChar[4]                                       SB_DFFE      D        In      -         34.957      -         
===================================================================================================================
Total path delay (propagation time + setup) of 35.062 is 10.523(30.0%) logic and 24.539(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      29.922
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.817

    - Propagation time:                      34.949
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.133

    Number of logic level(s):                36
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
beamX[0]                                           SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                             Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                     SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                       Net          -        -       0.014     -           2         
un5_vx_cry_1_c                                     SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                       Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                     SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                       Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                     SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                       Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                     SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                       Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                     SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                       Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                     SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                       Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                     SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                       Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                              SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_7_c_RNI7CC                              SB_LUT4      O        Out     0.316     3.314       -         
c.if_generate_plus\.mult1_un47_sum_0_0             Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                              SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_7_c_RNICLN                              SB_LUT4      O        Out     0.449     5.134       -         
N_43                                               Net          -        -       1.371     -           8         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_ma      SB_LUT4      I1       In      -         6.505       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_ma      SB_LUT4      O        Out     0.400     6.905       -         
if_generate_plus\.mult1_un47_sum_0_cry_3_ma        Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c     SB_CARRY     I1       In      -         7.810       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c     SB_CARRY     CO       Out     0.229     8.039       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3         Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c       SB_CARRY     CI       In      -         8.053       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c       SB_CARRY     CO       Out     0.126     8.179       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4         Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5           SB_LUT4      I3       In      -         8.565       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5           SB_LUT4      O        Out     0.316     8.881       -         
c.if_generate_plus\.mult1_un47_sum0[5]             Net          -        -       1.371     -           4         
un5_vx_cry_8_c_RNI24IE                             SB_LUT4      I0       In      -         10.252      -         
un5_vx_cry_8_c_RNI24IE                             SB_LUT4      O        Out     0.449     10.701      -         
N_36                                               Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5           SB_LUT4      I0       In      -         12.072      -         
c.if_generate_plus\.mult1_un54_sum_axb_5           SB_LUT4      O        Out     0.449     12.520      -         
c.if_generate_plus\.mult1_un54_sum_axb_5           Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5             SB_LUT4      I0       In      -         13.891      -         
c.if_generate_plus\.mult1_un54_sum_s_5             SB_LUT4      O        Out     0.449     14.340      -         
if_generate_plus\.mult1_un54_sum_s_5               Net          -        -       1.371     -           6         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]       SB_LUT4      I0       In      -         15.711      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     16.160      -         
c.if_generate_plus\.mult1_un54_sum_i[5]            Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c         SB_CARRY     I0       In      -         17.065      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c         SB_CARRY     CO       Out     0.258     17.322      -         
c.if_generate_plus\.mult1_un61_sum_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c         SB_CARRY     CI       In      -         17.336      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c         SB_CARRY     CO       Out     0.126     17.463      -         
c.if_generate_plus\.mult1_un61_sum_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c         SB_CARRY     CI       In      -         17.477      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c         SB_CARRY     CO       Out     0.126     17.603      -         
c.if_generate_plus\.mult1_un61_sum_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5             SB_LUT4      I3       In      -         17.989      -         
c.if_generate_plus\.mult1_un61_sum_s_5             SB_LUT4      O        Out     0.316     18.304      -         
un9_r_0lto3                                        Net          -        -       1.371     -           9         
un9_r_0lto3_sbtinv                                 SB_LUT4      I0       In      -         19.675      -         
un9_r_0lto3_sbtinv                                 SB_LUT4      O        Out     0.449     20.124      -         
un9_r_0lto3_i                                      Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c         SB_CARRY     I0       In      -         21.029      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c         SB_CARRY     CO       Out     0.258     21.287      -         
c.if_generate_plus\.mult1_un68_sum_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c         SB_CARRY     CI       In      -         21.301      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.427      -         
c.if_generate_plus\.mult1_un68_sum_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c         SB_CARRY     CI       In      -         21.441      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.567      -         
c.if_generate_plus\.mult1_un68_sum_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5             SB_LUT4      I3       In      -         21.953      -         
c.if_generate_plus\.mult1_un68_sum_s_5             SB_LUT4      O        Out     0.316     22.269      -         
un9_r_0lto2                                        Net          -        -       1.371     -           8         
un9_r_0lto2_sbtinv                                 SB_LUT4      I0       In      -         23.640      -         
un9_r_0lto2_sbtinv                                 SB_LUT4      O        Out     0.449     24.089      -         
un9_r_0lto2_i                                      Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c         SB_CARRY     I0       In      -         24.994      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c         SB_CARRY     CO       Out     0.258     25.251      -         
c.if_generate_plus\.mult1_un75_sum_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_3_c         SB_CARRY     CI       In      -         25.265      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.391      -         
c.if_generate_plus\.mult1_un75_sum_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un75_sum_cry_4_c         SB_CARRY     CI       In      -         25.405      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.531      -         
c.if_generate_plus\.mult1_un75_sum_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5             SB_LUT4      I3       In      -         25.917      -         
c.if_generate_plus\.mult1_un75_sum_s_5             SB_LUT4      O        Out     0.316     26.233      -         
un9_r_0lto1                                        Net          -        -       1.371     -           7         
r.g1_0                                             SB_LUT4      I0       In      -         27.604      -         
r.g1_0                                             SB_LUT4      O        Out     0.449     28.053      -         
r.g1_0                                             Net          -        -       1.371     -           1         
r.g0_22                                            SB_LUT4      I2       In      -         29.424      -         
r.g0_22                                            SB_LUT4      O        Out     0.379     29.802      -         
r.g0_4                                             Net          -        -       1.371     -           1         
r.g0_5                                             SB_LUT4      I0       In      -         31.174      -         
r.g0_5                                             SB_LUT4      O        Out     0.449     31.622      -         
r.g0_5_0                                           Net          -        -       1.371     -           2         
r.g0_7                                             SB_LUT4      I0       In      -         32.993      -         
r.g0_7                                             SB_LUT4      O        Out     0.449     33.442      -         
g0_7                                               Net          -        -       1.507     -           1         
TextOutputEnabled                                  SB_DFFE      D        In      -         34.949      -         
=================================================================================================================
Total path delay (propagation time + setup) of 35.054 is 10.515(30.0%) logic and 24.539(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 87MB peak: 94MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        109 uses
SB_DFF          16 uses
SB_DFFE         38 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         462 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   54 (4%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 462 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 462 = 462 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 41MB peak: 94MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Tue Jun 23 19:32:50 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 34 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	462
    Number of DFFs      	:	54
    Number of Carrys    	:	109
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	13
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.N_219_i_i_LC_1/in3" to pin "CharacterDisplay.N_219_i_i_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.N_139_i_LC_0/in0" to pin "CharacterDisplay.N_139_i_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch[3]_LC_104/in1" to pin "CharacterDisplay.x_latch[3]_LC_104/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch[0]_LC_101/in0" to pin "CharacterDisplay.x_latch[0]_LC_101/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch[1]_LC_102/in1" to pin "CharacterDisplay.x_latch[1]_LC_102/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch[2]_LC_103/in2" to pin "CharacterDisplay.x_latch[2]_LC_103/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch[0]_LC_105/in1" to pin "CharacterDisplay.y_latch[0]_LC_105/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch[0]_LC_105/in2" to pin "CharacterDisplay.y_latch[0]_LC_105/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_100/in0" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_100/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch[1]_LC_106/in0" to pin "CharacterDisplay.y_latch[1]_LC_106/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_100/in1" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_100/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch[2]_LC_107/in1" to pin "CharacterDisplay.y_latch[2]_LC_107/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_100/in2" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_100/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch[3]_LC_108/in2" to pin "CharacterDisplay.y_latch[3]_LC_108/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	488
    Number of DFFs      	:	54
    Number of Carrys    	:	110

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	40
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	359
        CARRY Only       	:	21
        LUT with CARRY   	:	75
    LogicCells                  :	509/1280
    PLBs                        :	72/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.4 (sec)

Final Design Statistics
    Number of LUTs      	:	488
    Number of DFFs      	:	54
    Number of Carrys    	:	110
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	509/1280
    PLBs                        :	91/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 39.47 MHz | Target: 139.96 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 139.96 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 33.42 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1121
used logic cells: 509
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1121
used logic cells: 509
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_2_LC_9_13_5/in2" to pin "CharacterDisplay.x_latch_2_LC_9_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.N_139_i_LC_9_11_3/in0" to pin "CharacterDisplay.N_139_i_LC_9_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_2_LC_9_13_5/in3" to pin "CharacterDisplay.x_latch_2_LC_9_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_2_LC_9_13_5/in1" to pin "CharacterDisplay.x_latch_2_LC_9_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_1_LC_9_13_4/in1" to pin "CharacterDisplay.x_latch_1_LC_9_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.Pixel_4_i_0_o2_LC_9_13_2/in1" to pin "CharacterDisplay.Pixel_4_i_0_o2_LC_9_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.Pixel_4_i_0_o2_LC_9_13_2/in3" to pin "CharacterDisplay.Pixel_4_i_0_o2_LC_9_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_3_LC_9_13_1/in1" to pin "CharacterDisplay.x_latch_3_LC_9_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.N_219_i_i_LC_9_13_0/in3" to pin "CharacterDisplay.N_219_i_i_LC_9_13_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_0_LC_9_12_6/in2" to pin "CharacterDisplay.y_latch_0_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_0_LC_9_12_6/in1" to pin "CharacterDisplay.y_latch_0_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/in1" to pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/in1" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_2_LC_8_12_1/in1" to pin "CharacterDisplay.y_latch_2_LC_8_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/in2" to pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/in2" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_3_LC_8_11_7/in2" to pin "CharacterDisplay.y_latch_3_LC_8_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/in0" to pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/in0" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_1_LC_8_11_4/in0" to pin "CharacterDisplay.y_latch_1_LC_8_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_0_LC_9_11_4/in0" to pin "CharacterDisplay.x_latch_0_LC_9_11_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 629 
I1212: Iteration  1 :    87 unrouted : 1 seconds
I1212: Iteration  2 :    16 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 28 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.N_139_i_LC_9_11_3/in3" to pin "CharacterDisplay.N_139_i_LC_9_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_3_LC_8_11_7/in2" to pin "CharacterDisplay.y_latch_3_LC_8_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/in0" to pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/in1" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/in0" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/in2" to pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_2_LC_8_12_1/in1" to pin "CharacterDisplay.y_latch_2_LC_8_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_1_LC_8_11_4/in0" to pin "CharacterDisplay.y_latch_1_LC_8_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/in3" to pin "CharacterDisplay.x_1_sqmuxa_i_0_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/in2" to pin "CharacterDisplay.x_1_sqmuxa_i_1_LC_9_11_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_2_LC_9_13_5/in2" to pin "CharacterDisplay.x_latch_2_LC_9_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.Pixel_4_i_0_o2_LC_9_13_2/in2" to pin "CharacterDisplay.Pixel_4_i_0_o2_LC_9_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.N_219_i_i_LC_9_13_0/in0" to pin "CharacterDisplay.N_219_i_i_LC_9_13_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_3_LC_9_13_1/in3" to pin "CharacterDisplay.x_latch_3_LC_9_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.Pixel_4_i_0_o2_LC_9_13_2/in1" to pin "CharacterDisplay.Pixel_4_i_0_o2_LC_9_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_1_LC_9_13_4/in1" to pin "CharacterDisplay.x_latch_1_LC_9_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_2_LC_9_13_5/in1" to pin "CharacterDisplay.x_latch_2_LC_9_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_0_LC_9_12_6/in1" to pin "CharacterDisplay.y_latch_0_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.y_latch_0_LC_9_12_6/in2" to pin "CharacterDisplay.y_latch_0_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_2_LC_9_13_5/in0" to pin "CharacterDisplay.x_latch_2_LC_9_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.x_latch_0_LC_9_11_4/in3" to pin "CharacterDisplay.x_latch_0_LC_9_11_4/lcout" to break the combinatorial loop
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@E: CD371 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:30:154:58|No matching overload for "xor"
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
?"xor"( MOD(input:charx,2),  MOD(input:chary,2))
@E: CD308 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:30:154:58|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:38:16 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:38:16 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@E: CD371 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:29:154:52|No matching overload for "xor"
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
?"xor"(bit( MOD(input:charx,2)), bit( MOD(input:chary,2)))
@E: CD308 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:29:154:52|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:39:00 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:39:00 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 16 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@E: CD716 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:101:154:101|Expression has ambiguous type
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
@E: CD734 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:101:154:101|Can't convert expression to type specified - poorly formed operand of type conversion
@E: CD716 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:101:154:101|Expression has ambiguous type
(?"mod"(input:chary, 2), 1)
@E: CD308 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:101:154:101|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:40:03 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:40:03 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@E: CD716 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:89:154:89|Expression has ambiguous type
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
@E: CD734 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:89:154:89|Can't convert expression to type specified - poorly formed operand of type conversion
@E: CD716 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:89:154:89|Expression has ambiguous type
(input:chary, 1)
@E: CD308 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:89:154:89|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:40:59 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:40:59 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@E: CD716 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:56:154:56|Expression has ambiguous type
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
@E: CD734 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:56:154:56|Can't convert expression to type specified - poorly formed operand of type conversion
@E: CD716 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:56:154:56|Expression has ambiguous type
(input:charx, 1)
@E: CD308 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":154:56:154:56|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:42:14 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:42:14 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:47:132:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:42:41 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:42:41 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:42:41 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:42:43 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     211.3 MHz     4.733         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.5 MHz      19.819        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:42:44 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 82MB peak: 82MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 82MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 82MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 83MB peak: 86MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -5.48ns		 254 /        42
   2		0h:00m:06s		    -5.48ns		 254 /        42
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[5]" with 16 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[9]" with 16 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[7]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[6]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[2]" with 20 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[3]" with 20 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[4]" with 20 loads replicated 1 times to improve timing 
Timing driven replication report
Added 7 Registers via timing driven replication
Added 4 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -5.48ns		 309 /        49
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -5.48ns		 309 /        49
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 89MB peak: 101MB)

Warning: Found 10 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
1) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
4) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_2_c/I0
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
5) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
6) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
7) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
8) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
9) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 89MB peak: 101MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          49         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 86MB peak: 101MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 87MB peak: 101MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 87MB peak: 101MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 101MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 30.10ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 30.10ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:42:57 2015
#


Top view:               SimpleVGA
Requested Frequency:    33.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.313

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     33.2 MHz      28.2 MHz      30.104        35.416        -5.313      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             33.2 MHz      NA            30.104        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  30.104      -5.313  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival           
Instance        Reference                        Type        Pin     Net             Time        Slack 
                Clock                                                                                  
-------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -5.313
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -3.334
beamX[0]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       un5_vx          0.540       -1.480
beamX[1]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[1]        0.540       -1.339
beamX[2]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[2]        0.540       -1.199
beamX[3]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[3]        0.540       -1.059
beamX[4]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[4]        0.540       -0.919
beamX[5]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[5]        0.540       -0.779
beamX[8]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[8]        0.540       -0.704
beamX[7]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[7]        0.540       -0.655
=======================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required           
Instance              Reference                        Type        Pin     Net                       Time         Slack 
                      Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_4_0_i               29.999       -5.313
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     29.999       -1.480
OutputEnabled_e_0     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamX_RNI3Q951[7]         29.999       19.087
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.313

    Number of logic level(s):                27
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         11.344      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     11.602      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I3       In      -         11.988      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.316     12.303      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      I0       In      -         13.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      O        Out     0.449     14.123      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         15.028      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     15.286      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I3       In      -         15.672      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.316     15.987      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      I0       In      -         17.358      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      O        Out     0.449     17.807      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         18.712      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     18.970      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I3       In      -         19.356      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.316     19.671      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      I0       In      -         21.042      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      O        Out     0.449     21.491      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I0       In      -         22.862      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.449     23.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.682      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.131      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         26.036      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.293      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.679      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.366      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.681      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.052      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.431      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.802      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.118      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.489      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.804      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.311      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.416 is 9.441(26.7%) logic and 25.975(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.308

    Number of logic level(s):                28
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         11.344      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     11.602      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I3       In      -         11.988      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.316     12.303      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      I0       In      -         13.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      O        Out     0.449     14.123      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         15.028      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     15.286      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I3       In      -         15.672      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.316     15.987      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      I0       In      -         17.358      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      O        Out     0.449     17.807      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         18.712      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     18.970      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I3       In      -         19.356      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.316     19.671      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIQI1O41        SB_LUT4      I1       In      -         21.042      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIQI1O41        SB_LUT4      O        Out     0.379     21.421      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIQI1O41        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         22.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.279     22.604      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I3       In      -         22.990      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.316     23.306      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.677      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.126      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         26.031      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.288      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.990      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.361      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.677      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.047      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.426      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.797      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.113      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.484      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.799      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.306      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.412 is 9.517(26.9%) logic and 25.895(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.268

    Number of logic level(s):                26
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIV9L44         SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIV9L44         SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I0       In      -         11.810      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.449     12.259      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      I0       In      -         13.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      O        Out     0.449     14.079      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         14.984      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     15.241      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I3       In      -         15.627      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.316     15.943      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      I0       In      -         17.314      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      O        Out     0.449     17.763      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         18.668      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     18.925      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I3       In      -         19.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.316     19.627      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      I0       In      -         20.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      O        Out     0.449     21.447      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I0       In      -         22.818      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.449     23.267      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.637      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.086      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         25.991      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.249      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.950      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.321      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.637      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.008      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.387      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.758      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.073      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.444      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.760      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.267      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.372 is 9.317(26.3%) logic and 26.055(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.268

    Number of logic level(s):                26
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         11.344      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     11.602      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I3       In      -         11.988      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.316     12.303      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNINJD69         SB_LUT4      I0       In      -         13.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNINJD69         SB_LUT4      O        Out     0.449     14.123      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I0       In      -         15.494      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.449     15.943      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      I0       In      -         17.314      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      O        Out     0.449     17.763      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         18.668      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     18.925      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I3       In      -         19.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.316     19.627      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      I0       In      -         20.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      O        Out     0.449     21.447      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I0       In      -         22.818      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.449     23.267      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.637      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.086      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         25.991      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.249      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.950      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.321      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.637      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.008      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.387      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.758      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.073      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.444      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.760      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.267      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.372 is 9.317(26.3%) logic and 26.055(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.268

    Number of logic level(s):                26
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         11.344      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     11.602      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I3       In      -         11.988      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.316     12.303      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      I0       In      -         13.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      O        Out     0.449     14.123      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         15.028      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     15.286      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I3       In      -         15.672      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.316     15.987      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIMU7OI         SB_LUT4      I0       In      -         17.358      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIMU7OI         SB_LUT4      O        Out     0.449     17.807      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I0       In      -         19.178      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.449     19.627      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      I0       In      -         20.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      O        Out     0.449     21.447      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I0       In      -         22.818      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.449     23.267      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.637      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.086      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         25.991      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.249      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.950      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.321      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.637      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.008      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.387      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.758      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.073      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.444      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.760      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.267      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.372 is 9.317(26.3%) logic and 26.055(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 101MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        115 uses
SB_DFF          16 uses
SB_DFFE         33 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         318 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 318 (24%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 318 = 318 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 40MB peak: 101MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Tue Jun 23 19:42:57 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 34 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	318
    Number of DFFs      	:	49
    Number of Carrys    	:	115
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	13
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_12/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_16/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_11/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_11/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_15/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_17/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_18/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_18/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	347
    Number of DFFs      	:	49
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	221
        CARRY Only       	:	24
        LUT with CARRY   	:	77
    LogicCells                  :	371/1280
    PLBs                        :	57/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 38.3 (sec)

Final Design Statistics
    Number of LUTs      	:	347
    Number of DFFs      	:	49
    Number of Carrys    	:	116
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	371/1280
    PLBs                        :	69/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 41.02 MHz | Target: 139.12 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 139.12 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 33.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 806
used logic cells: 371
Warning: LUT cascading ignored at 9,11,1
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 806
used logic cells: 371
Warning: LUT cascading ignored at 9,11,1
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_12_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_12_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_11_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_9_10_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_9_10_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_9_10_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_11_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_11_0/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_11_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 490 
I1212: Iteration  1 :    66 unrouted : 1 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 20 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_12_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_12_5/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/in0" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_9_10_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_9_10_6/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_9_10_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_11_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_11_1/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_11_0/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:47:132:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:46:23 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:46:23 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:46:23 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:46:24 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     211.3 MHz     4.733         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.5 MHz      19.819        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:46:25 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 82MB peak: 82MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 82MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 81MB peak: 82MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 83MB peak: 86MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -5.48ns		 254 /        42
   2		0h:00m:06s		    -5.48ns		 254 /        42
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[5]" with 16 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[9]" with 16 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[7]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[6]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[2]" with 20 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[3]" with 20 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[4]" with 20 loads replicated 1 times to improve timing 
Timing driven replication report
Added 7 Registers via timing driven replication
Added 4 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -5.48ns		 309 /        49
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -5.48ns		 309 /        49
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 89MB peak: 101MB)

Warning: Found 10 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
1) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
4) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_2_c/I0
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
5) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
6) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
7) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
8) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
9) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 89MB peak: 101MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          49         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 86MB peak: 101MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 87MB peak: 101MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 101MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 101MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 30.10ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 30.10ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:46:39 2015
#


Top view:               SimpleVGA
Requested Frequency:    33.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.313

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     33.2 MHz      28.2 MHz      30.104        35.416        -5.313      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             33.2 MHz      NA            30.104        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  30.104      -5.313  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival           
Instance        Reference                        Type        Pin     Net             Time        Slack 
                Clock                                                                                  
-------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -5.313
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -3.334
beamX[0]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       un5_vx          0.540       -1.480
beamX[1]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[1]        0.540       -1.339
beamX[2]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[2]        0.540       -1.199
beamX[3]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[3]        0.540       -1.059
beamX[4]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[4]        0.540       -0.919
beamX[5]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[5]        0.540       -0.779
beamX[8]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[8]        0.540       -0.704
beamX[7]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[7]        0.540       -0.655
=======================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required           
Instance              Reference                        Type        Pin     Net                       Time         Slack 
                      Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_4_0_i               29.999       -5.313
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     29.999       -1.480
OutputEnabled_e_0     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamX_RNI3Q951[7]         29.999       19.087
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              30.104       20.083
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.313

    Number of logic level(s):                27
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         11.344      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     11.602      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I3       In      -         11.988      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.316     12.303      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      I0       In      -         13.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      O        Out     0.449     14.123      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         15.028      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     15.286      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I3       In      -         15.672      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.316     15.987      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      I0       In      -         17.358      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      O        Out     0.449     17.807      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         18.712      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     18.970      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I3       In      -         19.356      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.316     19.671      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      I0       In      -         21.042      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      O        Out     0.449     21.491      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I0       In      -         22.862      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.449     23.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.682      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.131      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         26.036      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.293      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.679      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.366      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.681      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.052      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.431      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.802      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.118      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.489      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.804      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.311      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.416 is 9.441(26.7%) logic and 25.975(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.308

    Number of logic level(s):                28
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         11.344      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     11.602      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I3       In      -         11.988      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.316     12.303      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      I0       In      -         13.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      O        Out     0.449     14.123      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         15.028      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     15.286      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I3       In      -         15.672      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.316     15.987      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      I0       In      -         17.358      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      O        Out     0.449     17.807      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         18.712      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     18.970      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I3       In      -         19.356      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.316     19.671      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIQI1O41        SB_LUT4      I1       In      -         21.042      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIQI1O41        SB_LUT4      O        Out     0.379     21.421      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIQI1O41        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         22.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.279     22.604      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I3       In      -         22.990      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.316     23.306      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.677      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.126      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         26.031      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.288      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.990      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.361      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.677      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.047      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.426      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.797      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.113      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.484      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.799      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.306      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.412 is 9.517(26.9%) logic and 25.895(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.268

    Number of logic level(s):                26
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIV9L44         SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c_RNIV9L44         SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I0       In      -         11.810      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.449     12.259      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      I0       In      -         13.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      O        Out     0.449     14.079      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         14.984      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     15.241      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I3       In      -         15.627      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.316     15.943      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      I0       In      -         17.314      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      O        Out     0.449     17.763      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         18.668      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     18.925      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I3       In      -         19.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.316     19.627      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      I0       In      -         20.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      O        Out     0.449     21.447      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I0       In      -         22.818      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.449     23.267      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.637      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.086      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         25.991      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.249      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.950      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.321      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.637      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.008      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.387      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.758      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.073      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.444      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.760      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.267      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.372 is 9.317(26.3%) logic and 26.055(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.268

    Number of logic level(s):                26
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         11.344      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     11.602      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I3       In      -         11.988      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.316     12.303      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNINJD69         SB_LUT4      I0       In      -         13.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNINJD69         SB_LUT4      O        Out     0.449     14.123      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I0       In      -         15.494      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.449     15.943      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      I0       In      -         17.314      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9_0       SB_LUT4      O        Out     0.449     17.763      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         18.668      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     18.925      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I3       In      -         19.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.316     19.627      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      I0       In      -         20.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      O        Out     0.449     21.447      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I0       In      -         22.818      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.449     23.267      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.637      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.086      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         25.991      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.249      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.950      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.321      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.637      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.008      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.387      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.758      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.073      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.444      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.760      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.267      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.372 is 9.317(26.3%) logic and 26.055(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      30.104
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.999

    - Propagation time:                      35.267
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.268

    Number of logic level(s):                26
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                           SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                           Net          -        -       1.599     -           6         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                   SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         3.905       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     4.031       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         4.045       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     4.171       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      I2       In      -         4.557       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       SB_LUT4      O        Out     0.379     4.936       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      I0       In      -         6.307       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNI1NDQ_0     SB_LUT4      O        Out     0.449     6.755       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         7.660       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     7.918       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      I3       In      -         8.304       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         SB_LUT4      O        Out     0.316     8.620       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      I0       In      -         9.991       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIHPG72_0       SB_LUT4      O        Out     0.449     10.439      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         11.344      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     11.602      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      I3       In      -         11.988      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         SB_LUT4      O        Out     0.316     12.303      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      I0       In      -         13.674      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNING6K4_0       SB_LUT4      O        Out     0.449     14.123      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         15.028      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     15.286      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      I3       In      -         15.672      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         SB_LUT4      O        Out     0.316     15.987      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNID36C9         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIMU7OI         SB_LUT4      I0       In      -         17.358      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIMU7OI         SB_LUT4      O        Out     0.449     17.807      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      I0       In      -         19.178      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         SB_LUT4      O        Out     0.449     19.627      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIAN74J         Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      I0       In      -         20.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIDFIL51        SB_LUT4      O        Out     0.449     21.447      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      I0       In      -         22.818      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        SB_LUT4      O        Out     0.449     23.267      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI8S2461        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         24.637      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     25.086      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                     Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         25.991      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     26.249      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      I3       In      -         26.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        SB_LUT4      O        Out     0.316     26.950      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI5B53T2        Net          -        -       1.371     -           3         
Pixel_1_RNO_10                                                                        SB_LUT4      I3       In      -         28.321      -         
Pixel_1_RNO_10                                                                        SB_LUT4      O        Out     0.316     28.637      -         
chessboardpixel\.un55_pixellto4_1                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_6                                                                         SB_LUT4      I2       In      -         30.008      -         
Pixel_1_RNO_6                                                                         SB_LUT4      O        Out     0.379     30.387      -         
chessboardpixel\.un55_pixellt10                                                       Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                         SB_LUT4      I3       In      -         31.758      -         
Pixel_1_RNO_1                                                                         SB_LUT4      O        Out     0.316     32.073      -         
chessboardpixel\.un29_pixel                                                           Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                           SB_LUT4      I3       In      -         33.444      -         
Pixel_1_RNO                                                                           SB_LUT4      O        Out     0.316     33.760      -         
Pixel_4_0_i                                                                           Net          -        -       1.507     -           1         
Pixel_1                                                                               SB_DFF       D        In      -         35.267      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 35.372 is 9.317(26.3%) logic and 26.055(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 101MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        115 uses
SB_DFF          16 uses
SB_DFFE         33 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         318 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 318 (24%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 318 = 318 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 40MB peak: 101MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Tue Jun 23 19:46:39 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 34 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	318
    Number of DFFs      	:	49
    Number of Carrys    	:	115
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	13
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_12/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_16/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_11/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_11/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_15/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_17/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_18/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_18/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	347
    Number of DFFs      	:	49
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	221
        CARRY Only       	:	24
        LUT with CARRY   	:	77
    LogicCells                  :	371/1280
    PLBs                        :	57/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 38.4 (sec)

Final Design Statistics
    Number of LUTs      	:	347
    Number of DFFs      	:	49
    Number of Carrys    	:	116
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	371/1280
    PLBs                        :	69/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 41.02 MHz | Target: 139.12 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 139.12 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 33.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 806
used logic cells: 371
Warning: LUT cascading ignored at 9,11,1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 806
used logic cells: 371
Warning: LUT cascading ignored at 9,11,1
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_12_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_12_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_11_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_9_10_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_9_10_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_9_10_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_11_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_11_0/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_11_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 490 
I1212: Iteration  1 :    66 unrouted : 1 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 1 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 19 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_12_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_12_5/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/in0" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_9_10_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_9_10_6/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_9_10_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_11_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_11_1/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_9_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_11_0/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_11_2/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":258:18:258:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":259:18:259:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:18:260:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":226:4:226:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":248:25:248:33|Referenced variable textpixel is not in sensitivity list
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:47:132:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:56:01 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:56:01 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:56:02 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:56:03 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     211.3 MHz     4.733         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             50.5 MHz      19.819        inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:56:04 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":235:17:235:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":235:37:235:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register visibleX[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 82MB peak: 86MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 82MB peak: 86MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 82MB peak: 86MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 88MB peak: 89MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -5.48ns		 272 /        41
   2		0h:00m:07s		    -5.48ns		 272 /        41
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[5]" with 17 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[7]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[9]" with 21 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[6]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[4]" with 21 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[3]" with 24 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Instance "beamY[2]" with 25 loads replicated 2 times to improve timing 
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -4.08ns		 315 /        50
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -4.08ns		 315 /        50
------------------------------------------------------------

@A: BN291 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Boundary register OutputEnabled packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un3_beamx.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 88MB peak: 94MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
1) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
2) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.x_latch[0]/I1
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un11_enabled_0/I0
    instance   CharacterDisplay.un11_enabled_0 (cell SB_LUT4)
    output pin CharacterDisplay.un11_enabled_0/O
    net        CharacterDisplay.un11_enabled_0_0
    input  pin CharacterDisplay.x_1_sqmuxa/I0
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
3) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
4) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
5) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
6) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
7) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.x_1_sqmuxa/I2
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
8) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
9) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 88MB peak: 94MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          50         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 87MB peak: 94MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 87MB peak: 94MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 88MB peak: 94MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 88MB peak: 94MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
1) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
2) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_14/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_14 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_14/O
    net        CharacterDisplay.un11_enabled_0_0
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
3) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
4) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
5) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
6) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
7) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
8) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 26.83ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 26.83ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:56:17 2015
#


Top view:               SimpleVGA
Requested Frequency:    37.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -4.734

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     37.3 MHz      31.7 MHz      26.828        31.563        -4.734      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             37.3 MHz      NA            26.828        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  26.828      -4.734  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       un5_vx       0.540       -4.734
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -4.594
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -4.454
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -4.314
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -4.174
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -4.033
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -3.959
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -3.910
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -3.893
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -2.188
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                  Required           
Instance              Reference                        Type        Pin     Net                  Time         Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       g0_4                 26.723       -4.734
OutputEnabled_e_0     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamX_RNISO4T[7]     26.723       15.854
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         26.828       16.849
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         26.828       16.849
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         26.828       16.849
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         26.828       16.849
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         26.828       16.849
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         26.828       16.849
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         26.828       16.849
visibleX[9]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         26.828       16.849
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.828
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.723

    - Propagation time:                      31.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.734

    Number of logic level(s):                35
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
beamX[0]                                             SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                               Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                       SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                       SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                         Net          -        -       0.014     -           1         
un5_vx_cry_1_c                                       SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                       SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                         Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                       SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                       SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                         Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                       SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                       SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                         Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                       SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                       SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                         Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                       SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                       SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                         Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                       SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                       SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                         Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                       SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                       SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                         Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      O        Out     0.316     3.314       -         
c.if_generate_plus\.mult1_un47_sum_0_0               Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      O        Out     0.449     5.134       -         
N_34                                                 Net          -        -       1.371     -           7         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      I1       In      -         6.505       -         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      O        Out     0.379     6.884       -         
if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx       Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     I0       In      -         7.789       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     CO       Out     0.258     8.047       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CI       In      -         8.060       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CO       Out     0.126     8.187       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CI       In      -         8.201       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CO       Out     0.126     8.327       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      I3       In      -         8.713       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      O        Out     0.316     9.028       -         
c.if_generate_plus\.mult1_un47_sum0[5]               Net          -        -       1.371     -           3         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      I0       In      -         10.400      -         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      O        Out     0.449     10.848      -         
N_32                                                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      I0       In      -         12.219      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      O        Out     0.449     12.668      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      I0       In      -         14.039      -         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      O        Out     0.449     14.488      -         
if_generate_plus\.mult1_un54_sum_s_5                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      I0       In      -         15.859      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      O        Out     0.449     16.308      -         
c.if_generate_plus\.mult1_un54_sum_i[5]              Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     I0       In      -         17.213      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     CO       Out     0.258     17.470      -         
c.if_generate_plus\.mult1_un61_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CI       In      -         17.484      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CO       Out     0.126     17.610      -         
c.if_generate_plus\.mult1_un61_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CI       In      -         17.624      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CO       Out     0.126     17.751      -         
c.if_generate_plus\.mult1_un61_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      I3       In      -         18.137      -         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      O        Out     0.316     18.452      -         
un9_r_0lto3                                          Net          -        -       1.371     -           6         
un9_r_0lto3_sbtinv                                   SB_LUT4      I0       In      -         19.823      -         
un9_r_0lto3_sbtinv                                   SB_LUT4      O        Out     0.449     20.272      -         
un9_r_0lto3_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     I0       In      -         21.177      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     CO       Out     0.258     21.435      -         
c.if_generate_plus\.mult1_un68_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CI       In      -         21.448      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CO       Out     0.126     21.575      -         
c.if_generate_plus\.mult1_un68_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CI       In      -         21.589      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CO       Out     0.126     21.715      -         
c.if_generate_plus\.mult1_un68_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      I3       In      -         22.101      -         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      O        Out     0.316     22.416      -         
un9_r_0lto2                                          Net          -        -       1.371     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv       SB_LUT4      I0       In      -         23.788      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv       SB_LUT4      O        Out     0.449     24.236      -         
G_228                                                Net          -        -       0.905     -           3         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     I0       In      -         25.141      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     CO       Out     0.258     25.399      -         
c.if_generate_plus\.mult1_un75_sum_cry_2             Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CI       In      -         25.413      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CO       Out     0.126     25.539      -         
c.if_generate_plus\.mult1_un75_sum_cry_3             Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CI       In      -         25.553      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CO       Out     0.126     25.679      -         
c.if_generate_plus\.mult1_un75_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      I3       In      -         26.065      -         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      O        Out     0.316     26.381      -         
un9_r_0lto1                                          Net          -        -       1.371     -           1         
r.g0_4_2                                             SB_LUT4      I2       In      -         27.752      -         
r.g0_4_2                                             SB_LUT4      O        Out     0.379     28.131      -         
r.g0_4_2                                             Net          -        -       1.371     -           1         
r.g0_4                                               SB_LUT4      I0       In      -         29.502      -         
r.g0_4                                               SB_LUT4      O        Out     0.449     29.950      -         
g0_4                                                 Net          -        -       1.507     -           1         
TextOutputEnabled                                    SB_DFFE      D        In      -         31.457      -         
===================================================================================================================
Total path delay (propagation time + setup) of 31.563 is 9.752(30.9%) logic and 21.811(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      26.828
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.723

    - Propagation time:                      31.317
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.594

    Number of logic level(s):                34
    Starting point:                          beamX[1] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
beamX[1]                                             SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                             Net          -        -       0.834     -           5         
un5_vx_cry_1_c                                       SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_1_c                                       SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_1                                         Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                       SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_2_c                                       SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_2                                         Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                       SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_3_c                                       SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_3                                         Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                       SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_4_c                                       SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_4                                         Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                       SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_5_c                                       SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_5                                         Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                       SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_6_c                                       SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_6                                         Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                       SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_7_c                                       SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_7                                         Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      I3       In      -         2.859       -         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      O        Out     0.316     3.174       -         
c.if_generate_plus\.mult1_un47_sum_0_0               Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      I0       In      -         4.545       -         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      O        Out     0.449     4.994       -         
N_34                                                 Net          -        -       1.371     -           7         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      I1       In      -         6.365       -         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      O        Out     0.379     6.744       -         
if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx       Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     I0       In      -         7.649       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     CO       Out     0.258     7.906       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CI       In      -         7.920       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CO       Out     0.126     8.047       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CI       In      -         8.060       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CO       Out     0.126     8.187       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      I3       In      -         8.573       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      O        Out     0.316     8.888       -         
c.if_generate_plus\.mult1_un47_sum0[5]               Net          -        -       1.371     -           3         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      I0       In      -         10.259      -         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      O        Out     0.449     10.708      -         
N_32                                                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      I0       In      -         12.079      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      O        Out     0.449     12.528      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      I0       In      -         13.899      -         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      O        Out     0.449     14.348      -         
if_generate_plus\.mult1_un54_sum_s_5                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      I0       In      -         15.719      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      O        Out     0.449     16.168      -         
c.if_generate_plus\.mult1_un54_sum_i[5]              Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     I0       In      -         17.073      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     CO       Out     0.258     17.330      -         
c.if_generate_plus\.mult1_un61_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CI       In      -         17.344      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CO       Out     0.126     17.470      -         
c.if_generate_plus\.mult1_un61_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CI       In      -         17.484      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CO       Out     0.126     17.610      -         
c.if_generate_plus\.mult1_un61_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      I3       In      -         17.996      -         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      O        Out     0.316     18.312      -         
un9_r_0lto3                                          Net          -        -       1.371     -           6         
un9_r_0lto3_sbtinv                                   SB_LUT4      I0       In      -         19.683      -         
un9_r_0lto3_sbtinv                                   SB_LUT4      O        Out     0.449     20.132      -         
un9_r_0lto3_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     I0       In      -         21.037      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     CO       Out     0.258     21.294      -         
c.if_generate_plus\.mult1_un68_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CI       In      -         21.308      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CO       Out     0.126     21.435      -         
c.if_generate_plus\.mult1_un68_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CI       In      -         21.448      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CO       Out     0.126     21.575      -         
c.if_generate_plus\.mult1_un68_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      I3       In      -         21.961      -         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      O        Out     0.316     22.276      -         
un9_r_0lto2                                          Net          -        -       1.371     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv       SB_LUT4      I0       In      -         23.647      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv       SB_LUT4      O        Out     0.449     24.096      -         
G_228                                                Net          -        -       0.905     -           3         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     I0       In      -         25.001      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     CO       Out     0.258     25.259      -         
c.if_generate_plus\.mult1_un75_sum_cry_2             Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CI       In      -         25.273      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CO       Out     0.126     25.399      -         
c.if_generate_plus\.mult1_un75_sum_cry_3             Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CI       In      -         25.413      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CO       Out     0.126     25.539      -         
c.if_generate_plus\.mult1_un75_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      I3       In      -         25.925      -         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      O        Out     0.316     26.241      -         
un9_r_0lto1                                          Net          -        -       1.371     -           1         
r.g0_4_2                                             SB_LUT4      I2       In      -         27.612      -         
r.g0_4_2                                             SB_LUT4      O        Out     0.379     27.990      -         
r.g0_4_2                                             Net          -        -       1.371     -           1         
r.g0_4                                               SB_LUT4      I0       In      -         29.361      -         
r.g0_4                                               SB_LUT4      O        Out     0.449     29.810      -         
g0_4                                                 Net          -        -       1.507     -           1         
TextOutputEnabled                                    SB_DFFE      D        In      -         31.317      -         
===================================================================================================================
Total path delay (propagation time + setup) of 31.422 is 9.625(30.6%) logic and 21.797(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      26.828
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.723

    - Propagation time:                      31.310
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.587

    Number of logic level(s):                34
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
beamX[0]                                           SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                             Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                     SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                     SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                       Net          -        -       0.014     -           1         
un5_vx_cry_1_c                                     SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                     SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                       Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                     SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                     SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                       Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                     SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                     SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                       Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                     SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                     SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                       Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                     SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                     SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                       Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                     SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                     SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                       Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                     SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                     SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                       Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                              SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_7_c_RNI7CC                              SB_LUT4      O        Out     0.316     3.314       -         
c.if_generate_plus\.mult1_un47_sum_0_0             Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                              SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_7_c_RNICLN                              SB_LUT4      O        Out     0.449     5.134       -         
N_34                                               Net          -        -       1.371     -           7         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_ma      SB_LUT4      I1       In      -         6.505       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_ma      SB_LUT4      O        Out     0.400     6.905       -         
if_generate_plus\.mult1_un47_sum_0_cry_3_ma        Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c     SB_CARRY     I1       In      -         7.810       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c     SB_CARRY     CO       Out     0.229     8.039       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3         Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c       SB_CARRY     CI       In      -         8.053       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c       SB_CARRY     CO       Out     0.126     8.179       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4         Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5           SB_LUT4      I3       In      -         8.565       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5           SB_LUT4      O        Out     0.316     8.881       -         
c.if_generate_plus\.mult1_un47_sum0[5]             Net          -        -       1.371     -           3         
un5_vx_cry_8_c_RNI24IE                             SB_LUT4      I0       In      -         10.252      -         
un5_vx_cry_8_c_RNI24IE                             SB_LUT4      O        Out     0.449     10.701      -         
N_32                                               Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5           SB_LUT4      I0       In      -         12.072      -         
c.if_generate_plus\.mult1_un54_sum_axb_5           SB_LUT4      O        Out     0.449     12.520      -         
c.if_generate_plus\.mult1_un54_sum_axb_5           Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5             SB_LUT4      I0       In      -         13.891      -         
c.if_generate_plus\.mult1_un54_sum_s_5             SB_LUT4      O        Out     0.449     14.340      -         
if_generate_plus\.mult1_un54_sum_s_5               Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]       SB_LUT4      I0       In      -         15.711      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     16.160      -         
c.if_generate_plus\.mult1_un54_sum_i[5]            Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c         SB_CARRY     I0       In      -         17.065      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c         SB_CARRY     CO       Out     0.258     17.322      -         
c.if_generate_plus\.mult1_un61_sum_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c         SB_CARRY     CI       In      -         17.336      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c         SB_CARRY     CO       Out     0.126     17.463      -         
c.if_generate_plus\.mult1_un61_sum_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c         SB_CARRY     CI       In      -         17.477      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c         SB_CARRY     CO       Out     0.126     17.603      -         
c.if_generate_plus\.mult1_un61_sum_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5             SB_LUT4      I3       In      -         17.989      -         
c.if_generate_plus\.mult1_un61_sum_s_5             SB_LUT4      O        Out     0.316     18.304      -         
un9_r_0lto3                                        Net          -        -       1.371     -           6         
un9_r_0lto3_sbtinv                                 SB_LUT4      I0       In      -         19.675      -         
un9_r_0lto3_sbtinv                                 SB_LUT4      O        Out     0.449     20.124      -         
un9_r_0lto3_i                                      Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c         SB_CARRY     I0       In      -         21.029      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c         SB_CARRY     CO       Out     0.258     21.287      -         
c.if_generate_plus\.mult1_un68_sum_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c         SB_CARRY     CI       In      -         21.301      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.427      -         
c.if_generate_plus\.mult1_un68_sum_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c         SB_CARRY     CI       In      -         21.441      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.567      -         
c.if_generate_plus\.mult1_un68_sum_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5             SB_LUT4      I3       In      -         21.953      -         
c.if_generate_plus\.mult1_un68_sum_s_5             SB_LUT4      O        Out     0.316     22.269      -         
un9_r_0lto2                                        Net          -        -       1.371     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv     SB_LUT4      I0       In      -         23.640      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv     SB_LUT4      O        Out     0.449     24.089      -         
G_228                                              Net          -        -       0.905     -           3         
c.if_generate_plus\.mult1_un75_sum_cry_2_c         SB_CARRY     I0       In      -         24.994      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c         SB_CARRY     CO       Out     0.258     25.251      -         
c.if_generate_plus\.mult1_un75_sum_cry_2           Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_3_c         SB_CARRY     CI       In      -         25.265      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.391      -         
c.if_generate_plus\.mult1_un75_sum_cry_3           Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_4_c         SB_CARRY     CI       In      -         25.405      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.531      -         
c.if_generate_plus\.mult1_un75_sum_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5             SB_LUT4      I3       In      -         25.917      -         
c.if_generate_plus\.mult1_un75_sum_s_5             SB_LUT4      O        Out     0.316     26.233      -         
un9_r_0lto1                                        Net          -        -       1.371     -           1         
r.g0_4_2                                           SB_LUT4      I2       In      -         27.604      -         
r.g0_4_2                                           SB_LUT4      O        Out     0.379     27.983      -         
r.g0_4_2                                           Net          -        -       1.371     -           1         
r.g0_4                                             SB_LUT4      I0       In      -         29.354      -         
r.g0_4                                             SB_LUT4      O        Out     0.449     29.802      -         
g0_4                                               Net          -        -       1.507     -           1         
TextOutputEnabled                                  SB_DFFE      D        In      -         31.310      -         
=================================================================================================================
Total path delay (propagation time + setup) of 31.415 is 9.618(30.6%) logic and 21.797(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      26.828
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.723

    - Propagation time:                      31.268
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.545

    Number of logic level(s):                34
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
beamX[0]                                             SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                               Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                       SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                       SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                         Net          -        -       0.014     -           1         
un5_vx_cry_1_c                                       SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                       SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                         Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                       SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                       SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                         Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                       SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                       SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                         Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                       SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                       SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                         Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                       SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                       SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                         Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                       SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                       SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                         Net          -        -       0.386     -           2         
un5_vx_cry_6_c_RNI59B                                SB_LUT4      I3       In      -         2.859       -         
un5_vx_cry_6_c_RNI59B                                SB_LUT4      O        Out     0.316     3.174       -         
un5_vx_cry_6_c_RNI59B                                Net          -        -       1.371     -           8         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      I1       In      -         4.545       -         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      O        Out     0.379     4.924       -         
N_34                                                 Net          -        -       1.371     -           7         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      I1       In      -         6.295       -         
c.if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx     SB_LUT4      O        Out     0.400     6.695       -         
if_generate_plus\.mult1_un47_sum_0_axb_2_l_ofx       Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     I0       In      -         7.600       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2_c         SB_CARRY     CO       Out     0.258     7.857       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_2           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CI       In      -         7.871       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3_0_c       SB_CARRY     CO       Out     0.126     7.997       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_3           Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CI       In      -         8.011       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CO       Out     0.126     8.138       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      I3       In      -         8.524       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      O        Out     0.316     8.839       -         
c.if_generate_plus\.mult1_un47_sum0[5]               Net          -        -       1.371     -           3         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      I0       In      -         10.210      -         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      O        Out     0.449     10.659      -         
N_32                                                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      I0       In      -         12.030      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      O        Out     0.449     12.479      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      I0       In      -         13.850      -         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      O        Out     0.449     14.299      -         
if_generate_plus\.mult1_un54_sum_s_5                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      I0       In      -         15.670      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      O        Out     0.449     16.118      -         
c.if_generate_plus\.mult1_un54_sum_i[5]              Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     I0       In      -         17.023      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     CO       Out     0.258     17.281      -         
c.if_generate_plus\.mult1_un61_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CI       In      -         17.295      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CO       Out     0.126     17.421      -         
c.if_generate_plus\.mult1_un61_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CI       In      -         17.435      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CO       Out     0.126     17.561      -         
c.if_generate_plus\.mult1_un61_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      I3       In      -         17.947      -         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      O        Out     0.316     18.263      -         
un9_r_0lto3                                          Net          -        -       1.371     -           6         
un9_r_0lto3_sbtinv                                   SB_LUT4      I0       In      -         19.634      -         
un9_r_0lto3_sbtinv                                   SB_LUT4      O        Out     0.449     20.083      -         
un9_r_0lto3_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     I0       In      -         20.988      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     CO       Out     0.258     21.245      -         
c.if_generate_plus\.mult1_un68_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CI       In      -         21.259      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CO       Out     0.126     21.385      -         
c.if_generate_plus\.mult1_un68_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CI       In      -         21.399      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CO       Out     0.126     21.526      -         
c.if_generate_plus\.mult1_un68_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      I3       In      -         21.912      -         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      O        Out     0.316     22.227      -         
un9_r_0lto2                                          Net          -        -       1.371     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv       SB_LUT4      I0       In      -         23.598      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv       SB_LUT4      O        Out     0.449     24.047      -         
G_228                                                Net          -        -       0.905     -           3         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     I0       In      -         24.952      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     CO       Out     0.258     25.209      -         
c.if_generate_plus\.mult1_un75_sum_cry_2             Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CI       In      -         25.224      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CO       Out     0.126     25.350      -         
c.if_generate_plus\.mult1_un75_sum_cry_3             Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CI       In      -         25.364      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CO       Out     0.126     25.490      -         
c.if_generate_plus\.mult1_un75_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      I3       In      -         25.876      -         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      O        Out     0.316     26.192      -         
un9_r_0lto1                                          Net          -        -       1.371     -           1         
r.g0_4_2                                             SB_LUT4      I2       In      -         27.563      -         
r.g0_4_2                                             SB_LUT4      O        Out     0.379     27.941      -         
r.g0_4_2                                             Net          -        -       1.371     -           1         
r.g0_4                                               SB_LUT4      I0       In      -         29.312      -         
r.g0_4                                               SB_LUT4      O        Out     0.449     29.761      -         
g0_4                                                 Net          -        -       1.507     -           1         
TextOutputEnabled                                    SB_DFFE      D        In      -         31.268      -         
===================================================================================================================
Total path delay (propagation time + setup) of 31.373 is 9.576(30.5%) logic and 21.797(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      26.828
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.723

    - Propagation time:                      31.247
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.524

    Number of logic level(s):                33
    Starting point:                          beamX[0] / Q
    Ending point:                            TextOutputEnabled / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
beamX[0]                                             SB_DFF       Q        Out     0.540     0.540       -         
un5_vx                                               Net          -        -       0.834     -           6         
un5_vx_cry_0_c                                       SB_CARRY     I0       In      -         1.374       -         
un5_vx_cry_0_c                                       SB_CARRY     CO       Out     0.258     1.632       -         
un5_vx_cry_0                                         Net          -        -       0.014     -           1         
un5_vx_cry_1_c                                       SB_CARRY     CI       In      -         1.646       -         
un5_vx_cry_1_c                                       SB_CARRY     CO       Out     0.126     1.772       -         
un5_vx_cry_1                                         Net          -        -       0.014     -           2         
un5_vx_cry_2_c                                       SB_CARRY     CI       In      -         1.786       -         
un5_vx_cry_2_c                                       SB_CARRY     CO       Out     0.126     1.912       -         
un5_vx_cry_2                                         Net          -        -       0.014     -           2         
un5_vx_cry_3_c                                       SB_CARRY     CI       In      -         1.926       -         
un5_vx_cry_3_c                                       SB_CARRY     CO       Out     0.126     2.052       -         
un5_vx_cry_3                                         Net          -        -       0.014     -           2         
un5_vx_cry_4_c                                       SB_CARRY     CI       In      -         2.066       -         
un5_vx_cry_4_c                                       SB_CARRY     CO       Out     0.126     2.192       -         
un5_vx_cry_4                                         Net          -        -       0.014     -           2         
un5_vx_cry_5_c                                       SB_CARRY     CI       In      -         2.206       -         
un5_vx_cry_5_c                                       SB_CARRY     CO       Out     0.126     2.333       -         
un5_vx_cry_5                                         Net          -        -       0.014     -           2         
un5_vx_cry_6_c                                       SB_CARRY     CI       In      -         2.346       -         
un5_vx_cry_6_c                                       SB_CARRY     CO       Out     0.126     2.473       -         
un5_vx_cry_6                                         Net          -        -       0.014     -           2         
un5_vx_cry_7_c                                       SB_CARRY     CI       In      -         2.487       -         
un5_vx_cry_7_c                                       SB_CARRY     CO       Out     0.126     2.613       -         
un5_vx_cry_7                                         Net          -        -       0.386     -           2         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      I3       In      -         2.999       -         
un5_vx_cry_7_c_RNI7CC                                SB_LUT4      O        Out     0.316     3.314       -         
c.if_generate_plus\.mult1_un47_sum_0_0               Net          -        -       1.371     -           6         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      I0       In      -         4.686       -         
un5_vx_cry_7_c_RNICLN                                SB_LUT4      O        Out     0.449     5.134       -         
N_34                                                 Net          -        -       1.371     -           7         
c.if_generate_plus\.mult1_un47_sum_0_axb_4_l_ofx     SB_LUT4      I0       In      -         6.505       -         
c.if_generate_plus\.mult1_un47_sum_0_axb_4_l_ofx     SB_LUT4      O        Out     0.449     6.954       -         
if_generate_plus\.mult1_un47_sum_0_axb_4_l_ofx       Net          -        -       0.905     -           2         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     I0       In      -         7.859       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4_c         SB_CARRY     CO       Out     0.258     8.117       -         
c.if_generate_plus\.mult1_un47_sum_0_cry_4           Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      I3       In      -         8.503       -         
c.if_generate_plus\.mult1_un47_sum_0_s_5             SB_LUT4      O        Out     0.316     8.818       -         
c.if_generate_plus\.mult1_un47_sum0[5]               Net          -        -       1.371     -           3         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      I0       In      -         10.189      -         
un5_vx_cry_8_c_RNI24IE                               SB_LUT4      O        Out     0.449     10.638      -         
N_32                                                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      I0       In      -         12.009      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             SB_LUT4      O        Out     0.449     12.458      -         
c.if_generate_plus\.mult1_un54_sum_axb_5             Net          -        -       1.371     -           1         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      I0       In      -         13.829      -         
c.if_generate_plus\.mult1_un54_sum_s_5               SB_LUT4      O        Out     0.449     14.278      -         
if_generate_plus\.mult1_un54_sum_s_5                 Net          -        -       1.371     -           5         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      I0       In      -         15.649      -         
c.if_generate_plus\.mult1_un54_sum_sbtinv[5]         SB_LUT4      O        Out     0.449     16.097      -         
c.if_generate_plus\.mult1_un54_sum_i[5]              Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     I0       In      -         17.002      -         
c.if_generate_plus\.mult1_un61_sum_cry_2_c           SB_CARRY     CO       Out     0.258     17.260      -         
c.if_generate_plus\.mult1_un61_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CI       In      -         17.274      -         
c.if_generate_plus\.mult1_un61_sum_cry_3_c           SB_CARRY     CO       Out     0.126     17.400      -         
c.if_generate_plus\.mult1_un61_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CI       In      -         17.414      -         
c.if_generate_plus\.mult1_un61_sum_cry_4_c           SB_CARRY     CO       Out     0.126     17.540      -         
c.if_generate_plus\.mult1_un61_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      I3       In      -         17.926      -         
c.if_generate_plus\.mult1_un61_sum_s_5               SB_LUT4      O        Out     0.316     18.242      -         
un9_r_0lto3                                          Net          -        -       1.371     -           6         
un9_r_0lto3_sbtinv                                   SB_LUT4      I0       In      -         19.613      -         
un9_r_0lto3_sbtinv                                   SB_LUT4      O        Out     0.449     20.062      -         
un9_r_0lto3_i                                        Net          -        -       0.905     -           4         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     I0       In      -         20.967      -         
c.if_generate_plus\.mult1_un68_sum_cry_2_c           SB_CARRY     CO       Out     0.258     21.224      -         
c.if_generate_plus\.mult1_un68_sum_cry_2             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CI       In      -         21.238      -         
c.if_generate_plus\.mult1_un68_sum_cry_3_c           SB_CARRY     CO       Out     0.126     21.364      -         
c.if_generate_plus\.mult1_un68_sum_cry_3             Net          -        -       0.014     -           2         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CI       In      -         21.378      -         
c.if_generate_plus\.mult1_un68_sum_cry_4_c           SB_CARRY     CO       Out     0.126     21.505      -         
c.if_generate_plus\.mult1_un68_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      I3       In      -         21.891      -         
c.if_generate_plus\.mult1_un68_sum_s_5               SB_LUT4      O        Out     0.316     22.206      -         
un9_r_0lto2                                          Net          -        -       1.371     -           4         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv       SB_LUT4      I0       In      -         23.577      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c_inv       SB_LUT4      O        Out     0.449     24.026      -         
G_228                                                Net          -        -       0.905     -           3         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     I0       In      -         24.931      -         
c.if_generate_plus\.mult1_un75_sum_cry_2_c           SB_CARRY     CO       Out     0.258     25.189      -         
c.if_generate_plus\.mult1_un75_sum_cry_2             Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CI       In      -         25.203      -         
c.if_generate_plus\.mult1_un75_sum_cry_3_c           SB_CARRY     CO       Out     0.126     25.329      -         
c.if_generate_plus\.mult1_un75_sum_cry_3             Net          -        -       0.014     -           1         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CI       In      -         25.343      -         
c.if_generate_plus\.mult1_un75_sum_cry_4_c           SB_CARRY     CO       Out     0.126     25.469      -         
c.if_generate_plus\.mult1_un75_sum_cry_4             Net          -        -       0.386     -           1         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      I3       In      -         25.855      -         
c.if_generate_plus\.mult1_un75_sum_s_5               SB_LUT4      O        Out     0.316     26.171      -         
un9_r_0lto1                                          Net          -        -       1.371     -           1         
r.g0_4_2                                             SB_LUT4      I2       In      -         27.541      -         
r.g0_4_2                                             SB_LUT4      O        Out     0.379     27.920      -         
r.g0_4_2                                             Net          -        -       1.371     -           1         
r.g0_4                                               SB_LUT4      I0       In      -         29.291      -         
r.g0_4                                               SB_LUT4      O        Out     0.449     29.740      -         
g0_4                                                 Net          -        -       1.507     -           1         
TextOutputEnabled                                    SB_DFFE      D        In      -         31.247      -         
===================================================================================================================
Total path delay (propagation time + setup) of 31.352 is 9.569(30.5%) logic and 21.783(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 88MB peak: 94MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        121 uses
SB_DFF          15 uses
SB_DFFE         35 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         322 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 322 (25%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 322 = 322 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 39MB peak: 94MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Tue Jun 23 19:56:17 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 34 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	322
    Number of DFFs      	:	50
    Number of Carrys    	:	121
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_11/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_14/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_11/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_19/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_11/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_18/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_20/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_21/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_21/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	351
    Number of DFFs      	:	50
    Number of Carrys    	:	122

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	220
        CARRY Only       	:	26
        LUT with CARRY   	:	81
    LogicCells                  :	377/1280
    PLBs                        :	57/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.5 (sec)

Final Design Statistics
    Number of LUTs      	:	351
    Number of DFFs      	:	50
    Number of Carrys    	:	122
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	377/1280
    PLBs                        :	67/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 43.98 MHz | Target: 156.08 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 156.08 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 37.27 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 811
used logic cells: 377
Warning: LUT cascading ignored at 8,4,0
Warning: LUT cascading ignored at 9,3,4
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 811
used logic cells: 377
Warning: LUT cascading ignored at 8,4,0
Warning: LUT cascading ignored at 9,3,4
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_4_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_8_4_0/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_8_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_3_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_3_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_3_4/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_4_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_3_3/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_3_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_4_7/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_4_7/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_4_7/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 493 
I1212: Iteration  1 :   145 unrouted : 1 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 20 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_4_7/in0" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_8_4_0/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_8_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_4_7/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_4_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_5/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_3_6/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_3_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_9_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_3_3/in3" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_9_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_3_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_3_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_3_5/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 8 (sec)
bitmap succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:60|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":152:40:152:63|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:47:132:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(1) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:59:13 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:59:13 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:59:13 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:59:15 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.178        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       252.000       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 19:59:16 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":139:16:142:21|Net CharacterDisplay.x_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":180:25:180:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":176:25:176:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 234 /        42
   2		0h:00m:03s		    -5.46ns		 234 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 234 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 234 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin TextPixel_m_0/I1
    instance   TextPixel_m_0 (cell SB_LUT4)
    output pin TextPixel_m_0/O
    net        TextPixel_m_0
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
3) instance CharacterDisplay.x_1_sqmuxa (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x_1_sqmuxa" in work.SimpleVGA(vga)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_2_c/I0
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin TextPixel_m_0/I1
    instance   TextPixel_m_0 (cell SB_LUT4)
    output pin TextPixel_m_0/O
    net        TextPixel_m_0
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":141:17:142:13|Found combinational loop during mapping at net CharacterDisplay.un14_enabled_cry_3
9) instance CharacterDisplay.un14_enabled_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un14_enabled_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un14_enabled_cry_3
    input  pin TextPixel_m_0/I3
    instance   TextPixel_m_0 (cell SB_LUT4)
    output pin TextPixel_m_0/O
    net        TextPixel_m_0
    input  pin CharacterDisplay.x_1_sqmuxa/I1
    instance   CharacterDisplay.x_1_sqmuxa (cell SB_LUT4)
    output pin CharacterDisplay.x_1_sqmuxa/O
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_1_c/CO
    net        CharacterDisplay.un14_enabled_cry_1
    input  pin CharacterDisplay.un14_enabled_cry_2_c/CI
    instance   CharacterDisplay.un14_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_2_c/CO
    net        CharacterDisplay.un14_enabled_cry_2
    input  pin CharacterDisplay.un14_enabled_cry_3_c/CI
    instance   CharacterDisplay.un14_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un14_enabled_cry_3_c/CO
    net        CharacterDisplay.un14_enabled_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 80MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 80MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x_1_sqmuxa
1) instance un18_enabled_cry_3_c_RNI9PMA (view:work.LEDBoardFont(netlist)), output net "x_1_sqmuxa" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x_1_sqmuxa
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un18_enabled_cry_1_c/I0
    instance   CharacterDisplay.un18_enabled_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_1_c/CO
    net        CharacterDisplay.un18_enabled_cry_1
    input  pin CharacterDisplay.un18_enabled_cry_2_c/CI
    instance   CharacterDisplay.un18_enabled_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_2_c/CO
    net        CharacterDisplay.un18_enabled_cry_2
    input  pin CharacterDisplay.un18_enabled_cry_3_c/CI
    instance   CharacterDisplay.un18_enabled_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un18_enabled_cry_3_c/CO
    net        CharacterDisplay.un18_enabled_cry_3
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI8H93/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI8H93 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI8H93/O
    net        CharacterDisplay.TextPixel_m_0
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA/O
    net        CharacterDisplay.x_1_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un14_enabled_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un14_enabled_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un14_enabled_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un18_enabled_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un18_enabled_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un18_enabled_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un18_enabled_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un18_enabled_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un18_enabled_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un18_enabled_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un18_enabled_cry_3_c_RNI/I1
    instance   CharacterDisplay.un18_enabled_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un18_enabled_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.11ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.11ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 19:59:22 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.336

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.105        63.777        -18.336     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.105        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.105      -2.659  |  No paths    -      |  13.553      -18.336  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.336
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.692
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.713
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.506
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.527
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.945
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.913 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.261 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.949 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.578 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i               13.447       -18.336
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     27.000       -2.659 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       OutputEnabled_0           27.000       15.198 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.783
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.336

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.421      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.679      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.065      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      I0       In      -         22.752      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      O        Out     0.449     23.200      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I0       In      -         24.571      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.449     25.020      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                                       SB_LUT4      I0       In      -         26.391      -         
Pixel_1_RNO_4                                                                       SB_LUT4      O        Out     0.449     26.840      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                       SB_LUT4      I2       In      -         28.211      -         
Pixel_1_RNO_1                                                                       SB_LUT4      O        Out     0.379     28.590      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                         SB_LUT4      I3       In      -         29.961      -         
Pixel_1_RNO                                                                         SB_LUT4      O        Out     0.316     30.276      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.783      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.888 is 8.683(27.2%) logic and 23.205(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.770
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.322

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.364      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.621      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.694      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.142      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         24.047      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.305      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I3       In      -         24.691      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.316     25.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                                       SB_LUT4      I0       In      -         26.378      -         
Pixel_1_RNO_4                                                                       SB_LUT4      O        Out     0.449     26.826      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                       SB_LUT4      I2       In      -         28.197      -         
Pixel_1_RNO_1                                                                       SB_LUT4      O        Out     0.379     28.576      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                         SB_LUT4      I3       In      -         29.947      -         
Pixel_1_RNO                                                                         SB_LUT4      O        Out     0.316     30.263      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.770      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.875 is 8.656(27.2%) logic and 23.219(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                                       SB_LUT4      I0       In      -         26.347      -         
Pixel_1_RNO_4                                                                       SB_LUT4      O        Out     0.449     26.796      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                       SB_LUT4      I2       In      -         28.167      -         
Pixel_1_RNO_1                                                                       SB_LUT4      O        Out     0.379     28.545      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                         SB_LUT4      I3       In      -         29.916      -         
Pixel_1_RNO                                                                         SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.739      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7       SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7       SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I0       In      -         17.203      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.449     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                                       SB_LUT4      I0       In      -         26.347      -         
Pixel_1_RNO_4                                                                       SB_LUT4      O        Out     0.449     26.796      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                       SB_LUT4      I2       In      -         28.167      -         
Pixel_1_RNO_1                                                                       SB_LUT4      O        Out     0.379     28.545      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                         SB_LUT4      I3       In      -         29.916      -         
Pixel_1_RNO                                                                         SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.739      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                                       SB_LUT4      I0       In      -         26.347      -         
Pixel_1_RNO_4                                                                       SB_LUT4      O        Out     0.449     26.796      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_1_RNO_1                                                                       SB_LUT4      I2       In      -         28.167      -         
Pixel_1_RNO_1                                                                       SB_LUT4      O        Out     0.379     28.545      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                                         SB_LUT4      I3       In      -         29.916      -         
Pixel_1_RNO                                                                         SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.739      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        134 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         243 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 243 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 243 = 243 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 19:59:22 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	243
    Number of DFFs      	:	42
    Number of Carrys    	:	134
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_11/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_13/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_17/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_12/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_12/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_16/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_18/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_19/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_19/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	264
    Number of DFFs      	:	42
    Number of Carrys    	:	141

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	137
        CARRY Only       	:	30
        LUT with CARRY   	:	85
    LogicCells                  :	294/1280
    PLBs                        :	45/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.9 (sec)

Final Design Statistics
    Number of LUTs      	:	264
    Number of DFFs      	:	42
    Number of Carrys    	:	141
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	294/1280
    PLBs                        :	53/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 23.57 MHz | Target: 154.46 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.46 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 528
used logic cells: 294
Warning: LUT cascading ignored at 8,8,0
Warning: LUT cascading ignored at 8,8,2
Warning: LUT cascading ignored at 8,9,1
Warning: LUT cascading ignored at 8,9,6
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 528
used logic cells: 294
Warning: LUT cascading ignored at 8,8,0
Warning: LUT cascading ignored at 8,8,2
Warning: LUT cascading ignored at 8,9,1
Warning: LUT cascading ignored at 8,9,6
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_8_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_9_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_8_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_8_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_8_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_9_7/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_9_7/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_8_9_6/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_8_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_9_5/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_9_1/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_8_2/in1" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_8_2/in2" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_8_2/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 410 
I1212: Iteration  1 :    79 unrouted : 0 seconds
I1212: Iteration  2 :    20 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 1 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_9_4/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI9PMA_LC_8_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_8_7/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_1_LC_9_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_8_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_3_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_8_2/in3" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_8_2/in0" to pin "CharacterDisplay.un14_enabled_cry_1_c_inv_RNI_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_8_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_8_5/in2" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_9_7/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_0_LC_8_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_9_0/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_13_LC_8_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_8_9_6/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_2_LC_8_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_9_1/in0" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_4_LC_8_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_9_5/in1" to pin "CharacterDisplay.un18_enabled_cry_3_c_RNI_5_LC_8_9_5/lcout" to break the combinatorial loop
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:18:260:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":261:18:261:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:56|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:59|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:08:58 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:08:58 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:08:58 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:08:59 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:09:00 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":179:25:179:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":175:25:175:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":234:17:234:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":234:37:234:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 232 /        42
   2		0h:00m:03s		    -5.46ns		 232 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
3) instance CharacterDisplay.TextPixel_m_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un13_x_0" in work.SimpleVGA(vga)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":137:13:138:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I3
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
1) instance un16_x_cry_3_c_RNIJV9 (view:work.LEDBoardFont(netlist)), output net "un13_x_0" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.11ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.11ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:09:07 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.336

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.105        63.777        -18.336     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.105        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.105      -2.659  |  No paths    -      |  13.553      -18.336  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.336
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.692
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.713
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.506
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.527
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.945
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.913 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.261 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.949 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.578 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i               13.447       -18.336
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     27.000       -2.659 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       OutputEnabled_0           27.000       15.198 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.783
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.336

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.421      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.679      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.065      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.752      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.200      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.571      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     25.020      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.391      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.840      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.211      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.590      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      I3       In      -         29.961      -         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      O        Out     0.316     30.276      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.783      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.888 is 8.683(27.2%) logic and 23.205(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.770
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.322

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.364      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.621      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.694      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.142      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.047      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.305      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I3       In      -         24.691      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.316     25.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.378      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.826      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.197      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.576      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      I3       In      -         29.947      -         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      O        Out     0.316     30.263      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.770      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.875 is 8.656(27.2%) logic and 23.219(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7              SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7              SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I0       In      -         17.203      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.449     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIM8LSU8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        134 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         241 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 241 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 241 = 241 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:09:07 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	241
    Number of DFFs      	:	42
    Number of Carrys    	:	134
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_17/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_15/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_17/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	262
    Number of DFFs      	:	42
    Number of Carrys    	:	141

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	136
        CARRY Only       	:	31
        LUT with CARRY   	:	84
    LogicCells                  :	293/1280
    PLBs                        :	45/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.8 (sec)

Final Design Statistics
    Number of LUTs      	:	262
    Number of DFFs      	:	42
    Number of Carrys    	:	141
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	293/1280
    PLBs                        :	51/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 21.43 MHz | Target: 154.46 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.46 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 549
used logic cells: 293
Warning: LUT cascading ignored at 9,6,4
Warning: LUT cascading ignored at 11,7,6
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 549
used logic cells: 293
Warning: LUT cascading ignored at 9,6,4
Warning: LUT cascading ignored at 11,7,6
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_2_c_LC_11_7_1/carryin" to pin "CharacterDisplay.un16_x_cry_2_c_LC_11_7_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_LC_11_7_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_LC_11_7_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_11_6_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_11_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_11_6_7/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_11_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_0/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_4/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_0/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 405 
I1212: Iteration  1 :    80 unrouted : 0 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 0 seconds
I1212: Iteration 15 :     4 unrouted : 0 seconds
I1212: Iteration 16 :     4 unrouted : 0 seconds
I1212: Iteration 17 :     4 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 16 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_11_6_2/in1" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_11_6_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_11_6_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_11_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_LC_11_7_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_LC_11_7_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_11_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_4/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_0/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_11_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_2_c_LC_11_7_1/carryin" to pin "CharacterDisplay.un16_x_cry_2_c_LC_11_7_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_11_7_6/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:18:260:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":261:18:261:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:56|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:59|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:12:10 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:12:10 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:12:10 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:12:12 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:12:13 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":179:25:179:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":175:25:175:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":234:17:234:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":234:37:234:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 232 /        42
   2		0h:00m:03s		    -5.46ns		 232 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 231 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 231 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
1) instance CharacterDisplay.Pixel_2_m_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un13_x_0" in work.SimpleVGA(vga)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.Pixel_2_m_0/I1
    instance   CharacterDisplay.Pixel_2_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.Pixel_2_m_0/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.y_latch[1]/I1
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
1) instance un16_x_cry_3_c_RNI2NUA (view:work.LEDBoardFont(netlist)), output net "un13_x_0" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI2NUA/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI2NUA (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI2NUA/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_6 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_6/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_6 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_6/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.11ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.11ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:12:19 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.336

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.105        63.777        -18.336     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.105        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.105      -2.659  |  No paths    -      |  13.553      -18.336  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.336
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.692
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.713
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.506
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.527
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.945
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.913 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.261 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.949 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.578 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4                   13.447       -18.336
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     27.000       -2.659 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       OutputEnabled_0           27.000       15.198 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.126 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.783
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.336

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.421      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.679      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.065      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.752      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.200      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.571      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     25.020      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.391      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.840      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.211      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.590      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      I3       In      -         29.961      -         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      O        Out     0.316     30.276      -         
Pixel_4                                                                                    Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.783      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.888 is 8.683(27.2%) logic and 23.205(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.770
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.322

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.364      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.621      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.694      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.142      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.047      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.305      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I3       In      -         24.691      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.316     25.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.378      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.826      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.197      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.576      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      I3       In      -         29.947      -         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      O        Out     0.316     30.263      -         
Pixel_4                                                                                    Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.770      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.875 is 8.656(27.2%) logic and 23.219(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4                                                                                    Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7              SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7              SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I0       In      -         17.203      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.449     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4                                                                                    Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIP45LU8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4                                                                                    Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        134 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         240 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 240 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 240 = 240 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 38MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:12:20 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	240
    Number of DFFs      	:	42
    Number of Carrys    	:	134
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_19/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_19/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_17/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_20/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_23/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_23/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_15/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_20/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_25/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_17/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_26/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_27/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_20/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_20/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	261
    Number of DFFs      	:	42
    Number of Carrys    	:	141

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	135
        CARRY Only       	:	31
        LUT with CARRY   	:	84
    LogicCells                  :	292/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.4 (sec)

Final Design Statistics
    Number of LUTs      	:	261
    Number of DFFs      	:	42
    Number of Carrys    	:	141
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	292/1280
    PLBs                        :	52/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 22.75 MHz | Target: 154.46 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.46 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 598
used logic cells: 292
Warning: LUT cascading ignored at 5,8,0
Warning: LUT cascading ignored at 6,5,2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 598
used logic cells: 292
Warning: LUT cascading ignored at 5,8,0
Warning: LUT cascading ignored at 6,5,2
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_2_c_LC_8_6_1/carryin" to pin "CharacterDisplay.un16_x_cry_2_c_LC_8_6_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_LC_8_6_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_LC_8_6_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_8_5_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_8_5_7/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_7_9_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_7_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_5_8_7/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_5_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_5_8_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_5_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_5_8_4/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_5_8_1/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_5_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_2_c_LC_8_6_1/in1" to pin "CharacterDisplay.un16_x_cry_2_c_LC_8_6_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_8_5_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_8_5_2/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_8_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_6_5_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_6_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_5_7_4/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_5_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_5_7_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_5_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 408 
I1212: Iteration  1 :    79 unrouted : 1 seconds
I1212: Iteration  2 :    16 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     8 unrouted : 0 seconds
I1212: Iteration  6 :     8 unrouted : 0 seconds
I1212: Iteration  7 :     8 unrouted : 1 seconds
I1212: Iteration  8 :     8 unrouted : 0 seconds
I1212: Iteration  9 :     8 unrouted : 0 seconds
I1212: Iteration 10 :     8 unrouted : 0 seconds
I1212: Iteration 11 :     8 unrouted : 0 seconds
I1212: Iteration 12 :     8 unrouted : 0 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     8 unrouted : 0 seconds
I1212: Iteration 15 :     8 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_8_5_2/in1" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_8_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_8_5_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_LC_8_6_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_LC_8_6_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_6_5_2/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_6_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_2_c_inv_LC_8_5_1/in1" to pin "CharacterDisplay.un12_x_cry_2_c_inv_LC_8_5_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_2_c_LC_8_6_1/in2" to pin "CharacterDisplay.un16_x_cry_2_c_LC_8_6_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_5_7_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_5_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_5_7_4/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_5_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_5_8_0/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_5_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_5_8_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_5_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI2NUA_LC_8_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_5_8_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_5_8_1/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_5_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_7_9_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_7_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_8_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_2_c_LC_8_6_1/carryin" to pin "CharacterDisplay.un16_x_cry_2_c_LC_8_6_1/carryout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:56|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:59|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:14:32 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:14:32 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:14:32 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:14:34 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:14:35 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 232 /        42
   2		0h:00m:03s		    -5.46ns		 232 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 231 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 231 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
3) instance CharacterDisplay.TextPixel_m_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un13_x_0" in work.SimpleVGA(vga)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":137:13:138:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I3
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
1) instance un16_x_cry_3_c_RNIJV9 (view:work.LEDBoardFont(netlist)), output net "un13_x_0" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.07ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.07ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:14:41 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.310

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.067        63.688        -18.310     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.067        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.068      -2.696  |  No paths    -      |  13.534      -18.310  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.310
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.666
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.688
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.818
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.868
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.920
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.932 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.236 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.968 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.552 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                  Required            
Instance              Reference                        Type        Pin     Net                  Time         Slack  
                      Clock                                                                                         
--------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i          13.429       -18.310
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un7_r                26.962       -2.696 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]     26.962       16.044 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.310

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.297

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.830      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.333      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.782      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.153      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.532      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.903      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.218      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.725      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.831 is 8.532(26.8%) logic and 23.299(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.306

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.446      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.351      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.342      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.791      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.162      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.541      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.912      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.227      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.734      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.839 is 8.634(27.1%) logic and 23.205(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.389      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.294      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.328      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.777      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.148      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.527      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.898      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.214      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.721      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.826 is 8.607(27.0%) logic and 23.219(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.266

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.843      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.302      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.751      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.122      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.501      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.872      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.188      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.695      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.800 is 8.435(26.5%) logic and 23.365(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        135 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         242 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 242 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 242 = 242 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:14:41 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	242
    Number of DFFs      	:	42
    Number of Carrys    	:	135
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_18/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_15/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_18/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	263
    Number of DFFs      	:	42
    Number of Carrys    	:	142

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	137
        CARRY Only       	:	32
        LUT with CARRY   	:	84
    LogicCells                  :	295/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.0 (sec)

Final Design Statistics
    Number of LUTs      	:	263
    Number of DFFs      	:	42
    Number of Carrys    	:	142
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	295/1280
    PLBs                        :	51/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 23.69 MHz | Target: 154.69 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.69 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 563
used logic cells: 295
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 563
used logic cells: 295
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_THRU_LUT4_0_LC_9_9_3/in3" to pin "CharacterDisplay.un16_x_cry_3_THRU_LUT4_0_LC_9_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_8_2/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_9_7_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_9_6_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 414 
I1212: Iteration  1 :    79 unrouted : 1 seconds
I1212: Iteration  2 :    17 unrouted : 0 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     8 unrouted : 0 seconds
I1212: Iteration  6 :     8 unrouted : 0 seconds
I1212: Iteration  7 :     8 unrouted : 0 seconds
I1212: Iteration  8 :     8 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_8_2/in1" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_THRU_LUT4_0_LC_9_9_3/in3" to pin "CharacterDisplay.un16_x_cry_3_THRU_LUT4_0_LC_9_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_9_7_4/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_2_c_inv_LC_9_8_1/in1" to pin "CharacterDisplay.un12_x_cry_2_c_inv_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_4/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:56|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:59|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register CurrentChar_5(7 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register CharY_4(3 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register CharX_4(2 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:17:49 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:17:49 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:17:49 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:17:50 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:17:52 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 233 /        42
   2		0h:00m:03s		    -5.46ns		 233 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
3) instance CharacterDisplay.TextPixel_m_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un13_x_0" in work.SimpleVGA(vga)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":137:13:138:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I3
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
1) instance un16_x_cry_3_c_RNIJV9 (view:work.LEDBoardFont(netlist)), output net "un13_x_0" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.07ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.07ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:17:59 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.310

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.067        63.688        -18.310     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.067        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.068      -2.696  |  No paths    -      |  13.534      -18.310  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.310
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.666
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.688
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.818
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.868
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.920
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.932 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.236 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.968 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.552 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i               13.429       -18.310
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     26.962       -2.696 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          26.962       16.030 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.310

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.297

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.830      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.333      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.782      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.153      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.532      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.903      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.218      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.725      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.831 is 8.532(26.8%) logic and 23.299(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.306

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.446      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.351      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.342      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.791      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.162      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.541      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.912      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.227      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.734      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.839 is 8.634(27.1%) logic and 23.205(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.389      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.294      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.328      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.777      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.148      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.527      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.898      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.214      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.721      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.826 is 8.607(27.0%) logic and 23.219(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.266

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.843      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.302      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.751      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.122      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.501      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.872      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.188      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.695      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.800 is 8.435(26.5%) logic and 23.365(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        135 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         244 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 244 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 244 = 244 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:17:59 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 29 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	244
    Number of DFFs      	:	42
    Number of Carrys    	:	135
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_16/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_16/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	265
    Number of DFFs      	:	42
    Number of Carrys    	:	142

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	138
        CARRY Only       	:	31
        LUT with CARRY   	:	85
    LogicCells                  :	296/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.6 (sec)

Final Design Statistics
    Number of LUTs      	:	265
    Number of DFFs      	:	42
    Number of Carrys    	:	142
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	296/1280
    PLBs                        :	49/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 20.95 MHz | Target: 154.69 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.69 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 538
used logic cells: 296
Warning: LUT cascading ignored at 8,8,2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 538
used logic cells: 296
Warning: LUT cascading ignored at 8,8,2
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 409 
I1212: Iteration  1 :    86 unrouted : 0 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":265:18:265:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":266:18:266:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":150:36:150:56|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":150:36:150:59|Index value 0 to 9 could be out of prefix range 0 to 7 
@W: CD434 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":124:12:124:16|Signal clock in the sensitivity list is not used in the process
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":137:8:137:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:47:132:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register CurrentChar_5(7 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register CharY_4(3 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register CharX_4(2 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":7:8:7:12|Input Clock is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:22:08 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:22:08 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:22:08 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:22:09 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":137:12:140:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":137:8:137:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:22:10 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":137:12:140:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":182:25:182:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":178:25:178:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":238:17:238:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":238:37:238:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 233 /        42
   2		0h:00m:03s		    -5.46ns		 233 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
3) instance CharacterDisplay.TextPixel_m_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un13_x_0" in work.SimpleVGA(vga)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":139:13:140:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I3
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
1) instance un16_x_cry_3_c_RNIJV9 (view:work.LEDBoardFont(netlist)), output net "un13_x_0" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.07ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.07ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:22:17 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.310

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.067        63.688        -18.310     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.067        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.068      -2.696  |  No paths    -      |  13.534      -18.310  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.310
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.666
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.688
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.818
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.868
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.920
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.932 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.236 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.968 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.552 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i               13.429       -18.310
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     26.962       -2.696 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          26.962       16.030 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.310

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.297

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.830      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.333      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.782      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.153      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.532      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.903      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.218      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.725      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.831 is 8.532(26.8%) logic and 23.299(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.306

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.446      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.351      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.342      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.791      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.162      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.541      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.912      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.227      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.734      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.839 is 8.634(27.1%) logic and 23.205(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.389      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.294      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.328      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.777      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.148      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.527      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.898      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.214      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.721      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.826 is 8.607(27.0%) logic and 23.219(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.266

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.843      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.302      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.751      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.122      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.501      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.872      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.188      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.695      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.800 is 8.435(26.5%) logic and 23.365(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        135 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         244 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 244 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 244 = 244 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:22:17 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	244
    Number of DFFs      	:	42
    Number of Carrys    	:	135
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_16/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_16/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	265
    Number of DFFs      	:	42
    Number of Carrys    	:	142

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	138
        CARRY Only       	:	31
        LUT with CARRY   	:	85
    LogicCells                  :	296/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.0 (sec)

Final Design Statistics
    Number of LUTs      	:	265
    Number of DFFs      	:	42
    Number of Carrys    	:	142
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	296/1280
    PLBs                        :	49/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 20.95 MHz | Target: 154.69 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.69 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 538
used logic cells: 296
Warning: LUT cascading ignored at 8,8,2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 538
used logic cells: 296
Warning: LUT cascading ignored at 8,8,2
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 409 
I1212: Iteration  1 :    86 unrouted : 1 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 1 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 15 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":265:18:265:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":266:18:266:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":150:36:150:56|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":150:36:150:59|Index value 0 to 9 could be out of prefix range 0 to 7 
@W: CD434 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":124:12:124:16|Signal clock in the sensitivity list is not used in the process
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":137:8:137:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":132:47:132:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register CurrentChar_5(7 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register CharY_4(3 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register CharX_4(2 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":143:8:143:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":7:8:7:12|Input Clock is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":121:8:121:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:25:20 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:25:20 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:25:20 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:25:22 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":137:12:140:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":137:8:137:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:25:23 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":137:12:140:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":182:25:182:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":178:25:178:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":238:17:238:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":238:37:238:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":143:8:143:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 233 /        42
   2		0h:00m:03s		    -5.46ns		 233 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":110:4:110:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
3) instance CharacterDisplay.TextPixel_m_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un13_x_0" in work.SimpleVGA(vga)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":139:13:140:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I3
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
1) instance un16_x_cry_3_c_RNIJV9 (view:work.LEDBoardFont(netlist)), output net "un13_x_0" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.07ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.07ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:25:29 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.310

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.067        63.688        -18.310     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.067        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.068      -2.696  |  No paths    -      |  13.534      -18.310  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.310
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.666
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.688
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.818
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.868
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.920
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.932 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.236 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.968 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.552 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i               13.429       -18.310
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     26.962       -2.696 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          26.962       16.030 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.310

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.297

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.830      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.333      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.782      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.153      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.532      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.903      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.218      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.725      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.831 is 8.532(26.8%) logic and 23.299(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.306

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.446      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.351      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.342      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.791      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.162      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.541      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.912      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.227      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.734      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.839 is 8.634(27.1%) logic and 23.205(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.389      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.294      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.328      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.777      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.148      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.527      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.898      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.214      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.721      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.826 is 8.607(27.0%) logic and 23.219(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.266

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.843      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.302      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.751      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.122      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.501      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.872      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.188      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.695      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.800 is 8.435(26.5%) logic and 23.365(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        135 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         244 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 244 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 244 = 244 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:25:29 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	244
    Number of DFFs      	:	42
    Number of Carrys    	:	135
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_16/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_16/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	265
    Number of DFFs      	:	42
    Number of Carrys    	:	142

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	138
        CARRY Only       	:	31
        LUT with CARRY   	:	85
    LogicCells                  :	296/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.7 (sec)

Final Design Statistics
    Number of LUTs      	:	265
    Number of DFFs      	:	42
    Number of Carrys    	:	142
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	296/1280
    PLBs                        :	49/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 20.95 MHz | Target: 154.69 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.69 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 538
used logic cells: 296
Warning: LUT cascading ignored at 8,8,2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 538
used logic cells: 296
Warning: LUT cascading ignored at 8,8,2
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 409 
I1212: Iteration  1 :    86 unrouted : 0 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD255 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":133:20:133:20|No identifier "enabled" in scope
1 error parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:27:09 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:27:09 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:56|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:59|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register CurrentChar_5(7 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register CharY_4(3 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register CharX_4(2 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:28:11 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:28:11 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:28:11 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:28:13 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:28:14 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 233 /        42
   2		0h:00m:03s		    -5.46ns		 233 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 232 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
3) instance CharacterDisplay.TextPixel_m_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un13_x_0" in work.SimpleVGA(vga)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":137:13:138:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I3
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.un13_x_0
1) instance un16_x_cry_3_c_RNIJV9 (view:work.LEDBoardFont(netlist)), output net "un13_x_0" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.un13_x_0
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.un13_x_0
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.07ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.07ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:28:20 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.310

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.067        63.688        -18.310     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.067        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.068      -2.696  |  No paths    -      |  13.534      -18.310  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.310
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.666
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.688
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.818
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.868
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.920
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.932 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.236 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.968 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.552 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i               13.429       -18.310
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     26.962       -2.696 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          26.962       16.030 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.067       17.081 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.310

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.297

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.830      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.333      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.782      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.153      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.532      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.903      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.218      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.725      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.831 is 8.532(26.8%) logic and 23.299(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.306

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.446      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.351      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.342      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.791      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.162      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.541      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.912      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.227      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.734      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.839 is 8.634(27.1%) logic and 23.205(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.389      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.294      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.328      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.777      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.148      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.527      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.898      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.214      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.721      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.826 is 8.607(27.0%) logic and 23.219(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.266

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.843      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.302      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.751      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.122      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.501      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.872      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.188      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.695      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.800 is 8.435(26.5%) logic and 23.365(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        135 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         244 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 244 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 244 = 244 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:28:21 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	244
    Number of DFFs      	:	42
    Number of Carrys    	:	135
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_16/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_16/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	265
    Number of DFFs      	:	42
    Number of Carrys    	:	142

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	138
        CARRY Only       	:	31
        LUT with CARRY   	:	85
    LogicCells                  :	296/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.5 (sec)

Final Design Statistics
    Number of LUTs      	:	265
    Number of DFFs      	:	42
    Number of Carrys    	:	142
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	296/1280
    PLBs                        :	49/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 20.95 MHz | Target: 154.69 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.69 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 538
used logic cells: 296
Warning: LUT cascading ignored at 8,8,2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 538
used logic cells: 296
Warning: LUT cascading ignored at 8,8,2
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 409 
I1212: Iteration  1 :    86 unrouted : 0 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_7_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_8_7/lcout" to break the combinatorial loop
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":189:39:189:48|Index value 0 to 79 could be out of prefix range 0 to 9 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:40|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:43|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register bits 7 to 4 of CurrentChar(7 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:30:47 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:30:48 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:30:48 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:30:49 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     15.1 MHz      66.058        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             3.6 MHz       276.623       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:30:50 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 80MB peak: 80MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 81MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 81MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 81MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CurrentChar[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 81MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 86MB peak: 87MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -7.28ns		 326 /        46
   2		0h:00m:03s		    -5.72ns		 326 /        46
   3		0h:00m:03s		    -5.72ns		 326 /        46
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Instance "CurrentChar_0[0]" with 39 loads replicated 3 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Instance "CurrentChar[2]" with 37 loads replicated 3 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Instance "CurrentChar[1]" with 37 loads replicated 3 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Instance "CurrentChar[3]" with 33 loads replicated 3 times to improve timing 
Timing driven replication report
Added 12 Registers via timing driven replication
Added 12 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -5.72ns		 338 /        58
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    -5.72ns		 338 /        58
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 90MB peak: 99MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un13_x_i_0_o2/I1
    instance   CharacterDisplay.un13_x_i_0_o2 (cell SB_LUT4)
    output pin CharacterDisplay.un13_x_i_0_o2/O
    net        N_66
    input  pin N_66_iclk/I0
    instance   N_66_iclk (cell SB_LUT4)
    output pin N_66_iclk/O
    net        N_66_iclk
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net N_66_iclk
3) instance N_66_iclk (view:work.SimpleVGA(vga)), output net "N_66_iclk" in work.SimpleVGA(vga)
    net        N_66_iclk
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un13_x_i_0_o2/I1
    instance   CharacterDisplay.un13_x_i_0_o2 (cell SB_LUT4)
    output pin CharacterDisplay.un13_x_i_0_o2/O
    net        N_66
    input  pin N_66_iclk/I0
    instance   N_66_iclk (cell SB_LUT4)
    output pin N_66_iclk/O
    net        N_66_iclk
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":137:13:138:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.un13_x_i_0_o2/I3
    instance   CharacterDisplay.un13_x_i_0_o2 (cell SB_LUT4)
    output pin CharacterDisplay.un13_x_i_0_o2/O
    net        N_66
    input  pin N_66_iclk/I0
    instance   N_66_iclk (cell SB_LUT4)
    output pin N_66_iclk/O
    net        N_66_iclk
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 90MB peak: 99MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          58         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 87MB peak: 99MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 87MB peak: 99MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 88MB peak: 99MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 88MB peak: 99MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.N_66_iclk
1) instance un16_x_cry_3_c_RNIJV9_0 (view:work.LEDBoardFont(netlist)), output net "N_66_iclk" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.N_66_iclk
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.N_66
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9_0/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9_0/O
    net        CharacterDisplay.N_66_iclk
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 28.67ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 28.67ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:31:03 2015
#


Top view:               SimpleVGA
Requested Frequency:    34.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -17.524

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     34.9 MHz      15.7 MHz      28.669        63.716        -17.524     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             34.9 MHz      NA            28.669        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  28.669      -5.059  |  No paths    -      |  14.334      -17.524  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -17.524
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -15.866
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -14.690
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -13.887
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -12.740
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.119
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -8.804 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -6.435 
beamX[0]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       un5_vx          0.540       -5.059 
beamX[1]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[1]        0.540       -4.919 
========================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                      Required            
Instance                  Reference                        Type        Pin     Net                      Time         Slack  
                          Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------
Pixel_1                   PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       N_60_i                   14.229       -17.524
CurrentChar_0[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar_0_0          28.564       -5.059 
CurrentChar_0_0_rep1      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar_0_0_rep1     28.564       -5.059 
CurrentChar_0_0_rep2      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar_0_0_rep2     28.564       -5.059 
CurrentChar_0_fast[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar_0_0_fast     28.564       -5.059 
CurrentChar[1]            PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar              28.564       -4.573 
CurrentChar[2]            PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar_0            28.564       -4.573 
CurrentChar[3]            PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar_1            28.564       -4.573 
CurrentChar_1_rep1        PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar_rep1         28.564       -4.573 
CurrentChar_1_rep2        PLL|PLLOUTCORE_derived_clock     SB_DFF      D       CurrentChar_rep2         28.564       -4.573 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.334
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.229

    - Propagation time:                      31.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.524

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       SB_LUT4      I2       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       SB_LUT4      O        Out     0.379     23.086      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2_1_0                         SB_LUT4      I1       In      -         24.457      -         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2_1_0                         SB_LUT4      O        Out     0.400     24.857      -         
un55_pixellto4_i_i_a2_1_0                                                           Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      I0       In      -         26.228      -         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      O        Out     0.449     26.676      -         
un55_pixellto4_i_i_a2                                                               Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      I0       In      -         28.047      -         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      O        Out     0.449     28.496      -         
un55_pixellto10_1_i_i_a2                                                            Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      I2       In      -         29.867      -         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      O        Out     0.379     30.246      -         
N_60_i                                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.753      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.858 is 8.573(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.334
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.229

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.510

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971      SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971      SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      I3       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      O        Out     0.316     26.662      -         
un55_pixellto4_i_i_a2                                                               Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      I0       In      -         28.033      -         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      O        Out     0.449     28.482      -         
un55_pixellto10_1_i_i_a2                                                            Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      I2       In      -         29.853      -         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      O        Out     0.379     30.232      -         
N_60_i                                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.739      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.334
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.229

    - Propagation time:                      31.748
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.519

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       SB_LUT4      I1       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       SB_LUT4      O        Out     0.379     19.446      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.351      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.279     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       SB_LUT4      I2       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       SB_LUT4      O        Out     0.379     23.081      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2_1_0                         SB_LUT4      I1       In      -         24.452      -         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2_1_0                         SB_LUT4      O        Out     0.400     24.852      -         
un55_pixellto4_i_i_a2_1_0                                                           Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      I0       In      -         26.223      -         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      O        Out     0.449     26.672      -         
un55_pixellto4_i_i_a2                                                               Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      I0       In      -         28.043      -         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      O        Out     0.449     28.491      -         
un55_pixellto10_1_i_i_a2                                                            Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      I2       In      -         29.862      -         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      O        Out     0.379     30.241      -         
N_60_i                                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.748      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.853 is 8.648(27.2%) logic and 23.205(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.334
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.229

    - Propagation time:                      31.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.496

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.830      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      I3       In      -         26.333      -         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      O        Out     0.316     26.649      -         
un55_pixellto4_i_i_a2                                                               Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      I0       In      -         28.020      -         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      O        Out     0.449     28.469      -         
un55_pixellto10_1_i_i_a2                                                            Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      I2       In      -         29.840      -         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      O        Out     0.379     30.218      -         
N_60_i                                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.725      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.831 is 8.532(26.8%) logic and 23.299(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.334
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.229

    - Propagation time:                      31.709
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.479

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.843      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       SB_LUT4      I2       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       SB_LUT4      O        Out     0.379     23.042      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_2_c_RNI8O2PG       Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2_1_0                         SB_LUT4      I1       In      -         24.413      -         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2_1_0                         SB_LUT4      O        Out     0.400     24.812      -         
un55_pixellto4_i_i_a2_1_0                                                           Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      I0       In      -         26.183      -         
CharacterDisplay.chessboardpixel\.un55_pixellto4_i_i_a2                             SB_LUT4      O        Out     0.449     26.632      -         
un55_pixellto4_i_i_a2                                                               Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      I0       In      -         28.003      -         
CharacterDisplay.chessboardpixel\.un55_pixellto10_1_i_i_a2                          SB_LUT4      O        Out     0.449     28.452      -         
un55_pixellto10_1_i_i_a2                                                            Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      I2       In      -         29.823      -         
CharacterDisplay.un16_x_cry_3_c_RNIJ8J1U8                                           SB_LUT4      O        Out     0.379     30.202      -         
N_60_i                                                                              Net          -        -       1.507     -           1         
Pixel_1                                                                             SB_DFFN      D        In      -         31.709      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.814 is 8.449(26.6%) logic and 23.365(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 88MB peak: 99MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        139 uses
SB_DFF          32 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         354 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   58 (4%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 354 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 354 = 354 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 41MB peak: 99MB)

Process took 0h:00m:13s realtime, 0h:00m:11s cputime
# Tue Jun 23 20:31:03 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 34 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	354
    Number of DFFs      	:	58
    Number of Carrys    	:	139
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_16/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_17/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_17/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_47/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_47/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_47/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_47/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_83/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_83/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_68/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_68/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_68/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_68/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_84/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_84/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_LC_377/in1" to pin "CharacterDisplay.un16_x_cry_3_c_LC_377/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_87/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_87/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_88/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_88/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_2_c_LC_376/in1" to pin "CharacterDisplay.un16_x_cry_2_c_LC_376/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_89/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_89/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_90/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_90/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	376
    Number of DFFs      	:	58
    Number of Carrys    	:	146

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	229
        CARRY Only       	:	32
        LUT with CARRY   	:	89
    LogicCells                  :	408/1280
    PLBs                        :	61/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.8 (sec)

Final Design Statistics
    Number of LUTs      	:	376
    Number of DFFs      	:	58
    Number of Carrys    	:	146
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	408/1280
    PLBs                        :	64/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 24.35 MHz | Target: 146.06 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 146.06 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 34.88 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 831
used logic cells: 408
Warning: LUT cascading ignored at 7,3,6
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 831
used logic cells: 408
Warning: LUT cascading ignored at 7,3,6
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_10_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_10_1/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_10_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_10_2/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_8_4_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_8_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_3_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_3_6/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_3_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_4_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_4_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 532 
I1212: Iteration  1 :    89 unrouted : 0 seconds
I1212: Iteration  2 :    14 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 21 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_4_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_4_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_7_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_3_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_3_6/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_7_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_3_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_8_4_0/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_8_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_10_1/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_8_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_10_0/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_8_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_10_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_8_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_8_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_10_2/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_8_10_2/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":264:18:264:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:40|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:43|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:34:28 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:34:28 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:34:28 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:34:29 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:34:30 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 232 /        42
   2		0h:00m:03s		    -5.46ns		 232 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 231 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 231 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.pixel12
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.pixel12
3) instance CharacterDisplay.TextPixel_m_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.pixel12" in work.SimpleVGA(vga)
    net        CharacterDisplay.pixel12
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I1
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.pixel12
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":137:13:138:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.TextPixel_m_0/I3
    instance   CharacterDisplay.TextPixel_m_0 (cell SB_LUT4)
    output pin CharacterDisplay.TextPixel_m_0/O
    net        CharacterDisplay.pixel12
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.pixel12
1) instance un16_x_cry_3_c_RNIJV9 (view:work.LEDBoardFont(netlist)), output net "pixel12" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.pixel12
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.pixel12
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_3 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_3/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_3 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_3/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.07ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.07ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:34:36 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.310

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.067        63.688        -18.310     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.067        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.068      -2.696  |  No paths    -      |  13.534      -18.310  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.310
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.666
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.688
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.818
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.868
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.920
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.932 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.236 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.968 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.552 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                  Required            
Instance              Reference                        Type        Pin     Net                  Time         Slack  
                      Clock                                                                                         
--------------------------------------------------------------------------------------------------------------------
Pixel_1               PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i          13.429       -18.310
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       un7_r                26.962       -2.696 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]     26.962       16.044 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g         27.067       17.039 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.310

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.297

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.830      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.333      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.782      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.153      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.532      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.903      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.218      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.725      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.831 is 8.532(26.8%) logic and 23.299(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.306

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.446      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.351      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.342      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.791      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.162      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.541      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.912      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.227      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.734      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.839 is 8.634(27.1%) logic and 23.205(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      I1       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              SB_LUT4      O        Out     0.379     19.389      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F              Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.294      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.279     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.328      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.777      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.148      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.527      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.898      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.214      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.721      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.826 is 8.607(27.0%) logic and 23.219(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.429

    - Propagation time:                      31.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.266

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.843      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971             SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.302      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.751      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.122      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.501      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      I3       In      -         29.872      -         
CharacterDisplay.un16_x_cry_3_c_RNI2GNED9                                                  SB_LUT4      O        Out     0.316     30.188      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                                    SB_DFFN      D        In      -         31.695      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.800 is 8.435(26.5%) logic and 23.365(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        135 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         242 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 242 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 242 = 242 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:34:37 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	242
    Number of DFFs      	:	42
    Number of Carrys    	:	135
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_18/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_15/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_18/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_21/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	263
    Number of DFFs      	:	42
    Number of Carrys    	:	142

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	137
        CARRY Only       	:	32
        LUT with CARRY   	:	84
    LogicCells                  :	295/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.5 (sec)

Final Design Statistics
    Number of LUTs      	:	263
    Number of DFFs      	:	42
    Number of Carrys    	:	142
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	295/1280
    PLBs                        :	51/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 23.69 MHz | Target: 154.69 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.69 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 563
used logic cells: 295
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 563
used logic cells: 295
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_THRU_LUT4_0_LC_9_9_3/in3" to pin "CharacterDisplay.un16_x_cry_3_THRU_LUT4_0_LC_9_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_8_2/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_9_7_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_9_6_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_13_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_4/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 414 
I1212: Iteration  1 :    79 unrouted : 0 seconds
I1212: Iteration  2 :    17 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     8 unrouted : 0 seconds
I1212: Iteration  6 :     8 unrouted : 0 seconds
I1212: Iteration  7 :     8 unrouted : 0 seconds
I1212: Iteration  8 :     8 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_8_2/in1" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_THRU_LUT4_0_LC_9_9_3/in3" to pin "CharacterDisplay.un16_x_cry_3_THRU_LUT4_0_LC_9_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_9_7_4/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_3_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_2_c_inv_LC_9_8_1/in1" to pin "CharacterDisplay.un12_x_cry_2_c_inv_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_4/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_9_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_8_4/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:40|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:43|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:44:43 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:44:43 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:44:43 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:44:45 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           617.3 MHz     1.620         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 20:44:46 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 79MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.46ns		 232 /        42
   2		0h:00m:03s		    -5.46ns		 232 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.66ns		 232 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.66ns		 232 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.Pixel_0_a2_0/I1
    instance   CharacterDisplay.Pixel_0_a2_0 (cell SB_LUT4)
    output pin CharacterDisplay.Pixel_0_a2_0/O
    net        CharacterDisplay.pixel12
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.pixel12
3) instance CharacterDisplay.Pixel_0_a2_0 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.pixel12" in work.SimpleVGA(vga)
    net        CharacterDisplay.pixel12
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.Pixel_0_a2_0/I1
    instance   CharacterDisplay.Pixel_0_a2_0 (cell SB_LUT4)
    output pin CharacterDisplay.Pixel_0_a2_0/O
    net        CharacterDisplay.pixel12
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":137:13:138:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.Pixel_0_a2_0/I3
    instance   CharacterDisplay.Pixel_0_a2_0 (cell SB_LUT4)
    output pin CharacterDisplay.Pixel_0_a2_0/O
    net        CharacterDisplay.pixel12
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
10) instance CharacterDisplay.y_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.y_latch[0]/I1
    instance   CharacterDisplay.y_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[0]/O
    net        CharacterDisplay.y[0]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.pixel12
1) instance un16_x_cry_3_c_RNIJV9 (view:work.LEDBoardFont(netlist)), output net "pixel12" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.pixel12
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.pixel12
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
2) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
3) instance un16_x_cry_3_c_RNI_4 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_4/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_4 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_4/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_6 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_6/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_6 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_6/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_5 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_5/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_5 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_5/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[0]
9) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "y[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.y[0]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.11ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.11ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 20:44:53 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.336

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.105        63.777        -18.336     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.105        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.105      -2.659  |  No paths    -      |  13.553      -18.336  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.336
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.692
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.713
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -11.559
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.945
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -9.863 
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.913 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.261 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.949 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.578 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel                 PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i               13.447       -18.336
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     27.000       -2.659 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          27.000       16.068 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.119 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.119 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.119 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.119 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.119 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.119 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.105       17.119 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.783
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.336

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.421      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.679      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.065      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.752      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.200      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.571      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     25.020      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.391      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.840      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.211      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.590      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      I3       In      -         29.961      -         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      O        Out     0.316     30.276      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel                                                                                      SB_DFFN      D        In      -         31.783      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.888 is 8.683(27.2%) logic and 23.205(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.770
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.322

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ               Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                       SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                       SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.364      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.621      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         22.694      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     23.142      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     I0       In      -         24.047      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     24.305      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I3       In      -         24.691      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.316     25.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.378      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.826      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.197      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.576      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      I3       In      -         29.947      -         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      O        Out     0.316     30.263      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel                                                                                      SB_DFFN      D        In      -         31.770      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.875 is 8.656(27.2%) logic and 23.219(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3              SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel                                                                                      SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7              SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7              SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I0       In      -         17.203      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.449     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0            SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel                                                                                      SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.553
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.447

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.292

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                                SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                                Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                        SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                       SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                         Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                       SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                         Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv                   SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                         Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                       SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ               Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0             SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0            SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0            SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                          Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                       SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                         Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF              SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G              Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV              SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                         Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401             Net          -        -       1.371     -           2         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      I0       In      -         26.347      -         
CharacterDisplay.chessboardpixel\.un32_pixel_if_generate_plus\.mult1_remainder_0_ns[5]     SB_LUT4      O        Out     0.449     26.796      -         
un32_pixel[26]                                                                             Net          -        -       1.371     -           1         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      I2       In      -         28.167      -         
CharacterDisplay.chessboardpixel\.un29_pixel                                               SB_LUT4      O        Out     0.379     28.545      -         
un29_pixel                                                                                 Net          -        -       1.371     -           1         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      I3       In      -         29.916      -         
CharacterDisplay.un16_x_cry_3_c_RNIBMBGV8                                                  SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                                Net          -        -       1.507     -           1         
Pixel                                                                                      SB_DFFN      D        In      -         31.739      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        134 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         239 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 239 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 239 = 239 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 39MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 20:44:53 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	239
    Number of DFFs      	:	42
    Number of Carrys    	:	134
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_18/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_18/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_20/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_25/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_17/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_17/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_20/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_20/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_29/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_29/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_22/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	262
    Number of DFFs      	:	42
    Number of Carrys    	:	141

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	136
        CARRY Only       	:	31
        LUT with CARRY   	:	84
    LogicCells                  :	293/1280
    PLBs                        :	45/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.7 (sec)

Final Design Statistics
    Number of LUTs      	:	262
    Number of DFFs      	:	42
    Number of Carrys    	:	141
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	293/1280
    PLBs                        :	48/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 22.59 MHz | Target: 154.46 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.46 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 565
used logic cells: 293
Warning: LUT cascading ignored at 7,5,5
Warning: LUT cascading ignored at 9,7,5
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 565
used logic cells: 293
Warning: LUT cascading ignored at 7,5,5
Warning: LUT cascading ignored at 9,7,5
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_9_8_5/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_9_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_7_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_2_c_LC_9_8_1/in1" to pin "CharacterDisplay.un16_x_cry_2_c_LC_9_8_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_7_6/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_LC_9_8_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_7_7_6/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_7_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_7_7_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_7_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_7_7_1/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_14_LC_7_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_7_7_0/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_7_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_7_7_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_7_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_7_4/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 404 
I1212: Iteration  1 :    75 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 1 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_7_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_7_2/in1" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_9_7_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_7_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_7_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_2_c_inv_LC_9_7_1/in1" to pin "CharacterDisplay.un12_x_cry_2_c_inv_LC_9_7_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_7_5/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_7_6/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_4_LC_9_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_LC_9_8_2/carryin" to pin "CharacterDisplay.un16_x_cry_3_c_LC_9_8_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_7_7_2/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_7_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_7_7_2/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_7_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_9_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_7_7_0/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_7_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_7_7_6/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_5_LC_7_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_7_7_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_6_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_9_8_5/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_9_8_5/lcout" to break the combinatorial loop
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:40|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:43|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":7:8:7:10|Input Ord is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:16|Input CharWidth is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:11:54 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:11:54 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:11:54 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:11:55 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.7 MHz      60.007        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.286       inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:11:56 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 209 /        42
   2		0h:00m:03s		    -5.47ns		 209 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -5.07ns		 209 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -5.07ns		 209 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.05ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.05ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 21:12:02 2015
#


Top view:               SimpleVGA
Requested Frequency:    37.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.300

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     37.0 MHz      15.7 MHz      27.052        63.651        -18.300     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             37.0 MHz      NA            27.052        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.052      -2.712  |  No paths    -      |  13.526      -18.300  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.300
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.656
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.677
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -13.273
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.294
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.909
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.639 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.225 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.674 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.541 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel                 PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4                   13.421       -18.300
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     26.946       -2.712 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          26.946       16.014 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.052       17.065 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.052       17.065 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.052       17.065 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.052       17.065 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.052       17.065 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.052       17.065 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.052       17.065 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.526
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.421

    - Propagation time:                      31.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.300

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.421      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.679      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.065      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      I0       In      -         22.752      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      O        Out     0.449     23.200      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I0       In      -         24.571      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.449     25.020      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_RNO_4                                                                         SB_LUT4      I3       In      -         26.391      -         
Pixel_RNO_4                                                                         SB_LUT4      O        Out     0.316     26.707      -         
N_8                                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         28.078      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     28.526      -         
chessboardpixel\.un55_pixel_0_1                                                     Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.898      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.213      -         
Pixel_4                                                                             Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.720      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.825 is 8.620(27.1%) logic and 23.205(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.526
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.421

    - Propagation time:                      31.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.286

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.364      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.621      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.694      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.142      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         24.047      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.305      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I3       In      -         24.691      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.316     25.007      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_RNO_4                                                                         SB_LUT4      I3       In      -         26.378      -         
Pixel_RNO_4                                                                         SB_LUT4      O        Out     0.316     26.693      -         
N_8                                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         28.064      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     28.513      -         
chessboardpixel\.un55_pixel_0_1                                                     Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.884      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.200      -         
Pixel_4                                                                             Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.707      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.812 is 8.593(27.0%) logic and 23.219(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.526
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.421

    - Propagation time:                      31.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.255

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_RNO_4                                                                         SB_LUT4      I3       In      -         26.347      -         
Pixel_RNO_4                                                                         SB_LUT4      O        Out     0.316     26.662      -         
N_8                                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         28.033      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     28.482      -         
chessboardpixel\.un55_pixel_0_1                                                     Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.853      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.169      -         
Pixel_4                                                                             Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.676      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.781 is 8.496(26.7%) logic and 23.285(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.526
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.421

    - Propagation time:                      31.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.255

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7       SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNISAUJ7       SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I0       In      -         17.203      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.449     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7_0     SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_RNO_4                                                                         SB_LUT4      I3       In      -         26.347      -         
Pixel_RNO_4                                                                         SB_LUT4      O        Out     0.316     26.662      -         
N_8                                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         28.033      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     28.482      -         
chessboardpixel\.un55_pixel_0_1                                                     Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.853      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.169      -         
Pixel_4                                                                             Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.676      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.781 is 8.496(26.7%) logic and 23.285(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.526
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.421

    - Propagation time:                      31.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.255

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI8MUVV       SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNI1CM401      Net          -        -       1.371     -           2         
Pixel_RNO_4                                                                         SB_LUT4      I3       In      -         26.347      -         
Pixel_RNO_4                                                                         SB_LUT4      O        Out     0.316     26.662      -         
N_8                                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         28.033      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     28.482      -         
chessboardpixel\.un55_pixel_0_1                                                     Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.853      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.169      -         
Pixel_4                                                                             Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.676      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.781 is 8.496(26.7%) logic and 23.285(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        128 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         218 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 218 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 218 = 218 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 38MB peak: 80MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Jun 23 21:12:03 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	218
    Number of DFFs      	:	42
    Number of Carrys    	:	128
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	239
    Number of DFFs      	:	42
    Number of Carrys    	:	135

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	115
        CARRY Only       	:	27
        LUT with CARRY   	:	82
    LogicCells                  :	266/1280
    PLBs                        :	41/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.0 (sec)

Final Design Statistics
    Number of LUTs      	:	239
    Number of DFFs      	:	42
    Number of Carrys    	:	135
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	266/1280
    PLBs                        :	47/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 23.51 MHz | Target: 154.81 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.81 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.97 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 512
used logic cells: 266
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 512
used logic cells: 266
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 378 
I1212: Iteration  1 :    69 unrouted : 1 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:40|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:20:148:43|Index value 0 to 9 could be out of prefix range 0 to 7 
Post processing for work.ledboardfont.font
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":135:8:135:9|Latch generated from process for signal x(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":130:47:130:51|Latch generated from process for signal y(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":7:8:7:10|Input Ord is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:23:55 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:23:55 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:23:55 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:23:57 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.6 MHz      60.142        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.849       inferred                                Autoconstr_clkgroup_0
System                           668.3 MHz     1.496         system                                  system_clkgroup      
==========================================================================================================================

@W: MT531 :"u:\simplevga_icestick\ledboardfont.vhdl":135:8:135:9|Found signal identified as System clock which controls 8 sequential elements including CharacterDisplay.x[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:23:58 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"u:\simplevga_icestick\ledboardfont.vhdl":135:12:138:17|Net CharacterDisplay.un13_x appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)

@N: BN362 :"u:\simplevga_icestick\ledboardfont.vhdl":130:47:130:51|Removing sequential instance CharacterDisplay.y[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.49ns		 232 /        42
   2		0h:00m:03s		    -5.48ns		 232 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -3.69ns		 232 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -3.69ns		 232 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 80MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance CharacterDisplay.y_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un13_x_i_o2/I1
    instance   CharacterDisplay.un13_x_i_o2 (cell SB_LUT4)
    output pin CharacterDisplay.un13_x_i_o2/O
    net        N_82
    input  pin N_82_iclk/I0
    instance   N_82_iclk (cell SB_LUT4)
    output pin N_82_iclk/O
    net        N_82_iclk
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance CharacterDisplay.y_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.y_latch[2]/I1
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net N_82_iclk
3) instance N_82_iclk (view:work.SimpleVGA(vga)), output net "N_82_iclk" in work.SimpleVGA(vga)
    net        N_82_iclk
    input  pin CharacterDisplay.y_latch[2]/I2
    instance   CharacterDisplay.y_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[2]/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un13_x_i_o2/I1
    instance   CharacterDisplay.un13_x_i_o2 (cell SB_LUT4)
    output pin CharacterDisplay.un13_x_i_o2/O
    net        N_82
    input  pin N_82_iclk/I0
    instance   N_82_iclk (cell SB_LUT4)
    output pin N_82_iclk/O
    net        N_82_iclk
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance CharacterDisplay.y_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.y[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.y_latch[3]/I2
    instance   CharacterDisplay.y_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[3]/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance CharacterDisplay.x_latch[0] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[0]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.x_latch[0]/I0
    instance   CharacterDisplay.x_latch[0] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[0]/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance CharacterDisplay.x_latch[1] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[1]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.x_latch[1]/I1
    instance   CharacterDisplay.x_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[1]/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance CharacterDisplay.x_latch[2] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[2]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.x_latch[2]/I2
    instance   CharacterDisplay.x_latch[2] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[2]/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance CharacterDisplay.x_latch[3] (view:work.SimpleVGA(vga)), output net "CharacterDisplay.x[3]" in work.SimpleVGA(vga)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.x_latch[3]/I1
    instance   CharacterDisplay.x_latch[3] (cell SB_LUT4)
    output pin CharacterDisplay.x_latch[3]/O
    net        CharacterDisplay.x[3]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":137:13:138:9|Found combinational loop during mapping at net CharacterDisplay.un12_x_cry_3
9) instance CharacterDisplay.un12_x_cry_3_c (view:work.SimpleVGA(vga)), output net "CharacterDisplay.un12_x_cry_3" in work.SimpleVGA(vga)
    net        CharacterDisplay.un12_x_cry_3
    input  pin CharacterDisplay.un13_x_i_o2/I3
    instance   CharacterDisplay.un13_x_i_o2 (cell SB_LUT4)
    output pin CharacterDisplay.un13_x_i_o2/O
    net        N_82
    input  pin N_82_iclk/I0
    instance   N_82_iclk (cell SB_LUT4)
    output pin N_82_iclk/O
    net        N_82_iclk
    input  pin CharacterDisplay.y_latch[1]/I0
    instance   CharacterDisplay.y_latch[1] (cell SB_LUT4)
    output pin CharacterDisplay.y_latch[1]/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv/O
    net        CharacterDisplay.y_i[1]
    input  pin CharacterDisplay.un12_x_cry_1_c/I0
    instance   CharacterDisplay.un12_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_1_c/CO
    net        CharacterDisplay.un12_x_cry_1
    input  pin CharacterDisplay.un12_x_cry_2_c/CI
    instance   CharacterDisplay.un12_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_2_c/CO
    net        CharacterDisplay.un12_x_cry_2
    input  pin CharacterDisplay.un12_x_cry_3_c/CI
    instance   CharacterDisplay.un12_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un12_x_cry_3_c/CO
    net        CharacterDisplay.un12_x_cry_3
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 80MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 78MB peak: 80MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 78MB peak: 80MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 79MB peak: 80MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[1]
1) instance un12_x_cry_1_c_inv_RNI (view:work.LEDBoardFont(netlist)), output net "y[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un16_x_cry_1_c/I0
    instance   CharacterDisplay.un16_x_cry_1_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_1_c/CO
    net        CharacterDisplay.un16_x_cry_1
    input  pin CharacterDisplay.un16_x_cry_2_c/CI
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.N_82
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9_0/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9_0/O
    net        CharacterDisplay.N_82_iclk
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[2]
2) instance un12_x_cry_1_c_inv_RNI_2 (view:work.LEDBoardFont(netlist)), output net "y[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI_2/I1
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI_2/O
    net        CharacterDisplay.y[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.N_82_iclk
3) instance un16_x_cry_3_c_RNIJV9_0 (view:work.LEDBoardFont(netlist)), output net "N_82_iclk" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.N_82_iclk
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI_2/I2
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI_2/O
    net        CharacterDisplay.y[2]
    input  pin CharacterDisplay.un16_x_cry_2_c/I0
    instance   CharacterDisplay.un16_x_cry_2_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_2_c/CO
    net        CharacterDisplay.un16_x_cry_2
    input  pin CharacterDisplay.un16_x_cry_3_c/CI
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.N_82
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9_0/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9_0/O
    net        CharacterDisplay.N_82_iclk
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.y[3]
4) instance un12_x_cry_1_c_inv_RNI_1 (view:work.LEDBoardFont(netlist)), output net "y[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.y[3]
    input  pin CharacterDisplay.un16_x_cry_3_c/I0
    instance   CharacterDisplay.un16_x_cry_3_c (cell SB_CARRY)
    output pin CharacterDisplay.un16_x_cry_3_c/CO
    net        CharacterDisplay.un16_x_cry_3
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9/O
    net        CharacterDisplay.N_82
    input  pin CharacterDisplay.un16_x_cry_3_c_RNIJV9_0/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNIJV9_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNIJV9_0/O
    net        CharacterDisplay.N_82_iclk
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI/O
    net        CharacterDisplay.y[1]
    input  pin CharacterDisplay.un12_x_cry_1_c_inv_RNI_1/I0
    instance   CharacterDisplay.un12_x_cry_1_c_inv_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un12_x_cry_1_c_inv_RNI_1/O
    net        CharacterDisplay.y[3]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[0]
5) instance un16_x_cry_3_c_RNI_2 (view:work.LEDBoardFont(netlist)), output net "x[0]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[0]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_2/I0
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_2 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_2/O
    net        CharacterDisplay.x[0]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[1]
6) instance un16_x_cry_3_c_RNI_1 (view:work.LEDBoardFont(netlist)), output net "x[1]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[1]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_1/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_1/O
    net        CharacterDisplay.x[1]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[2]
7) instance un16_x_cry_3_c_RNI_0 (view:work.LEDBoardFont(netlist)), output net "x[2]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[2]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI_0/I2
    instance   CharacterDisplay.un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI_0/O
    net        CharacterDisplay.x[2]
@W: BN137 :|Found combinational loop during mapping at net CharacterDisplay.x[3]
8) instance un16_x_cry_3_c_RNI (view:work.LEDBoardFont(netlist)), output net "x[3]" in work.LEDBoardFont(netlist)
    net        CharacterDisplay.x[3]
    input  pin CharacterDisplay.un16_x_cry_3_c_RNI/I1
    instance   CharacterDisplay.un16_x_cry_3_c_RNI (cell SB_LUT4)
    output pin CharacterDisplay.un16_x_cry_3_c_RNI/O
    net        CharacterDisplay.x[3]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.13ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.13ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 21:24:05 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.351

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.9 MHz      15.7 MHz      27.127        63.829        -18.351     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.9 MHz      NA            27.127        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.127      -2.637  |  No paths    -      |  13.564      -18.351  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.351
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.707
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -15.915
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.728
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.867
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -10.960
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.839 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.321 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.875 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.637 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel                 PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i               13.458       -18.351
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     27.022       -2.637 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          27.022       16.090 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.127       17.141 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.127       17.141 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.127       17.141 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.127       17.141 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.127       17.141 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.127       17.141 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.127       17.141 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.458

    - Propagation time:                      31.809
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.351

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.347      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.796      -         
N_47                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.167      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.615      -         
Pixel_RNO_0                                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.986      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.302      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.809      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.914 is 8.629(27.0%) logic and 23.285(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.458

    - Propagation time:                      31.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.337

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.462      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.911      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.282      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.730      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.893      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.279      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.595      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.965      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.414      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.319      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.577      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.963      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.333      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.782      -         
N_47                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.153      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.602      -         
Pixel_RNO_0                                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.973      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.288      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.796      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.901 is 8.602(27.0%) logic and 23.299(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.458

    - Propagation time:                      31.804
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.346

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      I1       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      O        Out     0.379     12.079      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.983      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.279     13.262      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.648      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.964      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.335      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.783      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.688      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.946      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.332      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.648      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         19.019      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.467      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.372      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.342      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.791      -         
N_47                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.162      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.611      -         
Pixel_RNO_0                                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.982      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.297      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.804      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.909 is 8.704(27.3%) logic and 23.205(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.458

    - Propagation time:                      31.791
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.332

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      I1       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      O        Out     0.379     12.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.926      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.279     13.204      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.906      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.277      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.726      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.631      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.888      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.961      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.410      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.314      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.328      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.777      -         
N_47                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.148      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.597      -         
Pixel_RNO_0                                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.968      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.284      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.791      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.896 is 8.677(27.2%) logic and 23.219(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.458

    - Propagation time:                      31.765
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.306

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI9FRN9       SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI9FRN9       SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I0       In      -         17.159      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.449     17.608      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.979      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.428      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.333      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.302      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.751      -         
N_47                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.122      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.571      -         
Pixel_RNO_0                                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.942      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.258      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.765      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.870 is 8.505(26.7%) logic and 23.365(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        139 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         240 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 240 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 240 = 240 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 38MB peak: 80MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime
# Tue Jun 23 21:24:05 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 27 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	240
    Number of DFFs      	:	42
    Number of Carrys    	:	139
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_0/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_1/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_2/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_1/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_2/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_2/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_2_LC_3/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_2_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_5/carryin" to pin "CharacterDisplay.un12_x_cry_3_c_inv_LC_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_6/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_6/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_10/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_11/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_11/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	262
    Number of DFFs      	:	42
    Number of Carrys    	:	146

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	133
        CARRY Only       	:	33
        LUT with CARRY   	:	87
    LogicCells                  :	295/1280
    PLBs                        :	46/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.7 (sec)

Final Design Statistics
    Number of LUTs      	:	262
    Number of DFFs      	:	42
    Number of Carrys    	:	146
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	295/1280
    PLBs                        :	51/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 22.53 MHz | Target: 154.35 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 154.35 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.86 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 554
used logic cells: 295
Warning: LUT cascading ignored at 9,6,4
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 554
used logic cells: 295
Warning: LUT cascading ignored at 9,6,4
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_0_LC_9_7_5/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_0_LC_9_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_9_6_6/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_6_5/in2" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_6_5/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_2_LC_9_6_4/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_2_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_5_7/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_5_5/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_5_3/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_7_LC_9_5_2/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_7_LC_9_5_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_5_4/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_5_4/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 413 
I1212: Iteration  1 :    83 unrouted : 0 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :    13 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     8 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 16 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_9_6_6/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_1_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_0_LC_9_7_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNIJV9_0_LC_9_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_2_LC_9_6_4/in0" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_2_LC_9_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_6_5/in3" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_6_5/in1" to pin "CharacterDisplay.un12_x_cry_1_c_inv_RNI_LC_9_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_5_5/in3" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_0_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_7_LC_9_5_2/in1" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_7_LC_9_5_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_5_3/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_LC_9_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_5_7/in0" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_1_LC_9_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_5_4/in2" to pin "CharacterDisplay.un16_x_cry_3_c_RNI_2_LC_9_5_4/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@N: CD630 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":5:7:5:18|Synthesizing work.ledboardfont.font 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:56|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":148:36:148:59|Index value 0 to 9 could be out of prefix range 0 to 7 
@W: CD434 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":124:12:124:16|Signal charx in the sensitivity list is not used in the process
@W: CD434 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":125:12:125:16|Signal chary in the sensitivity list is not used in the process
@W: CD434 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":126:12:126:20|Signal charwidth in the sensitivity list is not used in the process
@W: CD434 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":127:12:127:21|Signal charheight in the sensitivity list is not used in the process
Post processing for work.ledboardfont.font
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL179 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":143:17:143:21|Found combinational loop at un2_x[32]
@W: CL179 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":143:17:143:21|Found combinational loop at un2_x[31]
@W: CL179 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":143:17:143:21|Found combinational loop at un2_x[30]
@W: CL179 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":144:17:144:21|Found combinational loop at un2_y[32]
@W: CL179 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":144:17:144:21|Found combinational loop at un2_y[31]
@W: CL179 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":144:17:144:21|Found combinational loop at un2_y[30]
@A: CL153 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":144:17:144:21|Unassigned bits of un1(2) are referenced and tied to 0 -- simulation mismatch possible.
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":8:8:8:12|Input CharX is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":9:8:9:12|Input CharY is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":10:8:10:16|Input CharWidth is unused
@W: CL159 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":11:8:11:17|Input CharHeight is unused
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:45 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:45 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:45 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:46 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharX[2:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance CharY[3:0] of view:PrimLib.dffe(prim) in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
Warning: Found 5 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":143:17:143:21|Found combinational loop during mapping at net CharacterDisplay.un2_x[32]
1) instance un2_x[30:32] (view:work.LEDBoardFont(font)), output net "un2_x[32]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_x[32]
    input  pin CharacterDisplay.un2_x[30:32]/D0[0]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[0]
    net        CharacterDisplay.un2_x[32]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":143:17:143:21|Found combinational loop during mapping at net CharacterDisplay.un2_x[31]
2) instance un2_x[30:32] (view:work.LEDBoardFont(font)), output net "un2_x[31]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_x[31]
    input  pin CharacterDisplay.un2_x[30:32]/D0[1]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[1]
    net        CharacterDisplay.un2_x[31]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":143:17:143:21|Found combinational loop during mapping at net CharacterDisplay.un2_x[30]
3) instance un2_x[30:32] (view:work.LEDBoardFont(font)), output net "un2_x[30]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_x[30]
    input  pin CharacterDisplay.un2_x[30:32]/D0[2]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[2]
    net        CharacterDisplay.un2_x[30]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":144:17:144:21|Found combinational loop during mapping at net CharacterDisplay.un2_y[31]
4) instance un2_y[30:31] (view:work.LEDBoardFont(font)), output net "un2_y[31]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_y[31]
    input  pin CharacterDisplay.un2_y[30:31]/D0[0]
    instance   CharacterDisplay.un2_y[30:31] (cell add)
    output pin CharacterDisplay.un2_y[30:31]/OUT[0]
    net        CharacterDisplay.un2_y[31]
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":144:17:144:21|Found combinational loop during mapping at net CharacterDisplay.un2_y[30]
5) instance un2_y[30:31] (view:work.LEDBoardFont(font)), output net "un2_y[30]" in work.LEDBoardFont(font)
    net        CharacterDisplay.un2_y[30]
    input  pin CharacterDisplay.un2_y[30:31]/D0[1]
    instance   CharacterDisplay.un2_y[30:31] (cell add)
    output pin CharacterDisplay.un2_y[30:31]/OUT[1]
    net        CharacterDisplay.un2_y[30]
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.7 MHz      60.007        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.286       inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:36:48 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 5 combinational loops!
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":143:17:143:21|Found combinational loop during mapping at net N_8
1) instance CharacterDisplay.un2_x[30:32] (view:work.SimpleVGA(vga)), output net "N_8" in work.SimpleVGA(vga)
    net        N_8
    input  pin CharacterDisplay.un2_x[30:32]/D0[0]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[0]
    net        N_8
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":143:17:143:21|Found combinational loop during mapping at net N_9
2) instance CharacterDisplay.un2_x[30:32] (view:work.SimpleVGA(vga)), output net "N_9" in work.SimpleVGA(vga)
    net        N_9
    input  pin CharacterDisplay.un2_x[30:32]/D0[1]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[1]
    net        N_9
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":143:17:143:21|Found combinational loop during mapping at net N_10
3) instance CharacterDisplay.un2_x[30:32] (view:work.SimpleVGA(vga)), output net "N_10" in work.SimpleVGA(vga)
    net        N_10
    input  pin CharacterDisplay.un2_x[30:32]/D0[2]
    instance   CharacterDisplay.un2_x[30:32] (cell add)
    output pin CharacterDisplay.un2_x[30:32]/OUT[2]
    net        N_10
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":144:17:144:21|Found combinational loop during mapping at net CharacterDisplay.N_57_i
4) instance CharacterDisplay.un2_y_1.SUM1 (view:work.SimpleVGA(vga)), output net "CharacterDisplay.N_57_i" in work.SimpleVGA(vga)
    net        CharacterDisplay.N_57_i
    input  pin CharacterDisplay.N_57_i/I[0]
    instance   CharacterDisplay.N_57_i (cell inv)
    output pin CharacterDisplay.N_57_i/OUT[0]
    net        N_11
    input  pin CharacterDisplay.un2_y_1.SUM1/I[0]
    instance   CharacterDisplay.un2_y_1.SUM1 (cell xor)
    output pin CharacterDisplay.un2_y_1.SUM1/OUT
    net        CharacterDisplay.N_57_i
@W: BN137 :"u:\simplevga_icestick\ledboardfont.vhdl":144:17:144:21|Found combinational loop during mapping at net N_12
5) instance CharacterDisplay.un2_y[1] (view:work.SimpleVGA(vga)), output net "N_12" in work.SimpleVGA(vga)
    net        N_12
    input  pin CharacterDisplay.un2_y[1]/I[0]
    instance   CharacterDisplay.un2_y[1] (cell inv)
    output pin CharacterDisplay.un2_y[1]/OUT[0]
    net        N_12
End of loops
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -6.47ns		 220 /        42
   2		0h:00m:03s		    -5.46ns		 220 /        42
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 220 /        42
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.67ns		 220 /        42
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          42         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:04s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

Warning: Found 3 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_254
1) instance SUM1_3_0_x2 (view:work.SimpleVGA(vga)), output net "G_254" in work.SimpleVGA(vga)
    net        G_254
    input  pin SUM1_3_0_x2/I0
    instance   SUM1_3_0_x2 (cell SB_LUT4)
    output pin SUM1_3_0_x2/O
    net        G_254
@W: BN137 :|Found combinational loop during mapping at net G_255
2) instance N_555_i (view:work.SimpleVGA(vga)), output net "G_255" in work.SimpleVGA(vga)
    net        G_255
    input  pin N_555_i/I0
    instance   N_555_i (cell SB_LUT4)
    output pin N_555_i/O
    net        G_255
@W: BN137 :|Found combinational loop during mapping at net G_256
3) instance N_75_i_i (view:work.SimpleVGA(vga)), output net "G_256" in work.SimpleVGA(vga)
    net        G_256
    input  pin N_75_i_i/I2
    instance   N_75_i_i (cell SB_LUT4)
    output pin N_75_i_i/O
    net        G_256
End of loops
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 27.20ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 27.20ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 21:36:55 2015
#


Top view:               SimpleVGA
Requested Frequency:    36.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.399

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     36.8 MHz      15.6 MHz      27.199        63.997        -18.399     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             36.8 MHz      NA            27.199        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  27.199      -2.565  |  No paths    -      |  13.599      -18.399  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -18.399
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -16.755
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -15.963
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -14.776
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -11.915
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -11.008
visibleX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[7]     0.540       -7.888 
visibleY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[5]     0.540       -7.369 
visibleX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[6]     0.540       -3.923 
visibleY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[4]     0.540       -3.685 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                       Required            
Instance              Reference                        Type        Pin     Net                       Time         Slack  
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
Pixel                 PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       N_31                      13.494       -18.399
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO     27.093       -2.565 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]          27.093       16.161 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[3]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[4]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[5]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[6]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[7]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
visibleX[8]           PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g              27.199       17.212 
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.399

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.377      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         21.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.347      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.796      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.167      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.615      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.986      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.386      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.893      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.998 is 8.713(27.2%) logic and 23.285(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.880
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.386

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.462      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.911      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.282      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.730      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.635      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.893      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.279      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.595      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.965      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.414      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.319      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.577      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.963      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.333      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.782      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.153      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.602      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.973      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.373      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.880      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.985 is 8.686(27.2%) logic and 23.299(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.888
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.394

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      I1       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      O        Out     0.379     12.079      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.983      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.279     13.262      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.648      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.964      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.335      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.783      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.688      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.946      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.332      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.648      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         19.019      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.467      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.372      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.342      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.791      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.162      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.611      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.982      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.381      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.888      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.994 is 8.789(27.5%) logic and 23.205(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.875
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.381

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      I1       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       SB_LUT4      O        Out     0.379     12.021      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_4_c_RNINJ5K3       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.926      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.279     13.204      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.906      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.277      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.726      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.631      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.888      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I3       In      -         17.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.316     17.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.961      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.410      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.314      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.328      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.777      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.148      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.597      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.968      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.368      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.875      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.980 is 8.761(27.4%) logic and 23.219(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.494

    - Propagation time:                      31.849
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.355

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI9FRN9       SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_5_c_RNI9FRN9       SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      I0       In      -         17.159      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       SB_LUT4      O        Out     0.449     17.608      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      I0       In      -         18.979      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIT7R3A_0     SB_LUT4      O        Out     0.449     19.428      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.333      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.258     20.590      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      I3       In      -         20.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       SB_LUT4      O        Out     0.316     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIKDGBI       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNI2VO741      SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIRKGC41      Net          -        -       1.371     -           2         
Pixel_RNO_1                                                                         SB_LUT4      I0       In      -         26.302      -         
Pixel_RNO_1                                                                         SB_LUT4      O        Out     0.449     26.751      -         
N_45                                                                                Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I0       In      -         28.122      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.449     28.571      -         
N_74_i                                                                              Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I1       In      -         29.942      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.400     30.342      -         
N_31                                                                                Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.849      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.954 is 8.589(26.9%) logic and 23.365(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 79MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        133 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             2 uses
SB_LUT4         228 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 228 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 228 = 228 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 38MB peak: 80MB)

Process took 0h:00m:07s realtime, 0h:00m:05s cputime
# Tue Jun 23 21:36:56 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 28 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	228
    Number of DFFs      	:	42
    Number of Carrys    	:	133
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "N_555_i_LC_3/in0" to pin "N_555_i_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "N_75_i_i_LC_4/in2" to pin "N_75_i_i_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SUM1_3_0_x2_LC_15/in0" to pin "SUM1_3_0_x2_LC_15/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	249
    Number of DFFs      	:	42
    Number of Carrys    	:	140

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	122
        CARRY Only       	:	29
        LUT with CARRY   	:	85
    LogicCells                  :	278/1280
    PLBs                        :	43/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.3 (sec)

Final Design Statistics
    Number of LUTs      	:	249
    Number of DFFs      	:	42
    Number of Carrys    	:	140
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	278/1280
    PLBs                        :	52/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 23.44 MHz | Target: 153.95 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 153.95 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 36.76 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 548
used logic cells: 278
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 548
used logic cells: 278
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "SUM1_3_0_x2_LC_12_16_7/in0" to pin "SUM1_3_0_x2_LC_12_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "N_75_i_i_LC_12_16_1/in2" to pin "N_75_i_i_LC_12_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "N_555_i_LC_12_16_5/in0" to pin "N_555_i_LC_12_16_5/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 396 
I1212: Iteration  1 :    69 unrouted : 1 seconds
I1212: Iteration  2 :    16 unrouted : 0 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 15 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "N_75_i_i_LC_12_16_1/in0" to pin "N_75_i_i_LC_12_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "SUM1_3_0_x2_LC_12_16_7/in1" to pin "SUM1_3_0_x2_LC_12_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "N_555_i_LC_12_16_5/in3" to pin "N_555_i_LC_12_16_5/lcout" to break the combinatorial loop
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD427 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":16:17:16:18|Can't find package for package body
1 error parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:44:49 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:44:49 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CS187 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":140:18:140:19|Expecting :=
1 error parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:45:29 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:45:29 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD242 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":153:8:153:14|Expecting ;
@E: CD169 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":153:8:153:14|Illegal declaration
2 errors parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:48:13 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:48:13 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD429 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":155:4:155:8|package: end name does not agree with ledboardfont
1 error parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:48:51 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:48:51 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 21 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":262:18:262:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":263:18:263:22|vsync is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.vga 
@W: CD280 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:14:96:25|Unbound component LEDBoardFont mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":96:14:96:25|Synthesizing work.ledboardfont.syn_black_box 
Post processing for work.ledboardfont.syn_black_box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Row_4(31 downto 0)  
@W: CL169 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Pruning register Column_4(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":120:8:120:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(0) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(1) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(2) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(3) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(4) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(5) is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":142:8:142:9|Register bit CurrentChar(7) is always 0, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:49:22 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:49:22 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:49:22 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:49:24 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     16.7 MHz      60.007        derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             4.0 MHz       251.286       inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 21:49:25 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":181:25:181:41|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":177:25:177:44|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":179:30:179:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":183:30:183:48|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:17:236:24|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":236:37:236:44|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[1] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleX[2] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":142:8:142:9|Removing sequential instance visibleY[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 82MB peak: 83MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -6.45ns		 276 /        49
   2		0h:00m:05s		    -5.45ns		 276 /        49
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.65ns		 275 /        49
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.65ns		 275 /        49
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":109:4:109:13|SB_GB inserted on the net PixelClock.
@N: FX1017 :|SB_GB inserted on the net un15_beamy.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 82MB peak: 83MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 82MB peak: 83MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          49         CharX[0]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 81MB peak: 83MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 82MB peak: 83MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 82MB peak: 84MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 82MB peak: 84MB)

@W: MT246 :"u:\simplevga_icestick\simplevga.vhdl":214:4:214:19|Blackbox LEDBoardFont is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 32.51ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 32.51ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 21:49:34 2015
#


Top view:               SimpleVGA
Requested Frequency:    30.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -15.591

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     30.8 MHz      15.7 MHz      32.507        63.688        -15.591     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             30.8 MHz      NA            32.507        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1.0 MHz       1000.000      969.505       30.495      system                                  system_clkgroup      
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
System                        PLL|PLLOUTCORE_derived_clock  |  No paths    -       |  No paths    -      |  32.507      30.495   |  No paths    -    
PLL|PLLOUTCORE_derived_clock  System                        |  32.507      31.967  |  No paths    -      |  No paths    -        |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  32.507      -5.737  |  No paths    -      |  16.254      -15.591  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                             Arrival            
Instance        Reference                        Type        Pin     Net             Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
visibleY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[9]     0.540       -15.591
visibleY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[8]     0.540       -13.947
visibleY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[7]     0.540       -11.968
visibleX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[9]     0.540       -11.099
visibleX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleX[8]     0.540       -9.149 
visibleY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       visibleY[6]     0.540       -8.200 
beamX[0]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       un5_vx          0.540       -5.737 
beamX[1]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[1]        0.540       -5.596 
beamX[2]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[2]        0.540       -5.456 
beamX[3]        PLL|PLLOUTCORE_derived_clock     SB_DFF      Q       beamX[3]        0.540       -5.316 
========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                                            Required            
Instance              Reference                        Type        Pin     Net                                            Time         Slack  
                      Clock                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------
Pixel                 PLL|PLLOUTCORE_derived_clock     SB_DFFN     D       Pixel_4_0_i                                    16.148       -15.591
CharX[1]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       charx_if_generate_plus\.mult1_un1_sum_axb1     32.402       -5.737 
CharX[2]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       charx[23]                                      32.402       -5.715 
TextOutputEnabled     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       TextOutputEnabled_RNO                          32.402       2.743  
CharY[2]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       chary_if_generate_plus\.mult1_un1_sum_axb2     32.402       10.544 
CharY[3]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       chary[24]                                      32.402       10.607 
OutputEnabled         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_RNISO4T[7]                               32.402       21.533 
CharX[0]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g                                   32.507       22.528 
CharX[1]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g                                   32.507       22.528 
CharX[2]              PLL|PLLOUTCORE_derived_clock     SB_DFFE     E       un15_beamy_g                                   32.507       22.528 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.253
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.148

    - Propagation time:                      31.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.591

    Number of logic level(s):                22
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.516      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.887      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.336      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971      SB_LUT4      I0       In      -         22.707      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971      SB_LUT4      O        Out     0.449     23.156      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      I0       In      -         24.527      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      O        Out     0.449     24.976      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      Net          -        -       1.371     -           2         
Pixel_RNO_3                                                                         SB_LUT4      I0       In      -         26.347      -         
Pixel_RNO_3                                                                         SB_LUT4      O        Out     0.449     26.796      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I2       In      -         28.167      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.379     28.545      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.916      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.232      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.739      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.844 is 8.559(26.9%) logic and 23.285(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.253
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.148

    - Propagation time:                      31.725
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.577

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.459      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.830      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.278      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.649      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.098      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         24.003      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.261      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      I3       In      -         24.647      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      O        Out     0.316     24.962      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      Net          -        -       1.371     -           2         
Pixel_RNO_3                                                                         SB_LUT4      I0       In      -         26.333      -         
Pixel_RNO_3                                                                         SB_LUT4      O        Out     0.449     26.782      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I2       In      -         28.153      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.379     28.532      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.903      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.218      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.725      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.831 is 8.532(26.8%) logic and 23.299(73.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.253
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.148

    - Propagation time:                      31.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.586

    Number of logic level(s):                23
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         13.054      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.311      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     14.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.384      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.833      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.738      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.995      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.381      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.697      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       SB_LUT4      I1       In      -         19.068      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       SB_LUT4      O        Out     0.379     19.446      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.351      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.279     20.630      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         21.016      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.331      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971      SB_LUT4      I0       In      -         22.702      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971      SB_LUT4      O        Out     0.449     23.151      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      I0       In      -         24.522      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      O        Out     0.449     24.971      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      Net          -        -       1.371     -           2         
Pixel_RNO_3                                                                         SB_LUT4      I0       In      -         26.342      -         
Pixel_RNO_3                                                                         SB_LUT4      O        Out     0.449     26.791      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I2       In      -         28.162      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.379     28.541      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.912      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.227      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.734      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.839 is 8.634(27.1%) logic and 23.205(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.253
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.148

    - Propagation time:                      31.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.572

    Number of logic level(s):                24
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       1.371     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      I1       In      -         3.959       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        SB_LUT4      O        Out     0.400     4.359       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_2_c_RNI7TOJ        Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     I0       In      -         5.263       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4_c                SB_CARRY     CO       Out     0.258     5.521       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_4                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CI       In      -         5.535       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5_c                SB_CARRY     CO       Out     0.126     5.661       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_5                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CI       In      -         5.675       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.126     5.801       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.187       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.587       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         7.958       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.407       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.312       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.569       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         9.955       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.271      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      I0       In      -         11.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1_0     SB_LUT4      O        Out     0.449     12.091      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     I0       In      -         12.996      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c                SB_CARRY     CO       Out     0.258     13.253      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I3       In      -         13.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.316     13.955      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.326      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.775      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.680      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.937      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.323      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.639      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       SB_LUT4      I1       In      -         19.010      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       SB_LUT4      O        Out     0.379     19.389      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI72S9F       Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     I0       In      -         20.294      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c                SB_CARRY     CO       Out     0.279     20.572      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I3       In      -         20.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.316     21.274      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      I0       In      -         22.645      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     23.093      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     I0       In      -         23.998      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c                SB_CARRY     CO       Out     0.258     24.256      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      I3       In      -         24.642      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      O        Out     0.316     24.958      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      Net          -        -       1.371     -           2         
Pixel_RNO_3                                                                         SB_LUT4      I0       In      -         26.328      -         
Pixel_RNO_3                                                                         SB_LUT4      O        Out     0.449     26.777      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I2       In      -         28.148      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.379     28.527      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.898      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.214      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.721      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.826 is 8.607(27.0%) logic and 23.219(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.253
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.148

    - Propagation time:                      31.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.546

    Number of logic level(s):                21
    Starting point:                          visibleY[9] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
visibleY[9]                                                                         SB_DFFE      Q        Out     0.540     0.540       -         
visibleY[9]                                                                         Net          -        -       1.599     -           3         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      I0       In      -         2.139       -         
visibleY_RNIOR3D[9]                                                                 SB_LUT4      O        Out     0.449     2.588       -         
visibleY_RNIOR3D[9]                                                                 Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     I0       In      -         3.493       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3_c                SB_CARRY     CO       Out     0.258     3.750       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_3                  Net          -        -       0.014     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CI       In      -         3.764       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_4_c                SB_CARRY     CO       Out     0.126     3.890       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un33_sum_cry_5                  Net          -        -       0.386     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      I0       In      -         4.277       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_inv            SB_LUT4      O        Out     0.449     4.725       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_axb_6                  Net          -        -       0.905     -           3         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     I1       In      -         5.630       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c                SB_CARRY     CO       Out     0.229     5.859       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      I1       In      -         6.245       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        SB_LUT4      O        Out     0.400     6.645       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ        Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      I0       In      -         8.016       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_cry_6_c_RNI2ONJ_0      SB_LUT4      O        Out     0.449     8.465       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un40_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     I0       In      -         9.370       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c                SB_CARRY     CO       Out     0.258     9.627       -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      I3       In      -         10.013      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       SB_LUT4      O        Out     0.316     10.329      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_6_c_RNIAF8G1       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      I0       In      -         11.700      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIQP8K3       SB_LUT4      O        Out     0.449     12.149      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      I0       In      -         13.520      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       SB_LUT4      O        Out     0.449     13.968      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      I0       In      -         15.339      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_cry_6_c_RNIG91Q3_0     SB_LUT4      O        Out     0.449     15.788      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un54_sum_i[7]                   Net          -        -       0.905     -           2         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     I0       In      -         16.693      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c                SB_CARRY     CO       Out     0.258     16.951      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6                  Net          -        -       0.386     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      I3       In      -         17.337      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       SB_LUT4      O        Out     0.316     17.652      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_6_c_RNIG3UV7       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      I0       In      -         19.023      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un61_sum_cry_5_c_RNICS2PF       SB_LUT4      O        Out     0.449     19.472      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      I0       In      -         20.843      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       SB_LUT4      O        Out     0.449     21.292      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_6_c_RNI79J7G       Net          -        -       1.371     -           8         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971      SB_LUT4      I0       In      -         22.663      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un68_sum_cry_5_c_RNIVKS971      SB_LUT4      O        Out     0.449     23.112      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_axb_7                  Net          -        -       1.371     -           1         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      I0       In      -         24.483      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      SB_LUT4      O        Out     0.449     24.932      -         
chessboardpixel\.un32_pixel_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIOAKE71      Net          -        -       1.371     -           2         
Pixel_RNO_3                                                                         SB_LUT4      I0       In      -         26.302      -         
Pixel_RNO_3                                                                         SB_LUT4      O        Out     0.449     26.751      -         
chessboardpixel\.un32_pixel[26]                                                     Net          -        -       1.371     -           1         
Pixel_RNO_0                                                                         SB_LUT4      I2       In      -         28.122      -         
Pixel_RNO_0                                                                         SB_LUT4      O        Out     0.379     28.501      -         
chessboardpixel\.un29_pixel                                                         Net          -        -       1.371     -           1         
Pixel_RNO                                                                           SB_LUT4      I3       In      -         29.872      -         
Pixel_RNO                                                                           SB_LUT4      O        Out     0.316     30.188      -         
Pixel_4_0_i                                                                         Net          -        -       1.507     -           1         
Pixel                                                                               SB_DFFN      D        In      -         31.695      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 31.800 is 8.435(26.5%) logic and 23.365(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                  Arrival           
Instance             Reference     Type             Pin       Net              Time        Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
CharacterDisplay     System        LEDBoardFont     Pixel     PixelDebug_c     0.000       30.495
=================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                          Required           
Instance     Reference     Type        Pin     Net             Time         Slack 
             Clock                                                                
----------------------------------------------------------------------------------
Pixel        System        SB_DFFN     D       Pixel_4_0_i     32.402       30.495
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      32.507
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.402

    - Propagation time:                      1.907
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 30.495

    Number of logic level(s):                1
    Starting point:                          CharacterDisplay / Pixel
    Ending point:                            Pixel / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                        Pin       Pin               Arrival     No. of    
Name                 Type             Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
CharacterDisplay     LEDBoardFont     Pixel     Out     0.000     0.000       -         
PixelDebug_c         Net              -         -       0.000     -           2         
Pixel_RNO            SB_LUT4          I1        In      -         0.000       -         
Pixel_RNO            SB_LUT4          O         Out     0.400     0.400       -         
Pixel_4_0_i          Net              -         -       1.507     -           1         
Pixel                SB_DFFN          D         In      -         1.907       -         
========================================================================================
Total path delay (propagation time + setup) of 2.012 is 0.505(25.1%) logic and 1.507(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 83MB peak: 84MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
LEDBoardFont    1 use
SB_CARRY        151 uses
SB_DFF          16 uses
SB_DFFE         32 uses
SB_DFFN         1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         294 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 294 (22%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 294 = 294 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 38MB peak: 84MB)

Process took 0h:00m:09s realtime, 0h:00m:07s cputime
# Tue Jun 23 21:49:34 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 28 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Error: Module LEDBoardFont is not a valid primitive. Please check!
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD126 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":12:8:12:8|Expecting identifier
@E: CD126 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":128:8:128:8|Expecting identifier
2 errors parsing file U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":149:66:149:66|Expecting sequential statement
3 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:01:31 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:01:31 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 16 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":148:66:148:66|Expecting sequential statement
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:02:37 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:02:37 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD204 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":146:66:146:66|Expecting sequential statement
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:04:37 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:04:37 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 22 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD255 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":161:37:161:37|No identifier "font" in scope
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:08:08 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:08:08 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 19 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD255 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":163:74:163:74|No identifier "charwidth" in scope
1 error parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:09:28 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:09:28 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":185:18:185:22|hsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":186:18:186:22|vsync is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":187:18:187:22|pixel is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:54|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:57|Index value 0 to 9 could be out of prefix range 0 to 7 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":95:8:95:9|Register bit Reset is always 1, optimizing ...

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:10:11 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:10:11 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:10:11 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:10:12 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     129.9 MHz     7.698         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.0 MHz      32.238        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 23 22:10:13 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":155:30:155:52|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":152:30:152:55|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:13:158:20|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":153:30:153:57|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":131:47:131:65|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:33:158:40|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":156:30:156:54|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":132:47:132:66|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 80MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 87MB peak: 87MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 86MB peak: 87MB)


Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 87MB peak: 87MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 95MB peak: 97MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		    -9.89ns		 410 /        24
   2		0h:00m:13s		    -8.49ns		 411 /        24
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":123:8:123:9|Instance "beamY[2]" with 26 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":123:8:123:9|Instance "beamY[3]" with 22 loads replicated 1 times to improve timing 
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":123:8:123:9|Instance "beamY[6]" with 12 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":123:8:123:9|Instance "beamY[4]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":123:8:123:9|Instance "beamY[5]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":123:8:123:9|Instance "beamY[7]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":123:8:123:9|Instance "beamY[8]" with 14 loads replicated 1 times to improve timing 
Timing driven replication report
Added 5 Registers via timing driven replication
Added 2 LUTs via timing driven replication


Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		    -4.62ns		 453 /        31
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		    -1.82ns		 460 /        31
   2		0h:00m:20s		    -1.82ns		 459 /        31
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":84:4:84:13|SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:20s; Memory used current: 99MB peak: 116MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 99MB peak: 116MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       Clock50MHz.PLL_inst     SB_PLL40_CORE          31         beamY[2]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 97MB peak: 116MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:21s; Memory used current: 97MB peak: 116MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 98MB peak: 116MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 97MB peak: 116MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 45.35ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 45.35ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 23 22:10:39 2015
#


Top view:               SimpleVGA
Requested Frequency:    22.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.003

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     22.1 MHz      18.7 MHz      45.349        53.352        -8.003      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             22.1 MHz      NA            45.349        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  45.349      -8.003  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -8.003
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.863
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -7.722
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.582
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.442
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -7.302
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -7.162
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -7.136
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -7.021
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.881
================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                 Required           
Instance          Reference                        Type        Pin     Net                 Time         Slack 
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
Pixel_1           PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_1             45.244       -8.003
beamY[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_2             45.244       36.005
beamX[4]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]          45.244       36.019
beamX[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]          45.244       36.026
beamY[1]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_1             45.244       36.026
beamY[3]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]          45.244       36.026
beamY[4]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]          45.244       36.026
beamY[7]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]          45.244       36.026
beamY_fast[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[3]     45.244       36.026
beamY_fast[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[4]     45.244       36.026
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      45.349
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.244

    - Propagation time:                      53.247
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.003

    Number of logic level(s):                64
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.324       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.567       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.693       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         9.079       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.395       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.766      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.214      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         12.120      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.531      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.657      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         13.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.359      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.179      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         16.084      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.496      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.622      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         17.008      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.323      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.143      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         20.048      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.460      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.586      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.972      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.288      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     23.107      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         24.012      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.424      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.550      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         24.936      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     25.252      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     27.072      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.977      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.388      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.515      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         28.901      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     29.216      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.587      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     31.036      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.941      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.353      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.479      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I3       In      -         32.865      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.316     33.181      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.930      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.835      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.387      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.513      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.899      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.215      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         38.120      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.363      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.489      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         38.875      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     39.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         40.562      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     40.940      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           14        
beamX_RNI440R9C[0]                                                     SB_LUT4      I0       In      -         42.311      -         
beamX_RNI440R9C[0]                                                     SB_LUT4      O        Out     0.449     42.760      -         
G_7_0_m4_2_1_1                                                         Net          -        -       1.371     -           1         
beamX_RNII9SNAB[0]                                                     SB_LUT4      I0       In      -         44.131      -         
beamX_RNII9SNAB[0]                                                     SB_LUT4      O        Out     0.449     44.580      -         
G_7_0_m4_2_1                                                           Net          -        -       1.371     -           1         
beamX_RNI1M3Q1V2[0]                                                    SB_LUT4      I0       In      -         45.951      -         
beamX_RNI1M3Q1V2[0]                                                    SB_LUT4      O        Out     0.449     46.400      -         
beamX_RNI1M3Q1V2[0]                                                    Net          -        -       1.371     -           1         
beamX_RNIB75H7E[0]                                                     SB_LUT4      I2       In      -         47.771      -         
beamX_RNIB75H7E[0]                                                     SB_LUT4      O        Out     0.379     48.149      -         
N_1039_0_0                                                             Net          -        -       1.371     -           1         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      I0       In      -         49.520      -         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      O        Out     0.449     49.969      -         
Pixel_1_r_rn_0                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I1       In      -         51.340      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.400     51.740      -         
Pixel_1                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         53.247      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 53.352 is 16.772(31.4%) logic and 36.580(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      45.349
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.244

    - Propagation time:                      53.128
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.884

    Number of logic level(s):                64
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.324       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.567       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.693       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         9.079       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.395       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.766      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.214      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         12.120      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.531      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.657      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         13.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.359      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.179      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         16.084      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.496      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.622      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         17.008      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.323      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.143      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         20.048      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.460      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.586      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.972      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.288      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     23.107      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         24.012      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.424      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.550      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         24.936      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     25.252      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     27.072      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.977      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.388      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.515      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         28.901      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     29.216      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.587      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     31.036      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.941      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.353      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.479      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I3       In      -         32.865      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.316     33.181      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.930      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.835      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.387      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.513      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.899      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.215      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         38.120      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.363      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.489      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         38.875      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     39.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         40.562      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     40.940      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           14        
beamY_RNI7OTDJ61[1]                                                    SB_LUT4      I2       In      -         42.311      -         
beamY_RNI7OTDJ61[1]                                                    SB_LUT4      O        Out     0.379     42.690      -         
beamY_RNI7OTDJ61[1]                                                    Net          -        -       1.371     -           1         
un114_pixel_6_1_5_.font\.un126_pixel_6_am                              SB_LUT4      I2       In      -         44.061      -         
un114_pixel_6_1_5_.font\.un126_pixel_6_am                              SB_LUT4      O        Out     0.379     44.440      -         
font\.un126_pixel_6_am                                                 Net          -        -       1.371     -           1         
beamX_RNIQ6MATS2[0]                                                    SB_LUT4      I0       In      -         45.811      -         
beamX_RNIQ6MATS2[0]                                                    SB_LUT4      O        Out     0.449     46.260      -         
beamX_RNIQ6MATS2[0]                                                    Net          -        -       1.371     -           1         
beamX_RNIB75H7E[0]                                                     SB_LUT4      I1       In      -         47.630      -         
beamX_RNIB75H7E[0]                                                     SB_LUT4      O        Out     0.400     48.030      -         
N_1039_0_0                                                             Net          -        -       1.371     -           1         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      I0       In      -         49.401      -         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      O        Out     0.449     49.850      -         
Pixel_1_r_rn_0                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I1       In      -         51.221      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.400     51.621      -         
Pixel_1                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         53.128      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 53.233 is 16.653(31.3%) logic and 36.580(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      45.349
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.244

    - Propagation time:                      53.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.863

    Number of logic level(s):                63
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.314       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.134       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.039       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.279       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.184       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.413       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.427       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         8.939       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.255       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.626      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.074      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         11.979      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.237      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.251      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         12.903      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.219      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.590      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         15.944      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.201      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.215      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         16.868      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.183      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.554      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         19.908      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.165      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.179      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.832      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.147      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.518      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     22.967      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         23.872      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.130      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.144      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         24.796      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     25.112      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         26.483      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.837      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.094      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.108      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         28.760      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     29.076      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.447      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.801      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.058      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.072      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I3       In      -         32.725      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.316     33.040      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.411      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.790      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.695      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     35.953      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         35.967      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.759      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.075      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         37.980      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.209      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.223      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         38.735      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     39.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         40.421      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     40.800      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           14        
beamX_RNI440R9C[0]                                                     SB_LUT4      I0       In      -         42.171      -         
beamX_RNI440R9C[0]                                                     SB_LUT4      O        Out     0.449     42.620      -         
G_7_0_m4_2_1_1                                                         Net          -        -       1.371     -           1         
beamX_RNII9SNAB[0]                                                     SB_LUT4      I0       In      -         43.991      -         
beamX_RNII9SNAB[0]                                                     SB_LUT4      O        Out     0.449     44.440      -         
G_7_0_m4_2_1                                                           Net          -        -       1.371     -           1         
beamX_RNI1M3Q1V2[0]                                                    SB_LUT4      I0       In      -         45.811      -         
beamX_RNI1M3Q1V2[0]                                                    SB_LUT4      O        Out     0.449     46.260      -         
beamX_RNI1M3Q1V2[0]                                                    Net          -        -       1.371     -           1         
beamX_RNIB75H7E[0]                                                     SB_LUT4      I2       In      -         47.630      -         
beamX_RNIB75H7E[0]                                                     SB_LUT4      O        Out     0.379     48.009      -         
N_1039_0_0                                                             Net          -        -       1.371     -           1         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      I0       In      -         49.380      -         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      O        Out     0.449     49.829      -         
Pixel_1_r_rn_0                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I1       In      -         51.200      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.400     51.600      -         
Pixel_1                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         53.107      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 53.212 is 16.646(31.3%) logic and 36.566(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      45.349
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.244

    - Propagation time:                      53.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.863

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.279       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.184       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.413       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.427       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         8.939       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.255       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.626      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.074      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         11.979      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.237      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.251      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         12.903      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.219      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.590      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         15.944      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.201      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.215      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         16.868      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.183      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.554      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         19.908      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.165      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.179      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.832      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.147      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.518      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     22.967      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         23.872      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.130      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.144      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         24.796      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     25.112      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         26.483      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.837      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.094      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.108      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         28.760      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     29.076      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.447      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.801      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.058      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.072      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I3       In      -         32.725      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.316     33.040      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.411      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.790      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.695      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     35.953      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         35.967      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.759      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.075      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         37.980      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.209      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.223      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         38.735      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     39.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         40.421      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     40.800      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           14        
beamX_RNI440R9C[0]                                                     SB_LUT4      I0       In      -         42.171      -         
beamX_RNI440R9C[0]                                                     SB_LUT4      O        Out     0.449     42.620      -         
G_7_0_m4_2_1_1                                                         Net          -        -       1.371     -           1         
beamX_RNII9SNAB[0]                                                     SB_LUT4      I0       In      -         43.991      -         
beamX_RNII9SNAB[0]                                                     SB_LUT4      O        Out     0.449     44.440      -         
G_7_0_m4_2_1                                                           Net          -        -       1.371     -           1         
beamX_RNI1M3Q1V2[0]                                                    SB_LUT4      I0       In      -         45.811      -         
beamX_RNI1M3Q1V2[0]                                                    SB_LUT4      O        Out     0.449     46.260      -         
beamX_RNI1M3Q1V2[0]                                                    Net          -        -       1.371     -           1         
beamX_RNIB75H7E[0]                                                     SB_LUT4      I2       In      -         47.630      -         
beamX_RNIB75H7E[0]                                                     SB_LUT4      O        Out     0.379     48.009      -         
N_1039_0_0                                                             Net          -        -       1.371     -           1         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      I0       In      -         49.380      -         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      O        Out     0.449     49.829      -         
Pixel_1_r_rn_0                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I1       In      -         51.200      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.400     51.600      -         
Pixel_1                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         53.107      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 53.212 is 16.646(31.3%) logic and 36.566(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      45.349
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.244

    - Propagation time:                      53.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.820

    Number of logic level(s):                64
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.324       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.567       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.693       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         9.079       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.395       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.766      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.214      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         12.120      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.531      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.657      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         13.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.359      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.179      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         16.084      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.496      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.622      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         17.008      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.323      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.143      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         20.048      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.460      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.586      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.972      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.288      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     23.107      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         24.012      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.424      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.550      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         24.936      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     25.252      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     27.072      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.977      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.388      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.515      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         28.901      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     29.216      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.587      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     31.036      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.941      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.353      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.479      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I3       In      -         32.865      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.316     33.181      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.930      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.835      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.387      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.513      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.899      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.215      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         38.120      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.363      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.489      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         38.875      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     39.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         40.562      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     40.940      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           14        
beamY_RNIJDHE4C2[1]                                                    SB_LUT4      I2       In      -         42.311      -         
beamY_RNIJDHE4C2[1]                                                    SB_LUT4      O        Out     0.379     42.690      -         
beamY_RNIJDHE4C2[1]                                                    Net          -        -       1.371     -           1         
un114_pixel_6_1_5_.font\.un126_pixel_6_am                              SB_LUT4      I3       In      -         44.061      -         
un114_pixel_6_1_5_.font\.un126_pixel_6_am                              SB_LUT4      O        Out     0.316     44.377      -         
font\.un126_pixel_6_am                                                 Net          -        -       1.371     -           1         
beamX_RNIQ6MATS2[0]                                                    SB_LUT4      I0       In      -         45.748      -         
beamX_RNIQ6MATS2[0]                                                    SB_LUT4      O        Out     0.449     46.196      -         
beamX_RNIQ6MATS2[0]                                                    Net          -        -       1.371     -           1         
beamX_RNIB75H7E[0]                                                     SB_LUT4      I1       In      -         47.567      -         
beamX_RNIB75H7E[0]                                                     SB_LUT4      O        Out     0.400     47.967      -         
N_1039_0_0                                                             Net          -        -       1.371     -           1         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      I0       In      -         49.338      -         
un114_pixel_6_1_5_.g0_3                                                SB_LUT4      O        Out     0.449     49.787      -         
Pixel_1_r_rn_0                                                         Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I1       In      -         51.158      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.400     51.558      -         
Pixel_1                                                                Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         53.065      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 53.170 is 16.590(31.2%) logic and 36.580(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 97MB peak: 116MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        152 uses
SB_DFF          16 uses
SB_DFFE         15 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         485 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 485 (37%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 485 = 485 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:22s; Memory used current: 40MB peak: 116MB)

Process took 0h:00m:25s realtime, 0h:00m:22s cputime
# Tue Jun 23 22:10:39 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 49 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	485
    Number of DFFs      	:	31
    Number of Carrys    	:	152
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	502
    Number of DFFs      	:	31
    Number of Carrys    	:	152

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	360
        CARRY Only       	:	33
        LUT with CARRY   	:	111
    LogicCells                  :	535/1280
    PLBs                        :	78/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 38.5 (sec)

Final Design Statistics
    Number of LUTs      	:	502
    Number of DFFs      	:	31
    Number of Carrys    	:	152
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	535/1280
    PLBs                        :	89/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 24.50 MHz | Target: 92.34 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 92.34 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: N/A | Target: 22.05 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 44.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1139
used logic cells: 535
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1139
used logic cells: 535
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 691 
I1212: Iteration  1 :   103 unrouted : 1 seconds
I1212: Iteration  2 :    22 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :    12 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 30 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "Clock12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
