{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728863844665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728863844666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 17:57:24 2024 " "Processing started: Sun Oct 13 17:57:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728863844666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1728863844666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoGrupal1 -c ProyectoGrupal1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoGrupal1 -c ProyectoGrupal1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1728863844666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1728863845028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1728863845028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andop.sv 1 1 " "Found 1 design units, including 1 entities, in source file andop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andOP " "Found entity 1: andOP" {  } { { "andOP.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/andOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orop.sv 1 1 " "Found 1 design units, including 1 entities, in source file orop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orOP " "Found entity 1: orOP" {  } { { "orOP.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/orOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladderop.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladderop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladderOP " "Found entity 1: fulladderOP" {  } { { "fulladderOP.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/fulladderOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2Bits " "Found entity 1: fulladder2Bits" {  } { { "fulladder2Bits.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/fulladder2Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/mux2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8a2 " "Found entity 1: mux8a2" {  } { { "mux8a2.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/mux8a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/ALU_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851901 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FSM_ALU.sv(42) " "Verilog HDL Module Instantiation warning at FSM_ALU.sv(42): ignored dangling comma in List of Port Connections" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/FSM_ALU.sv" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1728863851902 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FSM_ALU.sv(55) " "Verilog HDL Module Instantiation warning at FSM_ALU.sv(55): ignored dangling comma in List of Port Connections" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/FSM_ALU.sv" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1728863851903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_ALU " "Found entity 1: FSM_ALU" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/FSM_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728863851903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851903 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "dff.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/dff.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1728863851906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1728863851906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "termn2_ns1 FSM_ALU.sv(23) " "Verilog HDL Implicit Net warning at FSM_ALU.sv(23): created implicit net for \"termn2_ns1\"" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/FSM_ALU.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1728863851907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "termn1_ns0 FSM_ALU.sv(24) " "Verilog HDL Implicit Net warning at FSM_ALU.sv(24): created implicit net for \"termn1_ns0\"" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/FSM_ALU.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1728863851907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "termn2_ns0 FSM_ALU.sv(25) " "Verilog HDL Implicit Net warning at FSM_ALU.sv(25): created implicit net for \"termn2_ns0\"" {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/FSM_ALU.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1728863851907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d dff.sv(13) " "Verilog HDL Implicit Net warning at dff.sv(13): created implicit net for \"d\"" {  } { { "dff.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/dff.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1728863851907 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_resutl FSM_ALU.sv(58) " "Verilog HDL error at FSM_ALU.sv(58): object \"alu_resutl\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/FSM_ALU.sv" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1728863851907 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_resutl FSM_ALU.sv(65) " "Verilog HDL error at FSM_ALU.sv(65): object \"alu_resutl\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FSM_ALU.sv" "" { Text "C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoGrupal1/FSM_ALU.sv" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1728863851907 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728863851921 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 13 17:57:31 2024 " "Processing ended: Sun Oct 13 17:57:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728863851921 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728863851921 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728863851921 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1728863851921 ""}
