<dec f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='148' type='ConstraintCodeVector'/>
<offset>128</offset>
<doc f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='146'>/// Code - The constraint code, either the register name (in braces) or the
    /// constraint letter/number.</doc>
<use f='llvm/llvm/lib/CodeGen/Analysis.cpp' l='183' u='m' c='_ZN4llvm25hasInlineAsmMemConstraintERSt6vectorINS_9InlineAsm14ConstraintInfoESaIS2_EERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/Analysis.cpp' l='184' u='m' c='_ZN4llvm25hasInlineAsmMemConstraintERSt6vectorINS_9InlineAsm14ConstraintInfoESaIS2_EERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7734' c='_ZNK12_GLOBAL__N_120SDISelAsmOperandInfo9hasMemoryERKN4llvm14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3928' u='a' c='_ZNK4llvm14TargetLowering32getMultipleConstraintMatchWeightERNS0_14AsmOperandInfoEi'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4016' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4022' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4024' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4031' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4034' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4057' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4066' u='m' c='_ZNK4llvm14TargetLowering22ComputeConstraintToUseERNS0_14AsmOperandInfoENS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4069' u='m' c='_ZNK4llvm14TargetLowering22ComputeConstraintToUseERNS0_14AsmOperandInfoENS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4070' u='m' c='_ZNK4llvm14TargetLowering22ComputeConstraintToUseERNS0_14AsmOperandInfoENS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='68' u='a' c='_ZN4llvm9InlineAsm14ConstraintInfo5ParseENS_9StringRefERSt6vectorIS1_SaIS1_EE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='202' u='w' c='_ZN4llvm9InlineAsm14ConstraintInfo17selectAlternativeEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp' l='227' u='m' c='_ZN4llvm10PPCTTIImpl11mightUseCTREPNS_10BasicBlockEPNS_17TargetLibraryInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp' l='228' u='m' c='_ZN4llvm10PPCTTIImpl11mightUseCTREPNS_10BasicBlockEPNS_17TargetLibraryInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43878' u='m' c='_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43878' u='m' c='_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43879' u='m' c='_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43879' u='m' c='_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE'/>
