$date
	Sat Aug 24 12:33:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Bit $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in1 $end
$var reg 1 $ load $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in1 $end
$var wire 1 $ load $end
$var wire 1 % qn $end
$var wire 1 & q $end
$var wire 1 ' mux_out $end
$var reg 1 ! out $end
$scope module aux_mux $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ' y $end
$var wire 1 & a $end
$upscope $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var reg 1 & q $end
$var reg 1 % qn $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
0$
0#
0"
x!
$end
#1
1"
#2
1'
0"
1$
1#
#3
0%
1&
1"
#4
0"
0$
#5
1!
1"
#6
0"
0#
#7
1"
#8
0'
0"
1$
#9
1%
0&
1"
#10
0"
0$
#11
0!
1"
#12
1'
0"
1$
1#
#13
0%
1&
1"
#14
0"
0$
#15
1!
1"
#16
0"
#17
1"
#18
0"
#19
1"
