// DO NOT EDIT THIS FILE. GENERATED BY svdxgen.

//go:build stm32h7x3

// Package comp provides access to the registers of the COMP peripheral.
//
// Instances:
//
//	COMP1  COMP1_BASE  -  COMP  COMP1
//
// Registers:
//
//	0x000 32  SR     Comparator status register
//	0x004 32  ICFR   Comparator interrupt clear flag register
//	0x008 32  OR     Comparator option register
//	0x00C 32  CFGR1  Comparator configuration register 1
//	0x010 32  CFGR2  Comparator configuration register 2
//
// Import:
//
//	github.com/embeddedgo/stm32/p/mmap
package comp

const (
	C1VAL SR = 0x01 << 0  //+ COMP channel 1 output status bit
	C2VAL SR = 0x01 << 1  //+ COMP channel 2 output status bit
	C1IF  SR = 0x01 << 16 //+ COMP channel 1 Interrupt Flag
	C2IF  SR = 0x01 << 17 //+ COMP channel 2 Interrupt Flag
)

const (
	C1VALn = 0
	C2VALn = 1
	C1IFn  = 16
	C2IFn  = 17
)

const (
	CC1IF ICFR = 0x01 << 16 //+ Clear COMP channel 1 Interrupt Flag
	CC2IF ICFR = 0x01 << 17 //+ Clear COMP channel 2 Interrupt Flag
)

const (
	CC1IFn = 16
	CC2IFn = 17
)

const (
	AFOP OR = 0x7FF << 0     //+ Selection of source for alternate function of output ports
	OR   OR = 0x1FFFFF << 11 //+ Option Register
)

const (
	AFOPn = 0
	ORn   = 11
)

const (
	EN       CFGR1 = 0x01 << 0  //+ COMP channel 1 enable bit
	BRGEN    CFGR1 = 0x01 << 1  //+ Scaler bridge enable
	SCALEN   CFGR1 = 0x01 << 2  //+ Voltage scaler enable bit
	POLARITY CFGR1 = 0x01 << 3  //+ COMP channel 1 polarity selection bit
	ITEN     CFGR1 = 0x01 << 6  //+ COMP channel 1 interrupt enable
	HYST     CFGR1 = 0x03 << 8  //+ COMP channel 1 hysteresis selection bits
	PWRMODE  CFGR1 = 0x03 << 12 //+ Power Mode of the COMP channel 1
	INMSEL   CFGR1 = 0x07 << 16 //+ COMP channel 1 inverting input selection field
	INPSEL   CFGR1 = 0x01 << 20 //+ COMP channel 1 non-inverting input selection bit
	BLANKING CFGR1 = 0x0F << 24 //+ COMP channel 1 blanking source selection bits
	LOCK     CFGR1 = 0x01 << 31 //+ Lock bit
)

const (
	ENn       = 0
	BRGENn    = 1
	SCALENn   = 2
	POLARITYn = 3
	ITENn     = 6
	HYSTn     = 8
	PWRMODEn  = 12
	INMSELn   = 16
	INPSELn   = 20
	BLANKINGn = 24
	LOCKn     = 31
)

const (
	EN       CFGR2 = 0x01 << 0  //+ COMP channel 1 enable bit
	BRGEN    CFGR2 = 0x01 << 1  //+ Scaler bridge enable
	SCALEN   CFGR2 = 0x01 << 2  //+ Voltage scaler enable bit
	POLARITY CFGR2 = 0x01 << 3  //+ COMP channel 1 polarity selection bit
	WINMODE  CFGR2 = 0x01 << 4  //+ Window comparator mode selection bit
	ITEN     CFGR2 = 0x01 << 6  //+ COMP channel 1 interrupt enable
	HYST     CFGR2 = 0x03 << 8  //+ COMP channel 1 hysteresis selection bits
	PWRMODE  CFGR2 = 0x03 << 12 //+ Power Mode of the COMP channel 1
	INMSEL   CFGR2 = 0x07 << 16 //+ COMP channel 1 inverting input selection field
	INPSEL   CFGR2 = 0x01 << 20 //+ COMP channel 1 non-inverting input selection bit
	BLANKING CFGR2 = 0x0F << 24 //+ COMP channel 1 blanking source selection bits
	LOCK     CFGR2 = 0x01 << 31 //+ Lock bit
)

const (
	ENn       = 0
	BRGENn    = 1
	SCALENn   = 2
	POLARITYn = 3
	WINMODEn  = 4
	ITENn     = 6
	HYSTn     = 8
	PWRMODEn  = 12
	INMSELn   = 16
	INPSELn   = 20
	BLANKINGn = 24
	LOCKn     = 31
)
