Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_tb_behav xil_defaultlib.ascon_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sim_1/new/ascon_tb.sv" Line 21. Module ascon_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/ascon.sv" Line 5. Module ascon has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/fsm_moore.sv" Line 4. Module fsm_moore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/compteur_double_init.sv" Line 12. Module compteur_double_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/mux_state.sv" Line 12. Module mux_state has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/xor_begin_perm.sv" Line 12. Module xor_begin_perm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/register_w_en.sv" Line 12. Module register_w_en(nb_bits_g=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/xor_end_perm.sv" Line 12. Module xor_end_perm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/state_register_w_en.sv" Line 12. Module state_register_w_en has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/register_w_en.sv" Line 12. Module register_w_en(nb_bits_g=128) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sim_1/new/ascon_tb.sv" Line 21. Module ascon_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/ascon.sv" Line 5. Module ascon has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/fsm_moore.sv" Line 4. Module fsm_moore has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/compteur_double_init.sv" Line 12. Module compteur_double_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/mux_state.sv" Line 12. Module mux_state has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/xor_begin_perm.sv" Line 12. Module xor_begin_perm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/register_w_en.sv" Line 12. Module register_w_en(nb_bits_g=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/xor_end_perm.sv" Line 12. Module xor_end_perm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/state_register_w_en.sv" Line 12. Module state_register_w_en has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/register_w_en.sv" Line 12. Module register_w_en(nb_bits_g=128) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/FPGA/FPGA.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ascon_pack
Compiling module xil_defaultlib.fsm_moore
Compiling module xil_defaultlib.compteur_double_init
Compiling module xil_defaultlib.mux_state
Compiling module xil_defaultlib.xor_begin_perm
Compiling module xil_defaultlib.register_w_en(nb_bits_g=64)
Compiling module xil_defaultlib.Pc
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.Ps_default
Compiling module xil_defaultlib.Pl
Compiling module xil_defaultlib.xor_end_perm
Compiling module xil_defaultlib.state_register_w_en
Compiling module xil_defaultlib.register_w_en(nb_bits_g=128)
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.ascon
Compiling module xil_defaultlib.ascon_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_tb_behav
