#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001fb0461f9f0 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v000001fb04684ab0_0 .var "clk", 0 0;
v000001fb04685c30_0 .var/i "count", 31 0;
v000001fb04684bf0_0 .var/i "fp_w", 31 0;
v000001fb04685230_0 .var "rst_n", 0 0;
S_000001fb0461fb80 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_000001fb0461f9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
v000001fb046822f0_0 .net "ALUOp", 1 0, v000001fb0466d420_0;  1 drivers
v000001fb04682390_0 .net "ALUResult", 31 0, v000001fb046809f0_0;  1 drivers
v000001fb04680a90_0 .net "ALUSrc", 0 0, v000001fb0466cb60_0;  1 drivers
v000001fb04683cc0_0 .net "ALUSrc1_o", 31 0, v000001fb0467d6b0_0;  1 drivers
v000001fb04682500_0 .net "ALUSrc2_o", 31 0, v000001fb0467de30_0;  1 drivers
v000001fb04683c20_0 .net "ALU_Ctrl_o", 3 0, v000001fb045c6780_0;  1 drivers
v000001fb046826e0_0 .net "Branch", 0 0, v000001fb0466cde0_0;  1 drivers
v000001fb04682640_0 .net "EXEMEM_ALUResult_o", 31 0, v000001fb0466c7a0_0;  1 drivers
v000001fb046837c0_0 .net "EXEMEM_DM_o", 31 0, L_000001fb046dfc70;  1 drivers
v000001fb04682780_0 .net "EXEMEM_Instr_11_7_o", 4 0, v000001fb0466d600_0;  1 drivers
v000001fb04684260_0 .net "EXEMEM_Instr_o", 31 0, v000001fb0466ca20_0;  1 drivers
v000001fb046825a0_0 .net "EXEMEM_Mem_o", 1 0, L_000001fb046df950;  1 drivers
v000001fb04682820_0 .net "EXEMEM_PC_Add4_o", 31 0, v000001fb0466d740_0;  1 drivers
v000001fb046828c0_0 .net "EXEMEM_RTdata_o", 31 0, v000001fb0466d9c0_0;  1 drivers
v000001fb046835e0_0 .net "EXEMEM_WB_o", 2 0, v000001fb0466c840_0;  1 drivers
v000001fb046830e0_0 .net "EXEMEM_Zero_o", 0 0, v000001fb0466dba0_0;  1 drivers
v000001fb04683fe0_0 .net "EXE_ALUSrc_o", 31 0, L_000001fb046e02b0;  1 drivers
v000001fb04682e60_0 .net "ForwardA", 1 0, v000001fb04671340_0;  1 drivers
v000001fb04684120_0 .net "ForwardB", 1 0, v000001fb04670c60_0;  1 drivers
v000001fb04682f00_0 .net "IDEXE_Exe_o", 2 0, v000001fb0466fae0_0;  1 drivers
v000001fb046834a0_0 .net "IDEXE_ImmGen_o", 31 0, v000001fb04670da0_0;  1 drivers
v000001fb04682960_0 .net "IDEXE_Instr_11_7_o", 4 0, v000001fb0466fea0_0;  1 drivers
v000001fb04683f40_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v000001fb04670580_0;  1 drivers
v000001fb04682a00_0 .net "IDEXE_Instr_o", 31 0, v000001fb04670b20_0;  1 drivers
v000001fb04683540_0 .net "IDEXE_Mem_o", 1 0, v000001fb0466fb80_0;  1 drivers
v000001fb04682aa0_0 .net "IDEXE_PC_add4_o", 31 0, v000001fb04670440_0;  1 drivers
v000001fb04683d60_0 .net "IDEXE_RSdata_o", 31 0, v000001fb04670940_0;  1 drivers
v000001fb04682b40_0 .net "IDEXE_RTdata_o", 31 0, v000001fb0466f9a0_0;  1 drivers
v000001fb04682be0_0 .net "IDEXE_WB_o", 2 0, v000001fb04670620_0;  1 drivers
o000001fb0462b6f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001fb04683900_0 .net "IDEXE_memRead", 0 0, o000001fb0462b6f8;  0 drivers
o000001fb0462c058 .functor BUFZ 1, C4<z>; HiZ drive
v000001fb04683e00_0 .net "IFID_Flush", 0 0, o000001fb0462c058;  0 drivers
v000001fb04683180_0 .net "IFID_Instr_o", 31 0, v000001fb046710c0_0;  1 drivers
v000001fb04683040_0 .net "IFID_PC_Add4_o", 31 0, v000001fb04671160_0;  1 drivers
v000001fb04682dc0_0 .net "IFID_PC_o", 31 0, v000001fb04670800_0;  1 drivers
v000001fb04684080_0 .net "IFID_Write", 0 0, v000001fb0466fcc0_0;  1 drivers
v000001fb04682c80_0 .net "IM_Instr_o", 31 0, L_000001fb045a79b0;  1 drivers
L_000001fb046864d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001fb04683680_0 .net "Imm_4", 31 0, L_000001fb046864d8;  1 drivers
v000001fb04682d20_0 .net "Imm_Gen_o", 31 0, v000001fb0467d9d0_0;  1 drivers
v000001fb04682fa0_0 .net "Jump", 0 0, v000001fb0466d060_0;  1 drivers
v000001fb04683ae0_0 .net "MEMWB_ALUresult_o", 31 0, v000001fb0467f370_0;  1 drivers
v000001fb04683220_0 .net "MEMWB_DM_o", 31 0, v000001fb0467f190_0;  1 drivers
v000001fb04683a40_0 .net "MEMWB_Instr_11_7_o", 4 0, v000001fb0467e8d0_0;  1 drivers
v000001fb04684300_0 .net "MEMWB_PC_Add4_o", 31 0, v000001fb0467ebf0_0;  1 drivers
v000001fb04683400_0 .net "MEMWB_WB_o", 2 0, v000001fb0467e150_0;  1 drivers
v000001fb04683360_0 .net "MUXControl", 0 0, v000001fb0466fa40_0;  1 drivers
v000001fb04683b80_0 .net "MUXMemtoReg_o", 31 0, v000001fb0467d7f0_0;  1 drivers
v000001fb046832c0_0 .net "MUXPCSrc", 0 0, L_000001fb04684510;  1 drivers
v000001fb04683720_0 .net "MUX_control_o", 7 0, L_000001fb04685050;  1 drivers
v000001fb046841c0_0 .net "MemRead", 0 0, v000001fb0466dce0_0;  1 drivers
v000001fb04683860_0 .net "MemWrite", 0 0, v000001fb0466c700_0;  1 drivers
v000001fb046839a0_0 .net "MemtoReg", 1 0, L_000001fb04684830;  1 drivers
v000001fb046843a0_0 .net "PC_Add4", 31 0, L_000001fb046848d0;  1 drivers
v000001fb04683ea0_0 .net "PC_Add_Immediate", 31 0, L_000001fb04684970;  1 drivers
v000001fb046845b0_0 .net "PC_i", 31 0, L_000001fb04685d70;  1 drivers
v000001fb046855f0_0 .net "PC_o", 31 0, v000001fb04681670_0;  1 drivers
v000001fb04684b50_0 .net "PC_write", 0 0, v000001fb04670120_0;  1 drivers
v000001fb046850f0_0 .net "RSdata_o", 31 0, L_000001fb0421fae0;  1 drivers
v000001fb04686270_0 .net "RTdata_o", 31 0, L_000001fb0421fa70;  1 drivers
v000001fb046857d0_0 .net "RegWrite", 0 0, v000001fb0466dec0_0;  1 drivers
v000001fb046846f0_0 .net "SL1_o", 31 0, L_000001fb04684650;  1 drivers
v000001fb04684f10_0 .net "Zero", 0 0, L_000001fb046de730;  1 drivers
L_000001fb04686760 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb04685870_0 .net/2u *"_ivl_16", 23 0, L_000001fb04686760;  1 drivers
v000001fb04685910_0 .net *"_ivl_2", 0 0, L_000001fb04685690;  1 drivers
L_000001fb04686520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fb046859b0_0 .net/2u *"_ivl_4", 0 0, L_000001fb04686520;  1 drivers
v000001fb04685a50_0 .net *"_ivl_40", 0 0, L_000001fb046def50;  1 drivers
v000001fb04685e10_0 .net *"_ivl_42", 2 0, L_000001fb046e07b0;  1 drivers
L_000001fb046869e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb04685af0_0 .net *"_ivl_58", 0 0, L_000001fb046869e8;  1 drivers
L_000001fb04686568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb04685b90_0 .net/2u *"_ivl_6", 0 0, L_000001fb04686568;  1 drivers
v000001fb04685190_0 .net "clk_i", 0 0, v000001fb04684ab0_0;  1 drivers
v000001fb04685410_0 .net "rst_i", 0 0, v000001fb04685230_0;  1 drivers
L_000001fb04685690 .cmp/eq 32, L_000001fb0421fae0, L_000001fb0421fa70;
L_000001fb04684510 .functor MUXZ 1, L_000001fb04686568, L_000001fb04686520, L_000001fb04685690, C4<>;
L_000001fb04685f50 .part v000001fb046710c0_0, 15, 5;
L_000001fb04684d30 .part v000001fb046710c0_0, 20, 5;
LS_000001fb04684c90_0_0 .concat [ 1 2 1 1], v000001fb0466cb60_0, v000001fb0466d420_0, v000001fb0466c700_0, v000001fb0466dce0_0;
LS_000001fb04684c90_0_4 .concat [ 2 1 24 0], L_000001fb04684830, v000001fb0466dec0_0, L_000001fb04686760;
L_000001fb04684c90 .concat [ 5 27 0 0], LS_000001fb04684c90_0_0, LS_000001fb04684c90_0_4;
L_000001fb04685050 .part L_000001fb04684790, 0, 8;
L_000001fb04684830 .concat8 [ 1 1 0 0], v000001fb0466ce80_0, v000001fb0466cf20_0;
L_000001fb04686090 .part v000001fb046710c0_0, 15, 5;
L_000001fb04685370 .part v000001fb046710c0_0, 20, 5;
L_000001fb046861d0 .part v000001fb0467e150_0, 2, 1;
L_000001fb04684a10 .part L_000001fb04685050, 5, 3;
L_000001fb046df270 .part L_000001fb04685050, 3, 2;
L_000001fb046df8b0 .part L_000001fb04685050, 0, 3;
L_000001fb046def50 .part v000001fb046710c0_0, 30, 1;
L_000001fb046e07b0 .part v000001fb046710c0_0, 12, 3;
L_000001fb046e0990 .concat [ 3 1 0 0], L_000001fb046e07b0, L_000001fb046def50;
L_000001fb046e03f0 .part v000001fb046710c0_0, 7, 5;
L_000001fb046df3b0 .part v000001fb0466fae0_0, 0, 1;
L_000001fb046de5f0 .part v000001fb04670b20_0, 15, 5;
L_000001fb046df1d0 .part v000001fb04670b20_0, 20, 5;
L_000001fb046de910 .part v000001fb0466fae0_0, 1, 2;
L_000001fb046e0030 .concat [ 2 1 0 0], v000001fb0466fb80_0, L_000001fb046869e8;
L_000001fb046df950 .part v000001fb0466d1a0_0, 0, 2;
L_000001fb046e1250 .part L_000001fb046df950, 1, 1;
L_000001fb046e23d0 .part L_000001fb046df950, 0, 1;
L_000001fb046e1d90 .part v000001fb0467e150_0, 0, 2;
S_000001fb04196150 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 260, 4 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o";
v000001fb045c66e0_0 .net "ALUOp", 1 0, L_000001fb046de910;  1 drivers
v000001fb045c6780_0 .var "ALU_Ctrl_o", 3 0;
v000001fb045c77c0_0 .net "func3", 2 0, L_000001fb046e0210;  1 drivers
v000001fb045c6d20_0 .net "instr", 3 0, v000001fb04670580_0;  alias, 1 drivers
v000001fb045c68c0_0 .net "instr_ALUOp", 5 0, L_000001fb046dfdb0;  1 drivers
E_000001fb045eed30 .event anyedge, v000001fb045c68c0_0;
L_000001fb046e0210 .part v000001fb04670580_0, 0, 3;
L_000001fb046dfdb0 .concat [ 2 4 0 0], L_000001fb046de910, v000001fb04670580_0;
S_000001fb041962e0 .scope module, "Branch_Adder" "Adder" 3 192, 5 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000001fb045c6dc0_0 .net "src1_i", 31 0, L_000001fb04684650;  alias, 1 drivers
v000001fb045c72c0_0 .net "src2_i", 31 0, v000001fb04670800_0;  alias, 1 drivers
v000001fb045c7400_0 .net "sum_o", 31 0, L_000001fb04684970;  alias, 1 drivers
L_000001fb04684970 .arith/sum 32, L_000001fb04684650, v000001fb04670800_0;
S_000001fb04196470 .scope module, "Data_Memory" "Data_Memory" 3 300, 6 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v000001fb045c7860 .array "Mem", 127 0, 7 0;
v000001fb045c59c0_0 .net "MemRead_i", 0 0, L_000001fb046e1250;  1 drivers
v000001fb045c5b00_0 .net "MemWrite_i", 0 0, L_000001fb046e23d0;  1 drivers
v000001fb0420de80_0 .net *"_ivl_224", 7 0, L_000001fb046de9b0;  1 drivers
v000001fb0420e9c0_0 .net *"_ivl_226", 32 0, L_000001fb046df310;  1 drivers
L_000001fb04686a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb0420ed80_0 .net *"_ivl_229", 0 0, L_000001fb04686a30;  1 drivers
L_000001fb04686a78 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001fb0420ea60_0 .net/2u *"_ivl_230", 32 0, L_000001fb04686a78;  1 drivers
v000001fb041ac4d0_0 .net *"_ivl_232", 32 0, L_000001fb046dea50;  1 drivers
v000001fb0466df60_0 .net *"_ivl_234", 7 0, L_000001fb046deaf0;  1 drivers
v000001fb0466e320_0 .net *"_ivl_236", 32 0, L_000001fb046df450;  1 drivers
L_000001fb04686ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb0466dd80_0 .net *"_ivl_239", 0 0, L_000001fb04686ac0;  1 drivers
L_000001fb04686b08 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001fb0466d2e0_0 .net/2u *"_ivl_240", 32 0, L_000001fb04686b08;  1 drivers
v000001fb0466c520_0 .net *"_ivl_242", 32 0, L_000001fb046deeb0;  1 drivers
v000001fb0466d560_0 .net *"_ivl_244", 7 0, L_000001fb046df130;  1 drivers
v000001fb0466c5c0_0 .net *"_ivl_246", 32 0, L_000001fb046df770;  1 drivers
L_000001fb04686b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb0466cac0_0 .net *"_ivl_249", 0 0, L_000001fb04686b50;  1 drivers
L_000001fb04686b98 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fb0466de20_0 .net/2u *"_ivl_250", 32 0, L_000001fb04686b98;  1 drivers
v000001fb0466d6a0_0 .net *"_ivl_252", 32 0, L_000001fb046df810;  1 drivers
v000001fb0466cc00_0 .net *"_ivl_254", 7 0, L_000001fb046dfb30;  1 drivers
v000001fb0466e000_0 .net *"_ivl_256", 31 0, L_000001fb046dfbd0;  1 drivers
L_000001fb04686be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb0466db00_0 .net/2u *"_ivl_258", 31 0, L_000001fb04686be0;  1 drivers
v000001fb0466dc40_0 .net "addr_i", 31 0, v000001fb0466c7a0_0;  alias, 1 drivers
v000001fb0466c660_0 .net "clk_i", 0 0, v000001fb04684ab0_0;  alias, 1 drivers
v000001fb0466d880_0 .net "data_i", 31 0, v000001fb0466d9c0_0;  alias, 1 drivers
v000001fb0466cd40_0 .net "data_o", 31 0, L_000001fb046dfc70;  alias, 1 drivers
v000001fb0466e0a0_0 .var/i "i", 31 0;
v000001fb0466cca0 .array "memory", 31 0;
v000001fb0466cca0_0 .net v000001fb0466cca0 0, 31 0, L_000001fb046dfef0; 1 drivers
v000001fb0466cca0_1 .net v000001fb0466cca0 1, 31 0, L_000001fb046deff0; 1 drivers
v000001fb0466cca0_2 .net v000001fb0466cca0 2, 31 0, L_000001fb046e0530; 1 drivers
v000001fb0466cca0_3 .net v000001fb0466cca0 3, 31 0, L_000001fb046df590; 1 drivers
v000001fb0466cca0_4 .net v000001fb0466cca0 4, 31 0, L_000001fb046dec30; 1 drivers
v000001fb0466cca0_5 .net v000001fb0466cca0 5, 31 0, L_000001fb046ded70; 1 drivers
v000001fb0466cca0_6 .net v000001fb0466cca0 6, 31 0, L_000001fb046e0cb0; 1 drivers
v000001fb0466cca0_7 .net v000001fb0466cca0 7, 31 0, L_000001fb046dee10; 1 drivers
v000001fb0466cca0_8 .net v000001fb0466cca0 8, 31 0, L_000001fb046e0490; 1 drivers
v000001fb0466cca0_9 .net v000001fb0466cca0 9, 31 0, L_000001fb046dfe50; 1 drivers
v000001fb0466cca0_10 .net v000001fb0466cca0 10, 31 0, L_000001fb046e00d0; 1 drivers
v000001fb0466cca0_11 .net v000001fb0466cca0 11, 31 0, L_000001fb046e0350; 1 drivers
v000001fb0466cca0_12 .net v000001fb0466cca0 12, 31 0, L_000001fb046e0a30; 1 drivers
v000001fb0466cca0_13 .net v000001fb0466cca0 13, 31 0, L_000001fb046e05d0; 1 drivers
v000001fb0466cca0_14 .net v000001fb0466cca0 14, 31 0, L_000001fb046e0670; 1 drivers
v000001fb0466cca0_15 .net v000001fb0466cca0 15, 31 0, L_000001fb046e0170; 1 drivers
v000001fb0466cca0_16 .net v000001fb0466cca0 16, 31 0, L_000001fb046e0c10; 1 drivers
v000001fb0466cca0_17 .net v000001fb0466cca0 17, 31 0, L_000001fb046df630; 1 drivers
v000001fb0466cca0_18 .net v000001fb0466cca0 18, 31 0, L_000001fb046df090; 1 drivers
v000001fb0466cca0_19 .net v000001fb0466cca0 19, 31 0, L_000001fb046e0850; 1 drivers
v000001fb0466cca0_20 .net v000001fb0466cca0 20, 31 0, L_000001fb046df4f0; 1 drivers
v000001fb0466cca0_21 .net v000001fb0466cca0 21, 31 0, L_000001fb046e0710; 1 drivers
v000001fb0466cca0_22 .net v000001fb0466cca0 22, 31 0, L_000001fb046e08f0; 1 drivers
v000001fb0466cca0_23 .net v000001fb0466cca0 23, 31 0, L_000001fb046deb90; 1 drivers
v000001fb0466cca0_24 .net v000001fb0466cca0 24, 31 0, L_000001fb046df6d0; 1 drivers
v000001fb0466cca0_25 .net v000001fb0466cca0 25, 31 0, L_000001fb046de550; 1 drivers
v000001fb0466cca0_26 .net v000001fb0466cca0 26, 31 0, L_000001fb046df9f0; 1 drivers
v000001fb0466cca0_27 .net v000001fb0466cca0 27, 31 0, L_000001fb046e0ad0; 1 drivers
v000001fb0466cca0_28 .net v000001fb0466cca0 28, 31 0, L_000001fb046de7d0; 1 drivers
v000001fb0466cca0_29 .net v000001fb0466cca0 29, 31 0, L_000001fb046dfa90; 1 drivers
v000001fb0466cca0_30 .net v000001fb0466cca0 30, 31 0, L_000001fb046de870; 1 drivers
v000001fb0466cca0_31 .net v000001fb0466cca0 31, 31 0, L_000001fb046decd0; 1 drivers
E_000001fb045ef730 .event posedge, v000001fb0466c660_0;
v000001fb045c7860_0 .array/port v000001fb045c7860, 0;
v000001fb045c7860_1 .array/port v000001fb045c7860, 1;
v000001fb045c7860_2 .array/port v000001fb045c7860, 2;
v000001fb045c7860_3 .array/port v000001fb045c7860, 3;
L_000001fb046dfef0 .concat [ 8 8 8 8], v000001fb045c7860_0, v000001fb045c7860_1, v000001fb045c7860_2, v000001fb045c7860_3;
v000001fb045c7860_4 .array/port v000001fb045c7860, 4;
v000001fb045c7860_5 .array/port v000001fb045c7860, 5;
v000001fb045c7860_6 .array/port v000001fb045c7860, 6;
v000001fb045c7860_7 .array/port v000001fb045c7860, 7;
L_000001fb046deff0 .concat [ 8 8 8 8], v000001fb045c7860_4, v000001fb045c7860_5, v000001fb045c7860_6, v000001fb045c7860_7;
v000001fb045c7860_8 .array/port v000001fb045c7860, 8;
v000001fb045c7860_9 .array/port v000001fb045c7860, 9;
v000001fb045c7860_10 .array/port v000001fb045c7860, 10;
v000001fb045c7860_11 .array/port v000001fb045c7860, 11;
L_000001fb046e0530 .concat [ 8 8 8 8], v000001fb045c7860_8, v000001fb045c7860_9, v000001fb045c7860_10, v000001fb045c7860_11;
v000001fb045c7860_12 .array/port v000001fb045c7860, 12;
v000001fb045c7860_13 .array/port v000001fb045c7860, 13;
v000001fb045c7860_14 .array/port v000001fb045c7860, 14;
v000001fb045c7860_15 .array/port v000001fb045c7860, 15;
L_000001fb046df590 .concat [ 8 8 8 8], v000001fb045c7860_12, v000001fb045c7860_13, v000001fb045c7860_14, v000001fb045c7860_15;
v000001fb045c7860_16 .array/port v000001fb045c7860, 16;
v000001fb045c7860_17 .array/port v000001fb045c7860, 17;
v000001fb045c7860_18 .array/port v000001fb045c7860, 18;
v000001fb045c7860_19 .array/port v000001fb045c7860, 19;
L_000001fb046dec30 .concat [ 8 8 8 8], v000001fb045c7860_16, v000001fb045c7860_17, v000001fb045c7860_18, v000001fb045c7860_19;
v000001fb045c7860_20 .array/port v000001fb045c7860, 20;
v000001fb045c7860_21 .array/port v000001fb045c7860, 21;
v000001fb045c7860_22 .array/port v000001fb045c7860, 22;
v000001fb045c7860_23 .array/port v000001fb045c7860, 23;
L_000001fb046ded70 .concat [ 8 8 8 8], v000001fb045c7860_20, v000001fb045c7860_21, v000001fb045c7860_22, v000001fb045c7860_23;
v000001fb045c7860_24 .array/port v000001fb045c7860, 24;
v000001fb045c7860_25 .array/port v000001fb045c7860, 25;
v000001fb045c7860_26 .array/port v000001fb045c7860, 26;
v000001fb045c7860_27 .array/port v000001fb045c7860, 27;
L_000001fb046e0cb0 .concat [ 8 8 8 8], v000001fb045c7860_24, v000001fb045c7860_25, v000001fb045c7860_26, v000001fb045c7860_27;
v000001fb045c7860_28 .array/port v000001fb045c7860, 28;
v000001fb045c7860_29 .array/port v000001fb045c7860, 29;
v000001fb045c7860_30 .array/port v000001fb045c7860, 30;
v000001fb045c7860_31 .array/port v000001fb045c7860, 31;
L_000001fb046dee10 .concat [ 8 8 8 8], v000001fb045c7860_28, v000001fb045c7860_29, v000001fb045c7860_30, v000001fb045c7860_31;
v000001fb045c7860_32 .array/port v000001fb045c7860, 32;
v000001fb045c7860_33 .array/port v000001fb045c7860, 33;
v000001fb045c7860_34 .array/port v000001fb045c7860, 34;
v000001fb045c7860_35 .array/port v000001fb045c7860, 35;
L_000001fb046e0490 .concat [ 8 8 8 8], v000001fb045c7860_32, v000001fb045c7860_33, v000001fb045c7860_34, v000001fb045c7860_35;
v000001fb045c7860_36 .array/port v000001fb045c7860, 36;
v000001fb045c7860_37 .array/port v000001fb045c7860, 37;
v000001fb045c7860_38 .array/port v000001fb045c7860, 38;
v000001fb045c7860_39 .array/port v000001fb045c7860, 39;
L_000001fb046dfe50 .concat [ 8 8 8 8], v000001fb045c7860_36, v000001fb045c7860_37, v000001fb045c7860_38, v000001fb045c7860_39;
v000001fb045c7860_40 .array/port v000001fb045c7860, 40;
v000001fb045c7860_41 .array/port v000001fb045c7860, 41;
v000001fb045c7860_42 .array/port v000001fb045c7860, 42;
v000001fb045c7860_43 .array/port v000001fb045c7860, 43;
L_000001fb046e00d0 .concat [ 8 8 8 8], v000001fb045c7860_40, v000001fb045c7860_41, v000001fb045c7860_42, v000001fb045c7860_43;
v000001fb045c7860_44 .array/port v000001fb045c7860, 44;
v000001fb045c7860_45 .array/port v000001fb045c7860, 45;
v000001fb045c7860_46 .array/port v000001fb045c7860, 46;
v000001fb045c7860_47 .array/port v000001fb045c7860, 47;
L_000001fb046e0350 .concat [ 8 8 8 8], v000001fb045c7860_44, v000001fb045c7860_45, v000001fb045c7860_46, v000001fb045c7860_47;
v000001fb045c7860_48 .array/port v000001fb045c7860, 48;
v000001fb045c7860_49 .array/port v000001fb045c7860, 49;
v000001fb045c7860_50 .array/port v000001fb045c7860, 50;
v000001fb045c7860_51 .array/port v000001fb045c7860, 51;
L_000001fb046e0a30 .concat [ 8 8 8 8], v000001fb045c7860_48, v000001fb045c7860_49, v000001fb045c7860_50, v000001fb045c7860_51;
v000001fb045c7860_52 .array/port v000001fb045c7860, 52;
v000001fb045c7860_53 .array/port v000001fb045c7860, 53;
v000001fb045c7860_54 .array/port v000001fb045c7860, 54;
v000001fb045c7860_55 .array/port v000001fb045c7860, 55;
L_000001fb046e05d0 .concat [ 8 8 8 8], v000001fb045c7860_52, v000001fb045c7860_53, v000001fb045c7860_54, v000001fb045c7860_55;
v000001fb045c7860_56 .array/port v000001fb045c7860, 56;
v000001fb045c7860_57 .array/port v000001fb045c7860, 57;
v000001fb045c7860_58 .array/port v000001fb045c7860, 58;
v000001fb045c7860_59 .array/port v000001fb045c7860, 59;
L_000001fb046e0670 .concat [ 8 8 8 8], v000001fb045c7860_56, v000001fb045c7860_57, v000001fb045c7860_58, v000001fb045c7860_59;
v000001fb045c7860_60 .array/port v000001fb045c7860, 60;
v000001fb045c7860_61 .array/port v000001fb045c7860, 61;
v000001fb045c7860_62 .array/port v000001fb045c7860, 62;
v000001fb045c7860_63 .array/port v000001fb045c7860, 63;
L_000001fb046e0170 .concat [ 8 8 8 8], v000001fb045c7860_60, v000001fb045c7860_61, v000001fb045c7860_62, v000001fb045c7860_63;
v000001fb045c7860_64 .array/port v000001fb045c7860, 64;
v000001fb045c7860_65 .array/port v000001fb045c7860, 65;
v000001fb045c7860_66 .array/port v000001fb045c7860, 66;
v000001fb045c7860_67 .array/port v000001fb045c7860, 67;
L_000001fb046e0c10 .concat [ 8 8 8 8], v000001fb045c7860_64, v000001fb045c7860_65, v000001fb045c7860_66, v000001fb045c7860_67;
v000001fb045c7860_68 .array/port v000001fb045c7860, 68;
v000001fb045c7860_69 .array/port v000001fb045c7860, 69;
v000001fb045c7860_70 .array/port v000001fb045c7860, 70;
v000001fb045c7860_71 .array/port v000001fb045c7860, 71;
L_000001fb046df630 .concat [ 8 8 8 8], v000001fb045c7860_68, v000001fb045c7860_69, v000001fb045c7860_70, v000001fb045c7860_71;
v000001fb045c7860_72 .array/port v000001fb045c7860, 72;
v000001fb045c7860_73 .array/port v000001fb045c7860, 73;
v000001fb045c7860_74 .array/port v000001fb045c7860, 74;
v000001fb045c7860_75 .array/port v000001fb045c7860, 75;
L_000001fb046df090 .concat [ 8 8 8 8], v000001fb045c7860_72, v000001fb045c7860_73, v000001fb045c7860_74, v000001fb045c7860_75;
v000001fb045c7860_76 .array/port v000001fb045c7860, 76;
v000001fb045c7860_77 .array/port v000001fb045c7860, 77;
v000001fb045c7860_78 .array/port v000001fb045c7860, 78;
v000001fb045c7860_79 .array/port v000001fb045c7860, 79;
L_000001fb046e0850 .concat [ 8 8 8 8], v000001fb045c7860_76, v000001fb045c7860_77, v000001fb045c7860_78, v000001fb045c7860_79;
v000001fb045c7860_80 .array/port v000001fb045c7860, 80;
v000001fb045c7860_81 .array/port v000001fb045c7860, 81;
v000001fb045c7860_82 .array/port v000001fb045c7860, 82;
v000001fb045c7860_83 .array/port v000001fb045c7860, 83;
L_000001fb046df4f0 .concat [ 8 8 8 8], v000001fb045c7860_80, v000001fb045c7860_81, v000001fb045c7860_82, v000001fb045c7860_83;
v000001fb045c7860_84 .array/port v000001fb045c7860, 84;
v000001fb045c7860_85 .array/port v000001fb045c7860, 85;
v000001fb045c7860_86 .array/port v000001fb045c7860, 86;
v000001fb045c7860_87 .array/port v000001fb045c7860, 87;
L_000001fb046e0710 .concat [ 8 8 8 8], v000001fb045c7860_84, v000001fb045c7860_85, v000001fb045c7860_86, v000001fb045c7860_87;
v000001fb045c7860_88 .array/port v000001fb045c7860, 88;
v000001fb045c7860_89 .array/port v000001fb045c7860, 89;
v000001fb045c7860_90 .array/port v000001fb045c7860, 90;
v000001fb045c7860_91 .array/port v000001fb045c7860, 91;
L_000001fb046e08f0 .concat [ 8 8 8 8], v000001fb045c7860_88, v000001fb045c7860_89, v000001fb045c7860_90, v000001fb045c7860_91;
v000001fb045c7860_92 .array/port v000001fb045c7860, 92;
v000001fb045c7860_93 .array/port v000001fb045c7860, 93;
v000001fb045c7860_94 .array/port v000001fb045c7860, 94;
v000001fb045c7860_95 .array/port v000001fb045c7860, 95;
L_000001fb046deb90 .concat [ 8 8 8 8], v000001fb045c7860_92, v000001fb045c7860_93, v000001fb045c7860_94, v000001fb045c7860_95;
v000001fb045c7860_96 .array/port v000001fb045c7860, 96;
v000001fb045c7860_97 .array/port v000001fb045c7860, 97;
v000001fb045c7860_98 .array/port v000001fb045c7860, 98;
v000001fb045c7860_99 .array/port v000001fb045c7860, 99;
L_000001fb046df6d0 .concat [ 8 8 8 8], v000001fb045c7860_96, v000001fb045c7860_97, v000001fb045c7860_98, v000001fb045c7860_99;
v000001fb045c7860_100 .array/port v000001fb045c7860, 100;
v000001fb045c7860_101 .array/port v000001fb045c7860, 101;
v000001fb045c7860_102 .array/port v000001fb045c7860, 102;
v000001fb045c7860_103 .array/port v000001fb045c7860, 103;
L_000001fb046de550 .concat [ 8 8 8 8], v000001fb045c7860_100, v000001fb045c7860_101, v000001fb045c7860_102, v000001fb045c7860_103;
v000001fb045c7860_104 .array/port v000001fb045c7860, 104;
v000001fb045c7860_105 .array/port v000001fb045c7860, 105;
v000001fb045c7860_106 .array/port v000001fb045c7860, 106;
v000001fb045c7860_107 .array/port v000001fb045c7860, 107;
L_000001fb046df9f0 .concat [ 8 8 8 8], v000001fb045c7860_104, v000001fb045c7860_105, v000001fb045c7860_106, v000001fb045c7860_107;
v000001fb045c7860_108 .array/port v000001fb045c7860, 108;
v000001fb045c7860_109 .array/port v000001fb045c7860, 109;
v000001fb045c7860_110 .array/port v000001fb045c7860, 110;
v000001fb045c7860_111 .array/port v000001fb045c7860, 111;
L_000001fb046e0ad0 .concat [ 8 8 8 8], v000001fb045c7860_108, v000001fb045c7860_109, v000001fb045c7860_110, v000001fb045c7860_111;
v000001fb045c7860_112 .array/port v000001fb045c7860, 112;
v000001fb045c7860_113 .array/port v000001fb045c7860, 113;
v000001fb045c7860_114 .array/port v000001fb045c7860, 114;
v000001fb045c7860_115 .array/port v000001fb045c7860, 115;
L_000001fb046de7d0 .concat [ 8 8 8 8], v000001fb045c7860_112, v000001fb045c7860_113, v000001fb045c7860_114, v000001fb045c7860_115;
v000001fb045c7860_116 .array/port v000001fb045c7860, 116;
v000001fb045c7860_117 .array/port v000001fb045c7860, 117;
v000001fb045c7860_118 .array/port v000001fb045c7860, 118;
v000001fb045c7860_119 .array/port v000001fb045c7860, 119;
L_000001fb046dfa90 .concat [ 8 8 8 8], v000001fb045c7860_116, v000001fb045c7860_117, v000001fb045c7860_118, v000001fb045c7860_119;
v000001fb045c7860_120 .array/port v000001fb045c7860, 120;
v000001fb045c7860_121 .array/port v000001fb045c7860, 121;
v000001fb045c7860_122 .array/port v000001fb045c7860, 122;
v000001fb045c7860_123 .array/port v000001fb045c7860, 123;
L_000001fb046de870 .concat [ 8 8 8 8], v000001fb045c7860_120, v000001fb045c7860_121, v000001fb045c7860_122, v000001fb045c7860_123;
v000001fb045c7860_124 .array/port v000001fb045c7860, 124;
v000001fb045c7860_125 .array/port v000001fb045c7860, 125;
v000001fb045c7860_126 .array/port v000001fb045c7860, 126;
v000001fb045c7860_127 .array/port v000001fb045c7860, 127;
L_000001fb046decd0 .concat [ 8 8 8 8], v000001fb045c7860_124, v000001fb045c7860_125, v000001fb045c7860_126, v000001fb045c7860_127;
L_000001fb046de9b0 .array/port v000001fb045c7860, L_000001fb046dea50;
L_000001fb046df310 .concat [ 32 1 0 0], v000001fb0466c7a0_0, L_000001fb04686a30;
L_000001fb046dea50 .arith/sum 33, L_000001fb046df310, L_000001fb04686a78;
L_000001fb046deaf0 .array/port v000001fb045c7860, L_000001fb046deeb0;
L_000001fb046df450 .concat [ 32 1 0 0], v000001fb0466c7a0_0, L_000001fb04686ac0;
L_000001fb046deeb0 .arith/sum 33, L_000001fb046df450, L_000001fb04686b08;
L_000001fb046df130 .array/port v000001fb045c7860, L_000001fb046df810;
L_000001fb046df770 .concat [ 32 1 0 0], v000001fb0466c7a0_0, L_000001fb04686b50;
L_000001fb046df810 .arith/sum 33, L_000001fb046df770, L_000001fb04686b98;
L_000001fb046dfb30 .array/port v000001fb045c7860, v000001fb0466c7a0_0;
L_000001fb046dfbd0 .concat [ 8 8 8 8], L_000001fb046dfb30, L_000001fb046df130, L_000001fb046deaf0, L_000001fb046de9b0;
L_000001fb046dfc70 .functor MUXZ 32, L_000001fb04686be0, L_000001fb046dfbd0, L_000001fb046e1250, C4<>;
S_000001fb041ffb80 .scope module, "Decoder" "Decoder" 3 156, 7 2 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "WriteBack1";
    .port_info 5 /OUTPUT 1 "WriteBack0";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ALUOp";
v000001fb0466d420_0 .var "ALUOp", 1 0;
v000001fb0466cb60_0 .var "ALUSrc", 0 0;
v000001fb0466cde0_0 .var "Branch", 0 0;
v000001fb0466d060_0 .var "Jump", 0 0;
v000001fb0466dce0_0 .var "MemRead", 0 0;
v000001fb0466c700_0 .var "MemWrite", 0 0;
v000001fb0466dec0_0 .var "RegWrite", 0 0;
v000001fb0466ce80_0 .var "WriteBack0", 0 0;
v000001fb0466cf20_0 .var "WriteBack1", 0 0;
v000001fb0466cfc0_0 .net "instr_i", 31 0, v000001fb046710c0_0;  alias, 1 drivers
E_000001fb045ef470 .event anyedge, v000001fb0466cfc0_0;
S_000001fb041ffd10 .scope module, "EXEtoMEM" "EXEMEM_register" 3 275, 8 2 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 3 "Mem_i";
    .port_info 5 /INPUT 1 "zero_i";
    .port_info 6 /INPUT 32 "alu_ans_i";
    .port_info 7 /INPUT 32 "rtdata_i";
    .port_info 8 /INPUT 5 "WBreg_i";
    .port_info 9 /INPUT 32 "pc_add4_i";
    .port_info 10 /OUTPUT 32 "instr_o";
    .port_info 11 /OUTPUT 3 "WB_o";
    .port_info 12 /OUTPUT 3 "Mem_o";
    .port_info 13 /OUTPUT 1 "zero_o";
    .port_info 14 /OUTPUT 32 "alu_ans_o";
    .port_info 15 /OUTPUT 32 "rtdata_o";
    .port_info 16 /OUTPUT 5 "WBreg_o";
    .port_info 17 /OUTPUT 32 "pc_add4_o";
v000001fb0466d100_0 .net "Mem_i", 2 0, L_000001fb046e0030;  1 drivers
v000001fb0466d1a0_0 .var "Mem_o", 2 0;
v000001fb0466d4c0_0 .net "WB_i", 2 0, v000001fb04670620_0;  alias, 1 drivers
v000001fb0466c840_0 .var "WB_o", 2 0;
v000001fb0466c980_0 .net "WBreg_i", 4 0, v000001fb0466fea0_0;  alias, 1 drivers
v000001fb0466d600_0 .var "WBreg_o", 4 0;
v000001fb0466d240_0 .net "alu_ans_i", 31 0, v000001fb046809f0_0;  alias, 1 drivers
v000001fb0466c7a0_0 .var "alu_ans_o", 31 0;
v000001fb0466c8e0_0 .net "clk_i", 0 0, v000001fb04684ab0_0;  alias, 1 drivers
v000001fb0466c480_0 .net "instr_i", 31 0, v000001fb04670b20_0;  alias, 1 drivers
v000001fb0466ca20_0 .var "instr_o", 31 0;
v000001fb0466e1e0_0 .net "pc_add4_i", 31 0, v000001fb04670440_0;  alias, 1 drivers
v000001fb0466d740_0 .var "pc_add4_o", 31 0;
v000001fb0466d380_0 .net "rst_i", 0 0, v000001fb04685230_0;  alias, 1 drivers
v000001fb0466d7e0_0 .net "rtdata_i", 31 0, v000001fb0467de30_0;  alias, 1 drivers
v000001fb0466d9c0_0 .var "rtdata_o", 31 0;
v000001fb0466da60_0 .net "zero_i", 0 0, L_000001fb046de730;  alias, 1 drivers
v000001fb0466dba0_0 .var "zero_o", 0 0;
E_000001fb045f0b70/0 .event negedge, v000001fb0466d380_0;
E_000001fb045f0b70/1 .event posedge, v000001fb0466c660_0;
E_000001fb045f0b70 .event/or E_000001fb045f0b70/0, E_000001fb045f0b70/1;
S_000001fb041f77f0 .scope module, "FWUnit" "ForwardingUnit" 3 233, 9 2 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1";
    .port_info 1 /INPUT 5 "IDEXE_RS2";
    .port_info 2 /INPUT 5 "EXEMEM_RD";
    .port_info 3 /INPUT 5 "MEMWB_RD";
    .port_info 4 /INPUT 3 "EXEMEM_RegWrite";
    .port_info 5 /INPUT 3 "MEMWB_RegWrite";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001fb0466d920_0 .net "EXEMEM_RD", 4 0, v000001fb0466d600_0;  alias, 1 drivers
v000001fb0466e280_0 .net "EXEMEM_RegWrite", 2 0, v000001fb0466c840_0;  alias, 1 drivers
v000001fb04671340_0 .var "ForwardA", 1 0;
v000001fb04670c60_0 .var "ForwardB", 1 0;
v000001fb0466fc20_0 .net "IDEXE_RS1", 4 0, L_000001fb046de5f0;  1 drivers
v000001fb046703a0_0 .net "IDEXE_RS2", 4 0, L_000001fb046df1d0;  1 drivers
v000001fb04670ee0_0 .net "MEMWB_RD", 4 0, v000001fb0467e8d0_0;  alias, 1 drivers
v000001fb04670a80_0 .net "MEMWB_RegWrite", 2 0, v000001fb0467e150_0;  alias, 1 drivers
E_000001fb045f10b0/0 .event anyedge, v000001fb0466c840_0, v000001fb0466fc20_0, v000001fb0466d600_0, v000001fb04670a80_0;
E_000001fb045f10b0/1 .event anyedge, v000001fb04670ee0_0, v000001fb046703a0_0;
E_000001fb045f10b0 .event/or E_000001fb045f10b0/0, E_000001fb045f10b0/1;
S_000001fb041f7980 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 138, 10 2 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs";
    .port_info 1 /INPUT 5 "IFID_regRt";
    .port_info 2 /INPUT 5 "IDEXE_regRd";
    .port_info 3 /INPUT 1 "IDEXE_memRead";
    .port_info 4 /OUTPUT 1 "PC_write";
    .port_info 5 /OUTPUT 1 "IFID_write";
    .port_info 6 /OUTPUT 1 "control_output_select";
v000001fb04670260_0 .net "IDEXE_memRead", 0 0, o000001fb0462b6f8;  alias, 0 drivers
v000001fb04670f80_0 .net "IDEXE_regRd", 4 0, v000001fb0466fea0_0;  alias, 1 drivers
v000001fb0466ffe0_0 .net "IFID_regRs", 4 0, L_000001fb04685f50;  1 drivers
v000001fb0466f4a0_0 .net "IFID_regRt", 4 0, L_000001fb04684d30;  1 drivers
v000001fb0466fcc0_0 .var "IFID_write", 0 0;
v000001fb04670120_0 .var "PC_write", 0 0;
v000001fb0466fa40_0 .var "control_output_select", 0 0;
E_000001fb045f1f70 .event anyedge, v000001fb04670260_0, v000001fb0466c980_0, v000001fb0466ffe0_0, v000001fb0466f4a0_0;
S_000001fb041f7170 .scope module, "IDtoEXE" "IDEXE_register" 3 198, 11 2 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 2 "Mem_i";
    .port_info 5 /INPUT 3 "Exe_i";
    .port_info 6 /INPUT 32 "data1_i";
    .port_info 7 /INPUT 32 "data2_i";
    .port_info 8 /INPUT 32 "immgen_i";
    .port_info 9 /INPUT 4 "alu_ctrl_instr";
    .port_info 10 /INPUT 5 "WBreg_i";
    .port_info 11 /INPUT 32 "pc_add4_i";
    .port_info 12 /OUTPUT 32 "instr_o";
    .port_info 13 /OUTPUT 3 "WB_o";
    .port_info 14 /OUTPUT 2 "Mem_o";
    .port_info 15 /OUTPUT 3 "Exe_o";
    .port_info 16 /OUTPUT 32 "data1_o";
    .port_info 17 /OUTPUT 32 "data2_o";
    .port_info 18 /OUTPUT 32 "immgen_o";
    .port_info 19 /OUTPUT 4 "alu_ctrl_input";
    .port_info 20 /OUTPUT 5 "WBreg_o";
    .port_info 21 /OUTPUT 32 "pc_add4_o";
v000001fb0466fe00_0 .net "Exe_i", 2 0, L_000001fb046df8b0;  1 drivers
v000001fb0466fae0_0 .var "Exe_o", 2 0;
v000001fb0466ff40_0 .net "Mem_i", 1 0, L_000001fb046df270;  1 drivers
v000001fb0466fb80_0 .var "Mem_o", 1 0;
v000001fb0466fd60_0 .net "WB_i", 2 0, L_000001fb04684a10;  1 drivers
v000001fb04670620_0 .var "WB_o", 2 0;
v000001fb04670080_0 .net "WBreg_i", 4 0, L_000001fb046e03f0;  1 drivers
v000001fb0466fea0_0 .var "WBreg_o", 4 0;
v000001fb04670580_0 .var "alu_ctrl_input", 3 0;
v000001fb046701c0_0 .net "alu_ctrl_instr", 3 0, L_000001fb046e0990;  1 drivers
v000001fb046709e0_0 .net "clk_i", 0 0, v000001fb04684ab0_0;  alias, 1 drivers
v000001fb04670d00_0 .net "data1_i", 31 0, L_000001fb0421fae0;  alias, 1 drivers
v000001fb04670940_0 .var "data1_o", 31 0;
v000001fb046706c0_0 .net "data2_i", 31 0, L_000001fb0421fa70;  alias, 1 drivers
v000001fb0466f9a0_0 .var "data2_o", 31 0;
v000001fb04671020_0 .net "immgen_i", 31 0, v000001fb0467d9d0_0;  alias, 1 drivers
v000001fb04670da0_0 .var "immgen_o", 31 0;
v000001fb0466f5e0_0 .net "instr_i", 31 0, v000001fb046710c0_0;  alias, 1 drivers
v000001fb04670b20_0 .var "instr_o", 31 0;
v000001fb04670300_0 .net "pc_add4_i", 31 0, v000001fb04671160_0;  alias, 1 drivers
v000001fb04670440_0 .var "pc_add4_o", 31 0;
v000001fb046704e0_0 .net "rst_i", 0 0, v000001fb04685230_0;  alias, 1 drivers
S_000001fb041f7470 .scope module, "IFtoID" "IFID_register" 3 122, 12 2 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "IFID_write";
    .port_info 4 /INPUT 32 "address_i";
    .port_info 5 /INPUT 32 "instr_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 32 "address_o";
    .port_info 8 /OUTPUT 32 "instr_o";
    .port_info 9 /OUTPUT 32 "pc_add4_o";
P_000001fb045f1f30 .param/l "NOP" 1 12 14, C4<00000000000000000000000000010011>;
v000001fb0466f720_0 .net "IFID_write", 0 0, v000001fb0466fcc0_0;  alias, 1 drivers
v000001fb04670760_0 .net "address_i", 31 0, v000001fb04681670_0;  alias, 1 drivers
v000001fb04670800_0 .var "address_o", 31 0;
v000001fb046708a0_0 .net "clk_i", 0 0, v000001fb04684ab0_0;  alias, 1 drivers
v000001fb04670bc0_0 .net "flush", 0 0, o000001fb0462c058;  alias, 0 drivers
v000001fb04670e40_0 .net "instr_i", 31 0, L_000001fb045a79b0;  alias, 1 drivers
v000001fb046710c0_0 .var "instr_o", 31 0;
v000001fb0466f540_0 .net "pc_add4_i", 31 0, L_000001fb046848d0;  alias, 1 drivers
v000001fb04671160_0 .var "pc_add4_o", 31 0;
v000001fb04671200_0 .net "rst_i", 0 0, v000001fb04685230_0;  alias, 1 drivers
S_000001fb041eb7c0 .scope module, "IM" "Instr_Memory" 3 114, 13 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001fb045a79b0 .functor BUFZ 32, L_000001fb04685eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb046712a0_0 .net *"_ivl_0", 31 0, L_000001fb04685eb0;  1 drivers
L_000001fb04686640 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001fb0466f680_0 .net/2u *"_ivl_2", 31 0, L_000001fb04686640;  1 drivers
v000001fb0466f7c0_0 .net *"_ivl_4", 31 0, L_000001fb046852d0;  1 drivers
v000001fb0466f860_0 .net "addr_i", 31 0, v000001fb04681670_0;  alias, 1 drivers
v000001fb0466f900_0 .var/i "i", 31 0;
v000001fb0467eb50_0 .net "instr_o", 31 0, L_000001fb045a79b0;  alias, 1 drivers
v000001fb0467e790 .array "instruction_file", 31 0, 31 0;
L_000001fb04685eb0 .array/port v000001fb0467e790, L_000001fb046852d0;
L_000001fb046852d0 .arith/div 32, v000001fb04681670_0, L_000001fb04686640;
S_000001fb041eb950 .scope module, "ImmGen" "Imm_Gen" 3 184, 14 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "Imm_Gen_o";
v000001fb0467d9d0_0 .var "Imm_Gen_o", 31 0;
v000001fb0467e1f0_0 .net "func3", 2 0, L_000001fb046854b0;  1 drivers
v000001fb0467e0b0_0 .net "instr_i", 31 0, v000001fb046710c0_0;  alias, 1 drivers
v000001fb0467f050_0 .net "opcode", 6 0, L_000001fb04686310;  1 drivers
E_000001fb045f2db0 .event anyedge, v000001fb0467f050_0, v000001fb0466cfc0_0;
L_000001fb04686310 .part v000001fb046710c0_0, 0, 7;
L_000001fb046854b0 .part v000001fb046710c0_0, 12, 3;
S_000001fb041ebae0 .scope module, "MEMtoWB" "MEMWB_register" 3 310, 15 2 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 3 "WB_i";
    .port_info 3 /INPUT 32 "DM_i";
    .port_info 4 /INPUT 32 "alu_ans_i";
    .port_info 5 /INPUT 5 "WBreg_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 3 "WB_o";
    .port_info 8 /OUTPUT 32 "DM_o";
    .port_info 9 /OUTPUT 32 "alu_ans_o";
    .port_info 10 /OUTPUT 5 "WBreg_o";
    .port_info 11 /OUTPUT 32 "pc_add4_o";
v000001fb0467db10_0 .net "DM_i", 31 0, L_000001fb046dfc70;  alias, 1 drivers
v000001fb0467f190_0 .var "DM_o", 31 0;
v000001fb0467e6f0_0 .net "WB_i", 2 0, v000001fb0466c840_0;  alias, 1 drivers
v000001fb0467e150_0 .var "WB_o", 2 0;
v000001fb0467d610_0 .net "WBreg_i", 4 0, v000001fb0466d600_0;  alias, 1 drivers
v000001fb0467e8d0_0 .var "WBreg_o", 4 0;
v000001fb0467ea10_0 .net "alu_ans_i", 31 0, v000001fb0466c7a0_0;  alias, 1 drivers
v000001fb0467f370_0 .var "alu_ans_o", 31 0;
v000001fb0467e290_0 .net "clk_i", 0 0, v000001fb04684ab0_0;  alias, 1 drivers
v000001fb0467e510_0 .net "pc_add4_i", 31 0, v000001fb0466d740_0;  alias, 1 drivers
v000001fb0467ebf0_0 .var "pc_add4_o", 31 0;
v000001fb0467ef10_0 .net "rst_i", 0 0, v000001fb04685230_0;  alias, 1 drivers
S_000001fb041e3390 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 226, 16 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001fb0467d4d0_0 .net *"_ivl_0", 31 0, L_000001fb046de690;  1 drivers
L_000001fb04686880 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb0467e010_0 .net *"_ivl_3", 30 0, L_000001fb04686880;  1 drivers
L_000001fb046868c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb0467dbb0_0 .net/2u *"_ivl_4", 31 0, L_000001fb046868c8;  1 drivers
v000001fb0467e650_0 .net *"_ivl_6", 0 0, L_000001fb046dfd10;  1 drivers
v000001fb0467ee70_0 .net "data0_i", 31 0, v000001fb0466f9a0_0;  alias, 1 drivers
v000001fb0467d890_0 .net "data1_i", 31 0, v000001fb04670da0_0;  alias, 1 drivers
v000001fb0467e830_0 .net "data_o", 31 0, L_000001fb046e02b0;  alias, 1 drivers
v000001fb0467d570_0 .net "select_i", 0 0, L_000001fb046df3b0;  1 drivers
L_000001fb046de690 .concat [ 1 31 0 0], L_000001fb046df3b0, L_000001fb04686880;
L_000001fb046dfd10 .cmp/eq 32, L_000001fb046de690, L_000001fb046868c8;
L_000001fb046e02b0 .functor MUXZ 32, v000001fb04670da0_0, v000001fb0466f9a0_0, L_000001fb046dfd10, C4<>;
S_000001fb041e3520 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 245, 17 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001fb0467dcf0_0 .net "data0_i", 31 0, v000001fb04670940_0;  alias, 1 drivers
v000001fb0467dc50_0 .net "data1_i", 31 0, v000001fb0467d7f0_0;  alias, 1 drivers
v000001fb0467e970_0 .net "data2_i", 31 0, v000001fb0466c7a0_0;  alias, 1 drivers
v000001fb0467d6b0_0 .var "data_o", 31 0;
v000001fb0467ded0_0 .net "select_i", 1 0, v000001fb04671340_0;  alias, 1 drivers
E_000001fb045f2df0 .event anyedge, v000001fb04671340_0, v000001fb04670940_0, v000001fb0467dc50_0, v000001fb0466dc40_0;
S_000001fb041dd3e0 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 253, 17 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001fb0467e330_0 .net "data0_i", 31 0, L_000001fb046e02b0;  alias, 1 drivers
v000001fb0467dd90_0 .net "data1_i", 31 0, v000001fb0467d7f0_0;  alias, 1 drivers
v000001fb0467e3d0_0 .net "data2_i", 31 0, v000001fb0466c7a0_0;  alias, 1 drivers
v000001fb0467de30_0 .var "data_o", 31 0;
v000001fb0467ec90_0 .net "select_i", 1 0, v000001fb04670c60_0;  alias, 1 drivers
E_000001fb045f4370 .event anyedge, v000001fb04670c60_0, v000001fb0467e830_0, v000001fb0467dc50_0, v000001fb0466dc40_0;
S_000001fb0467f670 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 328, 17 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v000001fb0467e470_0 .net "data0_i", 31 0, v000001fb0467f370_0;  alias, 1 drivers
v000001fb0467d750_0 .net "data1_i", 31 0, v000001fb0467f190_0;  alias, 1 drivers
v000001fb0467eab0_0 .net "data2_i", 31 0, v000001fb0467ebf0_0;  alias, 1 drivers
v000001fb0467d7f0_0 .var "data_o", 31 0;
v000001fb0467ed30_0 .net "select_i", 1 0, L_000001fb046e1d90;  1 drivers
E_000001fb045f44f0 .event anyedge, v000001fb0467ed30_0, v000001fb0467f370_0, v000001fb0467f190_0, v000001fb0467ebf0_0;
S_000001fb0467f800 .scope module, "MUX_PCSrc" "MUX_2to1" 3 101, 16 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001fb0467e5b0_0 .net *"_ivl_0", 31 0, L_000001fb04685cd0;  1 drivers
L_000001fb046865b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb0467edd0_0 .net *"_ivl_3", 30 0, L_000001fb046865b0;  1 drivers
L_000001fb046865f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb0467da70_0 .net/2u *"_ivl_4", 31 0, L_000001fb046865f8;  1 drivers
v000001fb0467efb0_0 .net *"_ivl_6", 0 0, L_000001fb04685730;  1 drivers
v000001fb0467df70_0 .net "data0_i", 31 0, L_000001fb046848d0;  alias, 1 drivers
v000001fb0467d930_0 .net "data1_i", 31 0, L_000001fb04684970;  alias, 1 drivers
v000001fb0467f230_0 .net "data_o", 31 0, L_000001fb04685d70;  alias, 1 drivers
v000001fb0467f0f0_0 .net "select_i", 0 0, L_000001fb04684510;  alias, 1 drivers
L_000001fb04685cd0 .concat [ 1 31 0 0], L_000001fb04684510, L_000001fb046865b0;
L_000001fb04685730 .cmp/eq 32, L_000001fb04685cd0, L_000001fb046865f8;
L_000001fb04685d70 .functor MUXZ 32, L_000001fb04684970, L_000001fb046848d0, L_000001fb04685730, C4<>;
S_000001fb0467f990 .scope module, "MUX_control" "MUX_2to1" 3 149, 16 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001fb0467f2d0_0 .net *"_ivl_0", 31 0, L_000001fb04685550;  1 drivers
L_000001fb04686688 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb046812b0_0 .net *"_ivl_3", 30 0, L_000001fb04686688;  1 drivers
L_000001fb046866d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb04681170_0 .net/2u *"_ivl_4", 31 0, L_000001fb046866d0;  1 drivers
v000001fb04681b70_0 .net *"_ivl_6", 0 0, L_000001fb04684dd0;  1 drivers
L_000001fb04686718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb04680ef0_0 .net "data0_i", 31 0, L_000001fb04686718;  1 drivers
v000001fb04680630_0 .net "data1_i", 31 0, L_000001fb04684c90;  1 drivers
v000001fb046804f0_0 .net "data_o", 31 0, L_000001fb04684790;  1 drivers
v000001fb04680bd0_0 .net "select_i", 0 0, v000001fb0466fa40_0;  alias, 1 drivers
L_000001fb04685550 .concat [ 1 31 0 0], v000001fb0466fa40_0, L_000001fb04686688;
L_000001fb04684dd0 .cmp/eq 32, L_000001fb04685550, L_000001fb046866d0;
L_000001fb04684790 .functor MUXZ 32, L_000001fb04684c90, L_000001fb04686718, L_000001fb04684dd0, C4<>;
S_000001fb04680160 .scope module, "PC" "ProgramCounter" 3 107, 18 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v000001fb04681e90_0 .net "PCWrite", 0 0, v000001fb04670120_0;  alias, 1 drivers
v000001fb046813f0_0 .net "clk_i", 0 0, v000001fb04684ab0_0;  alias, 1 drivers
v000001fb04680c70_0 .net "pc_i", 31 0, L_000001fb04685d70;  alias, 1 drivers
v000001fb04681670_0 .var "pc_o", 31 0;
v000001fb04680b30_0 .net "rst_i", 0 0, v000001fb04685230_0;  alias, 1 drivers
S_000001fb0467fcb0 .scope module, "PC_plus_4_Adder" "Adder" 3 95, 5 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000001fb04680d10_0 .net "src1_i", 31 0, v000001fb04681670_0;  alias, 1 drivers
v000001fb046815d0_0 .net "src2_i", 31 0, L_000001fb046864d8;  alias, 1 drivers
v000001fb04680db0_0 .net "sum_o", 31 0, L_000001fb046848d0;  alias, 1 drivers
L_000001fb046848d0 .arith/sum 32, v000001fb04681670_0, L_000001fb046864d8;
S_000001fb0467fe40 .scope module, "RF" "Reg_File" 3 171, 19 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_000001fb0421fae0 .functor BUFZ 32, L_000001fb04684e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb0421fa70 .functor BUFZ 32, L_000001fb04684fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb04680e50_0 .net "RDaddr_i", 4 0, v000001fb0466d600_0;  alias, 1 drivers
v000001fb04681530_0 .net "RDdata_i", 31 0, v000001fb0467d7f0_0;  alias, 1 drivers
v000001fb046806d0_0 .net "RSaddr_i", 4 0, L_000001fb04686090;  1 drivers
v000001fb04680590_0 .net "RSdata_o", 31 0, L_000001fb0421fae0;  alias, 1 drivers
v000001fb046817b0_0 .net "RTaddr_i", 4 0, L_000001fb04685370;  1 drivers
v000001fb04680f90_0 .net "RTdata_o", 31 0, L_000001fb0421fa70;  alias, 1 drivers
v000001fb04682250_0 .net "RegWrite_i", 0 0, L_000001fb046861d0;  1 drivers
v000001fb04681c10 .array/s "Reg_File", 31 0, 31 0;
v000001fb046821b0_0 .net *"_ivl_0", 31 0, L_000001fb04684e70;  1 drivers
v000001fb04681cb0_0 .net *"_ivl_10", 6 0, L_000001fb04685ff0;  1 drivers
L_000001fb046867f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb04682070_0 .net *"_ivl_13", 1 0, L_000001fb046867f0;  1 drivers
v000001fb04681350_0 .net *"_ivl_2", 6 0, L_000001fb04686130;  1 drivers
L_000001fb046867a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb04680770_0 .net *"_ivl_5", 1 0, L_000001fb046867a8;  1 drivers
v000001fb04681ad0_0 .net *"_ivl_8", 31 0, L_000001fb04684fb0;  1 drivers
v000001fb04680810_0 .net "clk_i", 0 0, v000001fb04684ab0_0;  alias, 1 drivers
v000001fb04681490_0 .net "rst_i", 0 0, v000001fb04685230_0;  alias, 1 drivers
E_000001fb045f49b0 .event negedge, v000001fb0466c660_0;
L_000001fb04684e70 .array/port v000001fb04681c10, L_000001fb04686130;
L_000001fb04686130 .concat [ 5 2 0 0], L_000001fb04686090, L_000001fb046867a8;
L_000001fb04684fb0 .array/port v000001fb04681c10, L_000001fb04685ff0;
L_000001fb04685ff0 .concat [ 5 2 0 0], L_000001fb04685370, L_000001fb046867f0;
S_000001fb0467ffd0 .scope module, "SL1" "Shift_Left_1" 3 188, 20 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000001fb04681850_0 .net *"_ivl_2", 30 0, L_000001fb046863b0;  1 drivers
L_000001fb04686838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb046808b0_0 .net *"_ivl_4", 0 0, L_000001fb04686838;  1 drivers
v000001fb046818f0_0 .net "data_i", 31 0, v000001fb0467d9d0_0;  alias, 1 drivers
v000001fb04681030_0 .net "data_o", 31 0, L_000001fb04684650;  alias, 1 drivers
L_000001fb046863b0 .part v000001fb0467d9d0_0, 0, 31;
L_000001fb04684650 .concat [ 1 31 0 0], L_000001fb04686838, L_000001fb046863b0;
S_000001fb046802f0 .scope module, "alu" "alu" 3 266, 21 3 0, S_000001fb0461fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 4 "ALU_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "Zero";
v000001fb046810d0_0 .net "ALU_control", 3 0, v000001fb045c6780_0;  alias, 1 drivers
v000001fb04681210_0 .net "Zero", 0 0, L_000001fb046de730;  alias, 1 drivers
L_000001fb04686910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb04681fd0_0 .net/2u *"_ivl_0", 31 0, L_000001fb04686910;  1 drivers
v000001fb04681990_0 .net *"_ivl_2", 0 0, L_000001fb046dff90;  1 drivers
L_000001fb04686958 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fb04681a30_0 .net/2s *"_ivl_4", 1 0, L_000001fb04686958;  1 drivers
L_000001fb046869a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb04681d50_0 .net/2s *"_ivl_6", 1 0, L_000001fb046869a0;  1 drivers
v000001fb04680950_0 .net *"_ivl_8", 1 0, L_000001fb046e0b70;  1 drivers
v000001fb046809f0_0 .var "result", 31 0;
v000001fb04681df0_0 .net "rst_n", 0 0, v000001fb04685230_0;  alias, 1 drivers
v000001fb04681f30_0 .net "src1", 31 0, v000001fb0467d6b0_0;  alias, 1 drivers
v000001fb04682110_0 .net "src2", 31 0, v000001fb0467de30_0;  alias, 1 drivers
E_000001fb045f4930 .event anyedge, v000001fb045c6780_0, v000001fb0467d6b0_0, v000001fb0466d7e0_0;
L_000001fb046dff90 .cmp/eq 32, v000001fb046809f0_0, L_000001fb04686910;
L_000001fb046e0b70 .functor MUXZ 2, L_000001fb046869a0, L_000001fb04686958, L_000001fb046dff90, C4<>;
L_000001fb046de730 .part L_000001fb046e0b70, 0, 1;
    .scope S_000001fb04680160;
T_0 ;
    %wait E_000001fb045ef730;
    %load/vec4 v000001fb04680b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb04681670_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fb04681e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001fb04680c70_0;
    %assign/vec4 v000001fb04681670_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fb041eb7c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb0466f900_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001fb0466f900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001fb0466f900_0;
    %store/vec4a v000001fb0467e790, 4, 0;
    %load/vec4 v000001fb0466f900_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb0466f900_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data1.txt", v000001fb0467e790 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001fb041f7470;
T_2 ;
    %wait E_000001fb045ef730;
    %load/vec4 v000001fb04671200_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000001fb04670bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001fb046710c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb04670800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb04671160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fb0466f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001fb04670e40_0;
    %assign/vec4 v000001fb046710c0_0, 0;
    %load/vec4 v000001fb04670760_0;
    %assign/vec4 v000001fb04670800_0, 0;
    %load/vec4 v000001fb0466f540_0;
    %assign/vec4 v000001fb04671160_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fb041f7980;
T_3 ;
    %wait E_000001fb045f1f70;
    %load/vec4 v000001fb04670260_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fb04670f80_0;
    %load/vec4 v000001fb0466ffe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fb04670f80_0;
    %load/vec4 v000001fb0466f4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb04670120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466fa40_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb04670120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466fcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466fa40_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fb041ffb80;
T_4 ;
    %wait E_000001fb045ef470;
    %load/vec4 v000001fb0466cfc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 32;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 32;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 32;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 32;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 32;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 32;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466d060_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466cf20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466c700_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466cb60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001fb0466d420_0, 0, 2;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cb60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fb0466d420_0, 0, 2;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466c700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466cb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fb0466d420_0, 0, 2;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466c700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466cb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fb0466d420_0, 0, 2;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466d060_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466cf20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466c700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466cb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fb0466d420_0, 0, 2;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466d060_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466cf20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cb60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fb0466d420_0, 0, 2;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466d060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466cf20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466c700_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466cb60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001fb0466d420_0, 0, 2;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466cde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466d060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0466cf20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466ce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0466c700_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001fb0466cb60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001fb0466d420_0, 0, 2;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001fb0467fe40;
T_5 ;
    %wait E_000001fb045f49b0;
    %load/vec4 v000001fb04681490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fb04682250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001fb04681530_0;
    %load/vec4 v000001fb04680e50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001fb04680e50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fb04681c10, 4;
    %load/vec4 v000001fb04680e50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb04681c10, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fb041eb950;
T_6 ;
    %wait E_000001fb045f2db0;
    %load/vec4 v000001fb0467f050_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb0467d9d0_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fb0467d9d0_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fb0467d9d0_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fb0467d9d0_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fb0467d9d0_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001fb0467d9d0_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fb0467e0b0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001fb0467d9d0_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fb041f7170;
T_7 ;
    %wait E_000001fb045f0b70;
    %load/vec4 v000001fb046704e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb04670b20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fb04670620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fb0466fb80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fb0466fae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb04670940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb0466f9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb04670da0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb04670580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fb0466fea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb04670440_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fb0466f5e0_0;
    %assign/vec4 v000001fb04670b20_0, 0;
    %load/vec4 v000001fb0466fd60_0;
    %assign/vec4 v000001fb04670620_0, 0;
    %load/vec4 v000001fb0466ff40_0;
    %assign/vec4 v000001fb0466fb80_0, 0;
    %load/vec4 v000001fb0466fe00_0;
    %assign/vec4 v000001fb0466fae0_0, 0;
    %load/vec4 v000001fb04670d00_0;
    %assign/vec4 v000001fb04670940_0, 0;
    %load/vec4 v000001fb046706c0_0;
    %assign/vec4 v000001fb0466f9a0_0, 0;
    %load/vec4 v000001fb04671020_0;
    %assign/vec4 v000001fb04670da0_0, 0;
    %load/vec4 v000001fb046701c0_0;
    %assign/vec4 v000001fb04670580_0, 0;
    %load/vec4 v000001fb04670080_0;
    %assign/vec4 v000001fb0466fea0_0, 0;
    %load/vec4 v000001fb04670300_0;
    %assign/vec4 v000001fb04670440_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fb041f77f0;
T_8 ;
    %wait E_000001fb045f10b0;
    %load/vec4 v000001fb0466e280_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fb0466fc20_0;
    %load/vec4 v000001fb0466d920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fb0466d920_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fb04671340_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fb04670a80_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fb0466fc20_0;
    %load/vec4 v000001fb04670ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fb04671340_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fb04671340_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %load/vec4 v000001fb0466e280_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fb046703a0_0;
    %load/vec4 v000001fb0466d920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fb0466d920_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fb04670c60_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001fb04670a80_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fb046703a0_0;
    %load/vec4 v000001fb04670ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fb04670c60_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fb04670c60_0, 0, 2;
T_8.7 ;
T_8.5 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001fb041e3520;
T_9 ;
    %wait E_000001fb045f2df0;
    %load/vec4 v000001fb0467ded0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001fb0467dcf0_0;
    %store/vec4 v000001fb0467d6b0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fb0467ded0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001fb0467dc50_0;
    %store/vec4 v000001fb0467d6b0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001fb0467ded0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v000001fb0467e970_0;
    %store/vec4 v000001fb0467d6b0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb0467d6b0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001fb041dd3e0;
T_10 ;
    %wait E_000001fb045f4370;
    %load/vec4 v000001fb0467ec90_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001fb0467e330_0;
    %store/vec4 v000001fb0467de30_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fb0467ec90_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001fb0467dd90_0;
    %store/vec4 v000001fb0467de30_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001fb0467ec90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001fb0467e3d0_0;
    %store/vec4 v000001fb0467de30_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb0467de30_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fb04196150;
T_11 ;
    %wait E_000001fb045eed30;
    %load/vec4 v000001fb045c68c0_0;
    %dup/vec4;
    %pushi/vec4 0, 60, 6;
    %cmp/z;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 60, 6;
    %cmp/z;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/z;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/z;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/z;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/z;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/z;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/z;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001fb045c6780_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001fb046802f0;
T_12 ;
    %wait E_000001fb045f4930;
    %load/vec4 v000001fb046810d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/z;
    %jmp/1 T_12.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_12.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/z;
    %jmp/1 T_12.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/z;
    %jmp/1 T_12.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/z;
    %jmp/1 T_12.4, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/z;
    %jmp/1 T_12.5, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/z;
    %jmp/1 T_12.6, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_12.7, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/z;
    %jmp/1 T_12.8, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/z;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.0 ;
    %load/vec4 v000001fb04681f30_0;
    %load/vec4 v000001fb04682110_0;
    %and;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.1 ;
    %load/vec4 v000001fb04681f30_0;
    %load/vec4 v000001fb04682110_0;
    %or;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v000001fb04681f30_0;
    %load/vec4 v000001fb04682110_0;
    %add;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v000001fb04681f30_0;
    %load/vec4 v000001fb04682110_0;
    %sub;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v000001fb04681f30_0;
    %load/vec4 v000001fb04682110_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v000001fb04681f30_0;
    %load/vec4 v000001fb04682110_0;
    %nor;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v000001fb04681f30_0;
    %load/vec4 v000001fb04682110_0;
    %nand;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v000001fb04681f30_0;
    %ix/getv 4, v000001fb04682110_0;
    %shiftr 4;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v000001fb04681f30_0;
    %ix/getv 4, v000001fb04682110_0;
    %shiftl 4;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v000001fb04681f30_0;
    %load/vec4 v000001fb04682110_0;
    %xor;
    %store/vec4 v000001fb046809f0_0, 0, 32;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001fb041ffd10;
T_13 ;
    %wait E_000001fb045f0b70;
    %load/vec4 v000001fb0466d380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb0466ca20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fb0466c840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fb0466d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb0466dba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb0466c7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb0466d9c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fb0466d600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb0466d740_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001fb0466c480_0;
    %assign/vec4 v000001fb0466ca20_0, 0;
    %load/vec4 v000001fb0466d4c0_0;
    %assign/vec4 v000001fb0466c840_0, 0;
    %load/vec4 v000001fb0466d100_0;
    %assign/vec4 v000001fb0466d1a0_0, 0;
    %load/vec4 v000001fb0466da60_0;
    %assign/vec4 v000001fb0466dba0_0, 0;
    %load/vec4 v000001fb0466d240_0;
    %assign/vec4 v000001fb0466c7a0_0, 0;
    %load/vec4 v000001fb0466d7e0_0;
    %assign/vec4 v000001fb0466d9c0_0, 0;
    %load/vec4 v000001fb0466c980_0;
    %assign/vec4 v000001fb0466d600_0, 0;
    %load/vec4 v000001fb0466e1e0_0;
    %assign/vec4 v000001fb0466d740_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001fb04196470;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb0466e0a0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001fb0466e0a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001fb0466e0a0_0;
    %store/vec4a v000001fb045c7860, 4, 0;
    %load/vec4 v000001fb0466e0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb0466e0a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fb045c7860, 4, 0;
    %end;
    .thread T_14;
    .scope S_000001fb04196470;
T_15 ;
    %wait E_000001fb045ef730;
    %load/vec4 v000001fb045c5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001fb0466d880_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001fb0466dc40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb045c7860, 0, 4;
    %load/vec4 v000001fb0466d880_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001fb0466dc40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb045c7860, 0, 4;
    %load/vec4 v000001fb0466d880_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001fb0466dc40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb045c7860, 0, 4;
    %load/vec4 v000001fb0466d880_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001fb0466dc40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb045c7860, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001fb041ebae0;
T_16 ;
    %wait E_000001fb045f0b70;
    %load/vec4 v000001fb0467ef10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fb0467e150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb0467f190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb0467f370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fb0467e8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb0467ebf0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001fb0467e6f0_0;
    %assign/vec4 v000001fb0467e150_0, 0;
    %load/vec4 v000001fb0467db10_0;
    %assign/vec4 v000001fb0467f190_0, 0;
    %load/vec4 v000001fb0467ea10_0;
    %assign/vec4 v000001fb0467f370_0, 0;
    %load/vec4 v000001fb0467d610_0;
    %assign/vec4 v000001fb0467e8d0_0, 0;
    %load/vec4 v000001fb0467e510_0;
    %assign/vec4 v000001fb0467ebf0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001fb0467f670;
T_17 ;
    %wait E_000001fb045f44f0;
    %load/vec4 v000001fb0467ed30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000001fb0467e470_0;
    %store/vec4 v000001fb0467d7f0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001fb0467ed30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v000001fb0467d750_0;
    %store/vec4 v000001fb0467d7f0_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001fb0467ed30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v000001fb0467eab0_0;
    %store/vec4 v000001fb0467d7f0_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb0467d7f0_0, 0, 32;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001fb0461f9f0;
T_18 ;
    %delay 25000, 0;
    %load/vec4 v000001fb04684ab0_0;
    %inv;
    %store/vec4 v000001fb04684ab0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_000001fb0461f9f0;
T_19 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fb0461f9f0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001fb0461f9f0;
T_20 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v000001fb04684bf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb04684ab0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb04685c30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb04685230_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb04685230_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v000001fb04684bf0_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001fb0461f9f0;
T_21 ;
    %wait E_000001fb045ef730;
    %load/vec4 v000001fb04685c30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb04685c30_0, 0, 32;
    %load/vec4 v000001fb04685c30_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v000001fb04681670_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001fb0466cca0_0, v000001fb0466cca0_1, v000001fb0466cca0_2, v000001fb0466cca0_3, v000001fb0466cca0_4, v000001fb0466cca0_5, v000001fb0466cca0_6, v000001fb0466cca0_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001fb0466cca0_8, v000001fb0466cca0_9, v000001fb0466cca0_10, v000001fb0466cca0_11, v000001fb0466cca0_12, v000001fb0466cca0_13, v000001fb0466cca0_14, v000001fb0466cca0_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001fb0466cca0_16, v000001fb0466cca0_17, v000001fb0466cca0_18, v000001fb0466cca0_19, v000001fb0466cca0_20, v000001fb0466cca0_21, v000001fb0466cca0_22, v000001fb0466cca0_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v000001fb0466cca0_24, v000001fb0466cca0_25, v000001fb0466cca0_26, v000001fb0466cca0_27, v000001fb0466cca0_28, v000001fb0466cca0_29, v000001fb0466cca0_30, v000001fb0466cca0_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v000001fb04681c10, 0>, &A<v000001fb04681c10, 1>, &A<v000001fb04681c10, 2>, &A<v000001fb04681c10, 3>, &A<v000001fb04681c10, 4>, &A<v000001fb04681c10, 5>, &A<v000001fb04681c10, 6>, &A<v000001fb04681c10, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v000001fb04681c10, 8>, &A<v000001fb04681c10, 9>, &A<v000001fb04681c10, 10>, &A<v000001fb04681c10, 11>, &A<v000001fb04681c10, 12>, &A<v000001fb04681c10, 13>, &A<v000001fb04681c10, 14>, &A<v000001fb04681c10, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v000001fb04681c10, 16>, &A<v000001fb04681c10, 17>, &A<v000001fb04681c10, 18>, &A<v000001fb04681c10, 19>, &A<v000001fb04681c10, 20>, &A<v000001fb04681c10, 21>, &A<v000001fb04681c10, 22>, &A<v000001fb04681c10, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v000001fb04681c10, 24>, &A<v000001fb04681c10, 25>, &A<v000001fb04681c10, 26>, &A<v000001fb04681c10, 27>, &A<v000001fb04681c10, 28>, &A<v000001fb04681c10, 29>, &A<v000001fb04681c10, 30>, &A<v000001fb04681c10, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v000001fb04684bf0_0, "PC = %d\012", v000001fb04681670_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v000001fb04684bf0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001fb0466cca0_0, v000001fb0466cca0_1, v000001fb0466cca0_2, v000001fb0466cca0_3, v000001fb0466cca0_4, v000001fb0466cca0_5, v000001fb0466cca0_6, v000001fb0466cca0_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v000001fb04684bf0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001fb0466cca0_8, v000001fb0466cca0_9, v000001fb0466cca0_10, v000001fb0466cca0_11, v000001fb0466cca0_12, v000001fb0466cca0_13, v000001fb0466cca0_14, v000001fb0466cca0_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v000001fb04684bf0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001fb0466cca0_16, v000001fb0466cca0_17, v000001fb0466cca0_18, v000001fb0466cca0_19, v000001fb0466cca0_20, v000001fb0466cca0_21, v000001fb0466cca0_22, v000001fb0466cca0_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v000001fb04684bf0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v000001fb0466cca0_24, v000001fb0466cca0_25, v000001fb0466cca0_26, v000001fb0466cca0_27, v000001fb0466cca0_28, v000001fb0466cca0_29, v000001fb0466cca0_30, v000001fb0466cca0_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v000001fb04684bf0_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v000001fb04684bf0_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v000001fb04681c10, 0>, &A<v000001fb04681c10, 1>, &A<v000001fb04681c10, 2>, &A<v000001fb04681c10, 3>, &A<v000001fb04681c10, 4>, &A<v000001fb04681c10, 5>, &A<v000001fb04681c10, 6>, &A<v000001fb04681c10, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v000001fb04684bf0_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v000001fb04681c10, 8>, &A<v000001fb04681c10, 9>, &A<v000001fb04681c10, 10>, &A<v000001fb04681c10, 11>, &A<v000001fb04681c10, 12>, &A<v000001fb04681c10, 13>, &A<v000001fb04681c10, 14>, &A<v000001fb04681c10, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v000001fb04684bf0_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v000001fb04681c10, 16>, &A<v000001fb04681c10, 17>, &A<v000001fb04681c10, 18>, &A<v000001fb04681c10, 19>, &A<v000001fb04681c10, 20>, &A<v000001fb04681c10, 21>, &A<v000001fb04681c10, 22>, &A<v000001fb04681c10, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v000001fb04684bf0_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v000001fb04681c10, 24>, &A<v000001fb04681c10, 25>, &A<v000001fb04681c10, 26>, &A<v000001fb04681c10, 27>, &A<v000001fb04681c10, 28>, &A<v000001fb04681c10, 29>, &A<v000001fb04681c10, 30>, &A<v000001fb04681c10, 31> {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
