

================================================================
== Vivado HLS Report for 'Duplicate219'
================================================================
* Date:           Sat Jun  4 16:23:41 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.676|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1026401|    1|  1026401|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  1026400| 3 ~ 1283 |          -|          -|  0 ~ 800 |    no    |
        | + loop_width  |    0|     1280|         2|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     128|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     114|    -|
|Register         |        -|      -|     176|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     176|     242|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_123_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_134_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond8_i_fu_118_p2             |   icmp   |      0|  0|  20|          32|          32|
    |exitcond_i_fu_129_p2              |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 128|         134|          72|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |dst1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |dst2_data_stream_V        |   9|          2|    8|         16|
    |src_cols_V_blk_n          |   9|          2|    1|          2|
    |src_data_stream_V_blk_n   |   9|          2|    1|          2|
    |src_rows_V_blk_n          |   9|          2|    1|          2|
    |t_V_4_reg_107             |   9|          2|   32|         64|
    |t_V_reg_96                |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 114|         24|   79|        162|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_145           |  32|   0|   32|          0|
    |dst2_data_stream_V_preg  |   8|   0|    8|          0|
    |exitcond_i_reg_159       |   1|   0|    1|          0|
    |i_V_reg_154              |  32|   0|   32|          0|
    |rows_V_reg_140           |  32|   0|   32|          0|
    |t_V_4_reg_107            |  32|   0|   32|          0|
    |t_V_reg_96               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 176|   0|  176|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    Duplicate219    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    Duplicate219    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    Duplicate219    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    Duplicate219    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    Duplicate219    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    Duplicate219    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    Duplicate219    | return value |
|src_rows_V_dout            |  in |   32|   ap_fifo  |     src_rows_V     |    pointer   |
|src_rows_V_empty_n         |  in |    1|   ap_fifo  |     src_rows_V     |    pointer   |
|src_rows_V_read            | out |    1|   ap_fifo  |     src_rows_V     |    pointer   |
|src_cols_V_dout            |  in |   32|   ap_fifo  |     src_cols_V     |    pointer   |
|src_cols_V_empty_n         |  in |    1|   ap_fifo  |     src_cols_V     |    pointer   |
|src_cols_V_read            | out |    1|   ap_fifo  |     src_cols_V     |    pointer   |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  |  src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  |  src_data_stream_V |    pointer   |
|dst1_data_stream_V_din     | out |    8|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_full_n  |  in |    1|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_write   | out |    1|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst2_data_stream_V         | out |    8|   ap_vld   | dst2_data_stream_V |    pointer   |
|dst2_data_stream_V_ap_vld  | out |    1|   ap_vld   | dst2_data_stream_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

