
GEI1049_Projet_session.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c084  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003db0  0800c258  0800c258  0000d258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010008  08010008  00012208  2**0
                  CONTENTS
  4 .ARM          00000008  08010008  08010008  00011008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010010  08010010  00012208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010010  08010010  00011010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010014  08010014  00011014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08010018  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  20000208  08010220  00012208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000062c  08010220  0001262c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012208  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017543  00000000  00000000  00012238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b56  00000000  00000000  0002977b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  0002d2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000101d  00000000  00000000  0002e7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a44  00000000  00000000  0002f7e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e8fc  00000000  00000000  00056229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8a6e  00000000  00000000  00074b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014d593  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b44  00000000  00000000  0014d5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0015411c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000208 	.word	0x20000208
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c23c 	.word	0x0800c23c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000020c 	.word	0x2000020c
 800020c:	0800c23c 	.word	0x0800c23c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <Get_Mode>:
int save[4] = {0, 0, 0, 0};
float RATIO = 0;
float CLOCKWISE_FACTOR = 0;
float COUNTER_CLW_FACTOR = 0;

int Get_Mode(int MSB_state, int LSB_state) {
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
	static const int id_lookup[4] = {MANUAL_MODE, CIRCLE_MODE,  BACK_FORTH_MODE, SQUARE_MODE};
	int bin = ((MSB_state & 1) << 1) | (LSB_state & 1);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	f003 0202 	and.w	r2, r3, #2
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	4313      	orrs	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
	return id_lookup[bin];
 8001040:	4a04      	ldr	r2, [pc, #16]	@ (8001054 <Get_Mode+0x30>)
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	0800c644 	.word	0x0800c644

08001058 <Get_Mode_String>:

char* Get_Mode_String() {
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
	const size_t buffer_size = 8;
 800105e:	2308      	movs	r3, #8
 8001060:	603b      	str	r3, [r7, #0]
	char* str = malloc(buffer_size);
 8001062:	6838      	ldr	r0, [r7, #0]
 8001064:	f006 fd08 	bl	8007a78 <malloc>
 8001068:	4603      	mov	r3, r0
 800106a:	607b      	str	r3, [r7, #4]
	switch(curr_mode) {
 800106c:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <Get_Mode_String+0x5c>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b03      	cmp	r3, #3
 8001072:	d817      	bhi.n	80010a4 <Get_Mode_String+0x4c>
 8001074:	a201      	add	r2, pc, #4	@ (adr r2, 800107c <Get_Mode_String+0x24>)
 8001076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800107a:	bf00      	nop
 800107c:	0800108d 	.word	0x0800108d
 8001080:	08001093 	.word	0x08001093
 8001084:	08001099 	.word	0x08001099
 8001088:	0800109f 	.word	0x0800109f
		case MANUAL_MODE:
			str = "MANUAL";
 800108c:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <Get_Mode_String+0x60>)
 800108e:	607b      	str	r3, [r7, #4]
			break;
 8001090:	e00b      	b.n	80010aa <Get_Mode_String+0x52>
		case CIRCLE_MODE:
			str = "CIRCLE";
 8001092:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <Get_Mode_String+0x64>)
 8001094:	607b      	str	r3, [r7, #4]
			break;
 8001096:	e008      	b.n	80010aa <Get_Mode_String+0x52>
		case BACK_FORTH_MODE:
			str = "LINE";
 8001098:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <Get_Mode_String+0x68>)
 800109a:	607b      	str	r3, [r7, #4]
			break;
 800109c:	e005      	b.n	80010aa <Get_Mode_String+0x52>
		case SQUARE_MODE:
			str = "SQUARE";
 800109e:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <Get_Mode_String+0x6c>)
 80010a0:	607b      	str	r3, [r7, #4]
			break;
 80010a2:	e002      	b.n	80010aa <Get_Mode_String+0x52>
		default:
			str = "ERROR";
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <Get_Mode_String+0x70>)
 80010a6:	607b      	str	r3, [r7, #4]
			break;
 80010a8:	bf00      	nop
	}
	return str;
 80010aa:	687b      	ldr	r3, [r7, #4]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000226 	.word	0x20000226
 80010b8:	0800c258 	.word	0x0800c258
 80010bc:	0800c260 	.word	0x0800c260
 80010c0:	0800c268 	.word	0x0800c268
 80010c4:	0800c270 	.word	0x0800c270
 80010c8:	0800c278 	.word	0x0800c278

080010cc <Auto_Angle>:

void Auto_Angle(float value) {
 80010cc:	b5b0      	push	{r4, r5, r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	ed87 0a01 	vstr	s0, [r7, #4]
	// Initial setup
	if(timer_count == 0) {
 80010d6:	4b49      	ldr	r3, [pc, #292]	@ (80011fc <Auto_Angle+0x130>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d16e      	bne.n	80011bc <Auto_Angle+0xf0>
		LCD_Manuel(0);
 80010de:	2000      	movs	r0, #0
 80010e0:	f001 fe62 	bl	8002da8 <LCD_Manuel>
		LCD_Mode();
 80010e4:	f001 feae 	bl	8002e44 <LCD_Mode>

		// Calculate the duration for the turn
		turning_time = fabs(value) * TRACK_WIDTH;
 80010e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80010ec:	eef0 7ae7 	vabs.f32	s15, s15
 80010f0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001200 <Auto_Angle+0x134>
 80010f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010f8:	4b42      	ldr	r3, [pc, #264]	@ (8001204 <Auto_Angle+0x138>)
 80010fa:	edc3 7a00 	vstr	s15, [r3]

		// Determine direction of turn
		if (value > 0) {
 80010fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001102:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110a:	dd25      	ble.n	8001158 <Auto_Angle+0x8c>
			turning_time /= (360.0 * CLOCKWISE_FACTOR);
 800110c:	4b3d      	ldr	r3, [pc, #244]	@ (8001204 <Auto_Angle+0x138>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fa39 	bl	8000588 <__aeabi_f2d>
 8001116:	4604      	mov	r4, r0
 8001118:	460d      	mov	r5, r1
 800111a:	4b3b      	ldr	r3, [pc, #236]	@ (8001208 <Auto_Angle+0x13c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fa32 	bl	8000588 <__aeabi_f2d>
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	4b38      	ldr	r3, [pc, #224]	@ (800120c <Auto_Angle+0x140>)
 800112a:	f7ff fa85 	bl	8000638 <__aeabi_dmul>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4620      	mov	r0, r4
 8001134:	4629      	mov	r1, r5
 8001136:	f7ff fba9 	bl	800088c <__aeabi_ddiv>
 800113a:	4602      	mov	r2, r0
 800113c:	460b      	mov	r3, r1
 800113e:	4610      	mov	r0, r2
 8001140:	4619      	mov	r1, r3
 8001142:	f7ff fd71 	bl	8000c28 <__aeabi_d2f>
 8001146:	4603      	mov	r3, r0
 8001148:	4a2e      	ldr	r2, [pc, #184]	@ (8001204 <Auto_Angle+0x138>)
 800114a:	6013      	str	r3, [r2, #0]
			Droite(BASE_SPEED, &htim3);
 800114c:	4930      	ldr	r1, [pc, #192]	@ (8001210 <Auto_Angle+0x144>)
 800114e:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8001152:	f000 fb51 	bl	80017f8 <Droite>
 8001156:	e024      	b.n	80011a2 <Auto_Angle+0xd6>
		}
		else {
			turning_time /= (360.0 * COUNTER_CLW_FACTOR);
 8001158:	4b2a      	ldr	r3, [pc, #168]	@ (8001204 <Auto_Angle+0x138>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fa13 	bl	8000588 <__aeabi_f2d>
 8001162:	4604      	mov	r4, r0
 8001164:	460d      	mov	r5, r1
 8001166:	4b2b      	ldr	r3, [pc, #172]	@ (8001214 <Auto_Angle+0x148>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fa0c 	bl	8000588 <__aeabi_f2d>
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	4b25      	ldr	r3, [pc, #148]	@ (800120c <Auto_Angle+0x140>)
 8001176:	f7ff fa5f 	bl	8000638 <__aeabi_dmul>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4620      	mov	r0, r4
 8001180:	4629      	mov	r1, r5
 8001182:	f7ff fb83 	bl	800088c <__aeabi_ddiv>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4610      	mov	r0, r2
 800118c:	4619      	mov	r1, r3
 800118e:	f7ff fd4b 	bl	8000c28 <__aeabi_d2f>
 8001192:	4603      	mov	r3, r0
 8001194:	4a1b      	ldr	r2, [pc, #108]	@ (8001204 <Auto_Angle+0x138>)
 8001196:	6013      	str	r3, [r2, #0]
			Gauche(BASE_SPEED, &htim3);
 8001198:	491d      	ldr	r1, [pc, #116]	@ (8001210 <Auto_Angle+0x144>)
 800119a:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 800119e:	f000 fb8b 	bl	80018b8 <Gauche>
		}

		// Convert turning time in s
		turning_time *= 1e6;
 80011a2:	4b18      	ldr	r3, [pc, #96]	@ (8001204 <Auto_Angle+0x138>)
 80011a4:	edd3 7a00 	vldr	s15, [r3]
 80011a8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001218 <Auto_Angle+0x14c>
 80011ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b0:	4b14      	ldr	r3, [pc, #80]	@ (8001204 <Auto_Angle+0x138>)
 80011b2:	edc3 7a00 	vstr	s15, [r3]

		// Start timer
	    HAL_TIM_Base_Start_IT(&htim7);
 80011b6:	4819      	ldr	r0, [pc, #100]	@ (800121c <Auto_Angle+0x150>)
 80011b8:	f004 fc3e 	bl	8005a38 <HAL_TIM_Base_Start_IT>
	}

    // Stop when finished
	if(timer_count > (int)turning_time) {
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <Auto_Angle+0x138>)
 80011be:	edd3 7a00 	vldr	s15, [r3]
 80011c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011c6:	ee17 2a90 	vmov	r2, s15
 80011ca:	4b0c      	ldr	r3, [pc, #48]	@ (80011fc <Auto_Angle+0x130>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	da0f      	bge.n	80011f2 <Auto_Angle+0x126>

		// Stop timer
		HAL_TIM_Base_Stop_IT(&htim7);
 80011d2:	4812      	ldr	r0, [pc, #72]	@ (800121c <Auto_Angle+0x150>)
 80011d4:	f004 fca0 	bl	8005b18 <HAL_TIM_Base_Stop_IT>

		// Stop the motors
		Stop(&htim3);
 80011d8:	480d      	ldr	r0, [pc, #52]	@ (8001210 <Auto_Angle+0x144>)
 80011da:	f000 fc2d 	bl	8001a38 <Stop>

		// Reset temporal counter
		timer_count = 0;
 80011de:	4b07      	ldr	r3, [pc, #28]	@ (80011fc <Auto_Angle+0x130>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]

		// Ready for next step
		curr_step++;
 80011e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <Auto_Angle+0x154>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <Auto_Angle+0x154>)
 80011ee:	701a      	strb	r2, [r3, #0]
	}

	return;
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
}
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bdb0      	pop	{r4, r5, r7, pc}
 80011fa:	bf00      	nop
 80011fc:	2000023c 	.word	0x2000023c
 8001200:	43880000 	.word	0x43880000
 8001204:	20000240 	.word	0x20000240
 8001208:	20000258 	.word	0x20000258
 800120c:	40768000 	.word	0x40768000
 8001210:	20000354 	.word	0x20000354
 8001214:	2000025c 	.word	0x2000025c
 8001218:	49742400 	.word	0x49742400
 800121c:	2000042c 	.word	0x2000042c
 8001220:	20000000 	.word	0x20000000
 8001224:	00000000 	.word	0x00000000

08001228 <Auto_Line>:

void Auto_Line(int dist, int min_speed, int max_speed) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b088      	sub	sp, #32
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
    // Constants
    const float accel_fraction = 0.4; // 40% of total time for acceleration
 8001234:	4b70      	ldr	r3, [pc, #448]	@ (80013f8 <Auto_Line+0x1d0>)
 8001236:	61fb      	str	r3, [r7, #28]
    const float decel_fraction = 0.4; // 40% of total time for deceleration
 8001238:	4b6f      	ldr	r3, [pc, #444]	@ (80013f8 <Auto_Line+0x1d0>)
 800123a:	61bb      	str	r3, [r7, #24]

    // Initial setup
    if (timer_count == 0) {
 800123c:	4b6f      	ldr	r3, [pc, #444]	@ (80013fc <Auto_Line+0x1d4>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d16f      	bne.n	8001324 <Auto_Line+0xfc>
    	LCD_Manuel(0);
 8001244:	2000      	movs	r0, #0
 8001246:	f001 fdaf 	bl	8002da8 <LCD_Manuel>
    	LCD_Mode();
 800124a:	f001 fdfb 	bl	8002e44 <LCD_Mode>

    	// Calculate total pulses required
    	float total_pulses = dist / TRACK_RESOLUTION;
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	f7ff f988 	bl	8000564 <__aeabi_i2d>
 8001254:	a364      	add	r3, pc, #400	@ (adr r3, 80013e8 <Auto_Line+0x1c0>)
 8001256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125a:	f7ff fb17 	bl	800088c <__aeabi_ddiv>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4610      	mov	r0, r2
 8001264:	4619      	mov	r1, r3
 8001266:	f7ff fcdf 	bl	8000c28 <__aeabi_d2f>
 800126a:	4603      	mov	r3, r0
 800126c:	617b      	str	r3, [r7, #20]

        // Calculate total time
        turning_time = (min_speed + max_speed) / 2.0;
 800126e:	68ba      	ldr	r2, [r7, #8]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4413      	add	r3, r2
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff f975 	bl	8000564 <__aeabi_i2d>
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001282:	f7ff fb03 	bl	800088c <__aeabi_ddiv>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	4610      	mov	r0, r2
 800128c:	4619      	mov	r1, r3
 800128e:	f7ff fccb 	bl	8000c28 <__aeabi_d2f>
 8001292:	4603      	mov	r3, r0
 8001294:	4a5a      	ldr	r2, [pc, #360]	@ (8001400 <Auto_Line+0x1d8>)
 8001296:	6013      	str	r3, [r2, #0]
        total_time = (int)((total_pulses / turning_time) * 1e7);
 8001298:	4b59      	ldr	r3, [pc, #356]	@ (8001400 <Auto_Line+0x1d8>)
 800129a:	edd3 7a00 	vldr	s15, [r3]
 800129e:	ed97 7a05 	vldr	s14, [r7, #20]
 80012a2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80012a6:	ee16 0a90 	vmov	r0, s13
 80012aa:	f7ff f96d 	bl	8000588 <__aeabi_f2d>
 80012ae:	a350      	add	r3, pc, #320	@ (adr r3, 80013f0 <Auto_Line+0x1c8>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f9c0 	bl	8000638 <__aeabi_dmul>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc6a 	bl	8000b98 <__aeabi_d2iz>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4a4f      	ldr	r2, [pc, #316]	@ (8001404 <Auto_Line+0x1dc>)
 80012c8:	6013      	str	r3, [r2, #0]

        // Calculate time for each phase
        accel_time = (int)(total_time * accel_fraction);
 80012ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001404 <Auto_Line+0x1dc>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80012da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012e2:	ee17 2a90 	vmov	r2, s15
 80012e6:	4b48      	ldr	r3, [pc, #288]	@ (8001408 <Auto_Line+0x1e0>)
 80012e8:	601a      	str	r2, [r3, #0]
        decel_time = (int)(total_time * decel_fraction);
 80012ea:	4b46      	ldr	r3, [pc, #280]	@ (8001404 <Auto_Line+0x1dc>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	ee07 3a90 	vmov	s15, r3
 80012f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80012fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001302:	ee17 2a90 	vmov	r2, s15
 8001306:	4b41      	ldr	r3, [pc, #260]	@ (800140c <Auto_Line+0x1e4>)
 8001308:	601a      	str	r2, [r3, #0]
        mid_time = total_time - accel_time - decel_time;
 800130a:	4b3e      	ldr	r3, [pc, #248]	@ (8001404 <Auto_Line+0x1dc>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	4b3e      	ldr	r3, [pc, #248]	@ (8001408 <Auto_Line+0x1e0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	1ad2      	subs	r2, r2, r3
 8001314:	4b3d      	ldr	r3, [pc, #244]	@ (800140c <Auto_Line+0x1e4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	4a3d      	ldr	r2, [pc, #244]	@ (8001410 <Auto_Line+0x1e8>)
 800131c:	6013      	str	r3, [r2, #0]

        // Start timer
        HAL_TIM_Base_Start_IT(&htim7);
 800131e:	483d      	ldr	r0, [pc, #244]	@ (8001414 <Auto_Line+0x1ec>)
 8001320:	f004 fb8a 	bl	8005a38 <HAL_TIM_Base_Start_IT>
    }

    // Acceleration phase
    if (timer_count < accel_time) {
 8001324:	4b35      	ldr	r3, [pc, #212]	@ (80013fc <Auto_Line+0x1d4>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b37      	ldr	r3, [pc, #220]	@ (8001408 <Auto_Line+0x1e0>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	429a      	cmp	r2, r3
 800132e:	da0f      	bge.n	8001350 <Auto_Line+0x128>
        current_speed = min_speed + (max_speed - min_speed) * timer_count / accel_time;
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	4a31      	ldr	r2, [pc, #196]	@ (80013fc <Auto_Line+0x1d4>)
 8001338:	6812      	ldr	r2, [r2, #0]
 800133a:	fb03 f202 	mul.w	r2, r3, r2
 800133e:	4b32      	ldr	r3, [pc, #200]	@ (8001408 <Auto_Line+0x1e0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	fb92 f2f3 	sdiv	r2, r2, r3
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	4413      	add	r3, r2
 800134a:	4a33      	ldr	r2, [pc, #204]	@ (8001418 <Auto_Line+0x1f0>)
 800134c:	6013      	str	r3, [r2, #0]
 800134e:	e03a      	b.n	80013c6 <Auto_Line+0x19e>
    }

    // Constant speed phase
    else if (timer_count < accel_time + mid_time) {
 8001350:	4b2d      	ldr	r3, [pc, #180]	@ (8001408 <Auto_Line+0x1e0>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b2e      	ldr	r3, [pc, #184]	@ (8001410 <Auto_Line+0x1e8>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	441a      	add	r2, r3
 800135a:	4b28      	ldr	r3, [pc, #160]	@ (80013fc <Auto_Line+0x1d4>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	429a      	cmp	r2, r3
 8001360:	dd03      	ble.n	800136a <Auto_Line+0x142>
        current_speed = max_speed;
 8001362:	4a2d      	ldr	r2, [pc, #180]	@ (8001418 <Auto_Line+0x1f0>)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6013      	str	r3, [r2, #0]
 8001368:	e02d      	b.n	80013c6 <Auto_Line+0x19e>
    }

    // Deceleration phase
    else if (timer_count < total_time) {
 800136a:	4b24      	ldr	r3, [pc, #144]	@ (80013fc <Auto_Line+0x1d4>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	4b25      	ldr	r3, [pc, #148]	@ (8001404 <Auto_Line+0x1dc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	429a      	cmp	r2, r3
 8001374:	da17      	bge.n	80013a6 <Auto_Line+0x17e>
        int decel_time_elapsed = timer_count - (accel_time + mid_time);
 8001376:	4b21      	ldr	r3, [pc, #132]	@ (80013fc <Auto_Line+0x1d4>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	4b23      	ldr	r3, [pc, #140]	@ (8001408 <Auto_Line+0x1e0>)
 800137c:	6819      	ldr	r1, [r3, #0]
 800137e:	4b24      	ldr	r3, [pc, #144]	@ (8001410 <Auto_Line+0x1e8>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	440b      	add	r3, r1
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	613b      	str	r3, [r7, #16]
        current_speed = max_speed - (max_speed - min_speed) * decel_time_elapsed / decel_time;
 8001388:	687a      	ldr	r2, [r7, #4]
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	fb03 f202 	mul.w	r2, r3, r2
 8001394:	4b1d      	ldr	r3, [pc, #116]	@ (800140c <Auto_Line+0x1e4>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	fb92 f3f3 	sdiv	r3, r2, r3
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001418 <Auto_Line+0x1f0>)
 80013a2:	6013      	str	r3, [r2, #0]
 80013a4:	e00f      	b.n	80013c6 <Auto_Line+0x19e>
    }

    // Stop when finished
    else {
        // Stop timer
        HAL_TIM_Base_Stop_IT(&htim7);
 80013a6:	481b      	ldr	r0, [pc, #108]	@ (8001414 <Auto_Line+0x1ec>)
 80013a8:	f004 fbb6 	bl	8005b18 <HAL_TIM_Base_Stop_IT>

        // Stop the motors
        Stop(&htim3);
 80013ac:	481b      	ldr	r0, [pc, #108]	@ (800141c <Auto_Line+0x1f4>)
 80013ae:	f000 fb43 	bl	8001a38 <Stop>

        // Reset temporal counter
        timer_count = 0;
 80013b2:	4b12      	ldr	r3, [pc, #72]	@ (80013fc <Auto_Line+0x1d4>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]

        // Ready for next step
        curr_step++;
 80013b8:	4b19      	ldr	r3, [pc, #100]	@ (8001420 <Auto_Line+0x1f8>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	3301      	adds	r3, #1
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	4b17      	ldr	r3, [pc, #92]	@ (8001420 <Auto_Line+0x1f8>)
 80013c2:	701a      	strb	r2, [r3, #0]

        // Exit
        return;
 80013c4:	e00a      	b.n	80013dc <Auto_Line+0x1b4>
    }

    // Adjust speed every iteration
    if(!pause)
 80013c6:	4b17      	ldr	r3, [pc, #92]	@ (8001424 <Auto_Line+0x1fc>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d105      	bne.n	80013da <Auto_Line+0x1b2>
    	Avancer(current_speed, &htim3);
 80013ce:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <Auto_Line+0x1f0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4912      	ldr	r1, [pc, #72]	@ (800141c <Auto_Line+0x1f4>)
 80013d4:	4618      	mov	r0, r3
 80013d6:	f000 f9af 	bl	8001738 <Avancer>

    return;
 80013da:	bf00      	nop
}
 80013dc:	3720      	adds	r7, #32
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	f3af 8000 	nop.w
 80013e8:	e353f7cf 	.word	0xe353f7cf
 80013ec:	40129ba5 	.word	0x40129ba5
 80013f0:	00000000 	.word	0x00000000
 80013f4:	416312d0 	.word	0x416312d0
 80013f8:	3ecccccd 	.word	0x3ecccccd
 80013fc:	2000023c 	.word	0x2000023c
 8001400:	20000240 	.word	0x20000240
 8001404:	20000228 	.word	0x20000228
 8001408:	2000022c 	.word	0x2000022c
 800140c:	20000230 	.word	0x20000230
 8001410:	20000234 	.word	0x20000234
 8001414:	2000042c 	.word	0x2000042c
 8001418:	20000238 	.word	0x20000238
 800141c:	20000354 	.word	0x20000354
 8001420:	20000000 	.word	0x20000000
 8001424:	20000224 	.word	0x20000224

08001428 <Auto_Circle>:


void Auto_Circle() {
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
	// Initial setup
	if(timer_count == 0) {
 800142e:	4b3a      	ldr	r3, [pc, #232]	@ (8001518 <Auto_Circle+0xf0>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d150      	bne.n	80014d8 <Auto_Circle+0xb0>
		LCD_Manuel(0);
 8001436:	2000      	movs	r0, #0
 8001438:	f001 fcb6 	bl	8002da8 <LCD_Manuel>
		LCD_Mode();
 800143c:	f001 fd02 	bl	8002e44 <LCD_Mode>

		// Calculate total outer wheel distance
		float outer_circumference = (PI*DISTANCE) / TRACK_RESOLUTION;//785
 8001440:	4b36      	ldr	r3, [pc, #216]	@ (800151c <Auto_Circle+0xf4>)
 8001442:	60fb      	str	r3, [r7, #12]
		float inner_circumference = outer_circumference - TRACK_WIDTH;//513
 8001444:	edd7 7a03 	vldr	s15, [r7, #12]
 8001448:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001520 <Auto_Circle+0xf8>
 800144c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001450:	edc7 7a02 	vstr	s15, [r7, #8]

		// Calculate total time
		total_time = (int)((outer_circumference / BASE_SPEED) * 1e7);//17.4s
 8001454:	edd7 7a03 	vldr	s15, [r7, #12]
 8001458:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001524 <Auto_Circle+0xfc>
 800145c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001460:	ee16 0a90 	vmov	r0, s13
 8001464:	f7ff f890 	bl	8000588 <__aeabi_f2d>
 8001468:	a329      	add	r3, pc, #164	@ (adr r3, 8001510 <Auto_Circle+0xe8>)
 800146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146e:	f7ff f8e3 	bl	8000638 <__aeabi_dmul>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	f7ff fb8d 	bl	8000b98 <__aeabi_d2iz>
 800147e:	4603      	mov	r3, r0
 8001480:	4a29      	ldr	r2, [pc, #164]	@ (8001528 <Auto_Circle+0x100>)
 8001482:	6013      	str	r3, [r2, #0]

		// Calculate wheel inner wheel speed
		float factor = RATIO * (inner_circumference / outer_circumference);
 8001484:	edd7 6a02 	vldr	s13, [r7, #8]
 8001488:	edd7 7a03 	vldr	s15, [r7, #12]
 800148c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001490:	4b26      	ldr	r3, [pc, #152]	@ (800152c <Auto_Circle+0x104>)
 8001492:	edd3 7a00 	vldr	s15, [r3]
 8001496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800149a:	edc7 7a01 	vstr	s15, [r7, #4]

		// Constant speed
		htim3.Instance -> CCR2 = 0;
 800149e:	4b24      	ldr	r3, [pc, #144]	@ (8001530 <Auto_Circle+0x108>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2200      	movs	r2, #0
 80014a4:	639a      	str	r2, [r3, #56]	@ 0x38
		htim3.Instance -> CCR4 = 0;
 80014a6:	4b22      	ldr	r3, [pc, #136]	@ (8001530 <Auto_Circle+0x108>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2200      	movs	r2, #0
 80014ac:	641a      	str	r2, [r3, #64]	@ 0x40
		htim3.Instance -> CCR1 = BASE_SPEED;
 80014ae:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <Auto_Circle+0x108>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 80014b6:	635a      	str	r2, [r3, #52]	@ 0x34
		htim3.Instance -> CCR3 = (factor * BASE_SPEED);
 80014b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014bc:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001524 <Auto_Circle+0xfc>
 80014c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001530 <Auto_Circle+0x108>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014cc:	ee17 2a90 	vmov	r2, s15
 80014d0:	63da      	str	r2, [r3, #60]	@ 0x3c
		HAL_TIM_Base_Start_IT(&htim7);
 80014d2:	4818      	ldr	r0, [pc, #96]	@ (8001534 <Auto_Circle+0x10c>)
 80014d4:	f004 fab0 	bl	8005a38 <HAL_TIM_Base_Start_IT>
	}

	// Stop when finished
	if(timer_count > (int)total_time) {
 80014d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <Auto_Circle+0xf0>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <Auto_Circle+0x100>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	dd11      	ble.n	8001508 <Auto_Circle+0xe0>

		// Stop timer
		HAL_TIM_Base_Stop_IT(&htim7);
 80014e4:	4813      	ldr	r0, [pc, #76]	@ (8001534 <Auto_Circle+0x10c>)
 80014e6:	f004 fb17 	bl	8005b18 <HAL_TIM_Base_Stop_IT>

		// Stop the motors
		Stop(&htim3);
 80014ea:	4811      	ldr	r0, [pc, #68]	@ (8001530 <Auto_Circle+0x108>)
 80014ec:	f000 faa4 	bl	8001a38 <Stop>

		// Reset temporal counter
		timer_count = 0;
 80014f0:	4b09      	ldr	r3, [pc, #36]	@ (8001518 <Auto_Circle+0xf0>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]

		// End of sequence : reset current step and set to manual mode after drawing shape
		curr_mode = MANUAL_MODE;
 80014f6:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <Auto_Circle+0x110>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
		LCD_Mode();
 80014fc:	f001 fca2 	bl	8002e44 <LCD_Mode>
		LCD_Manuel(3);
 8001500:	2003      	movs	r0, #3
 8001502:	f001 fc51 	bl	8002da8 <LCD_Manuel>
	}

	return;
 8001506:	bf00      	nop
 8001508:	bf00      	nop
}
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	00000000 	.word	0x00000000
 8001514:	416312d0 	.word	0x416312d0
 8001518:	2000023c 	.word	0x2000023c
 800151c:	4428d480 	.word	0x4428d480
 8001520:	43880000 	.word	0x43880000
 8001524:	43e10000 	.word	0x43e10000
 8001528:	20000228 	.word	0x20000228
 800152c:	20000254 	.word	0x20000254
 8001530:	20000354 	.word	0x20000354
 8001534:	2000042c 	.word	0x2000042c
 8001538:	20000226 	.word	0x20000226

0800153c <Auto_Back_Forth>:

void Auto_Back_Forth() {
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	// Manage ongoing step
	switch(curr_step) {
 8001540:	4b1c      	ldr	r3, [pc, #112]	@ (80015b4 <Auto_Back_Forth+0x78>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	3b01      	subs	r3, #1
 8001546:	2b03      	cmp	r3, #3
 8001548:	d826      	bhi.n	8001598 <Auto_Back_Forth+0x5c>
 800154a:	a201      	add	r2, pc, #4	@ (adr r2, 8001550 <Auto_Back_Forth+0x14>)
 800154c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001550:	08001561 	.word	0x08001561
 8001554:	08001573 	.word	0x08001573
 8001558:	0800157d 	.word	0x0800157d
 800155c:	0800158f 	.word	0x0800158f
	case 1:
		// Step 1: Move forward 1 meter
		Auto_Line(DISTANCE, BASE_SPEED, BASE_SPEED);
 8001560:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 8001564:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 8001568:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800156c:	f7ff fe5c 	bl	8001228 <Auto_Line>
		break;
 8001570:	e01e      	b.n	80015b0 <Auto_Back_Forth+0x74>

	case 2:
		// Step 2: Turn 180 degrees
		Auto_Angle(170.0);
 8001572:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 80015b8 <Auto_Back_Forth+0x7c>
 8001576:	f7ff fda9 	bl	80010cc <Auto_Angle>
		break;
 800157a:	e019      	b.n	80015b0 <Auto_Back_Forth+0x74>

	case 3:
		// Step 3: Move backward 1 meter
		Auto_Line(DISTANCE, BASE_SPEED, BASE_SPEED);
 800157c:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 8001580:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 8001584:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001588:	f7ff fe4e 	bl	8001228 <Auto_Line>
		break;
 800158c:	e010      	b.n	80015b0 <Auto_Back_Forth+0x74>

	case 4:
		// Step 4: Turn 180 degrees again to face the original direction
	    Auto_Angle(170.0);
 800158e:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 80015b8 <Auto_Back_Forth+0x7c>
 8001592:	f7ff fd9b 	bl	80010cc <Auto_Angle>
		break;
 8001596:	e00b      	b.n	80015b0 <Auto_Back_Forth+0x74>

	default:
		// End of sequence : reset current step and set to manual mode after drawing shape
		curr_step = 1;
 8001598:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <Auto_Back_Forth+0x78>)
 800159a:	2201      	movs	r2, #1
 800159c:	701a      	strb	r2, [r3, #0]
		curr_mode = MANUAL_MODE;
 800159e:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <Auto_Back_Forth+0x80>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]
		LCD_Mode();
 80015a4:	f001 fc4e 	bl	8002e44 <LCD_Mode>
		LCD_Manuel(3);
 80015a8:	2003      	movs	r0, #3
 80015aa:	f001 fbfd 	bl	8002da8 <LCD_Manuel>
		break;
 80015ae:	bf00      	nop
	}
	return;
 80015b0:	bf00      	nop
}
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000000 	.word	0x20000000
 80015b8:	432a0000 	.word	0x432a0000
 80015bc:	20000226 	.word	0x20000226

080015c0 <Auto_Square>:

void Auto_Square() {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	// Manage ongoing step
	switch(curr_step) {
 80015c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001638 <Auto_Square+0x78>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2b08      	cmp	r3, #8
 80015ca:	bf8c      	ite	hi
 80015cc:	2201      	movhi	r2, #1
 80015ce:	2200      	movls	r2, #0
 80015d0:	b2d2      	uxtb	r2, r2
 80015d2:	2a00      	cmp	r2, #0
 80015d4:	d121      	bne.n	800161a <Auto_Square+0x5a>
 80015d6:	2201      	movs	r2, #1
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	f403 72aa 	and.w	r2, r3, #340	@ 0x154
 80015e0:	2a00      	cmp	r2, #0
 80015e2:	bf14      	ite	ne
 80015e4:	2201      	movne	r2, #1
 80015e6:	2200      	moveq	r2, #0
 80015e8:	b2d2      	uxtb	r2, r2
 80015ea:	2a00      	cmp	r2, #0
 80015ec:	d110      	bne.n	8001610 <Auto_Square+0x50>
 80015ee:	f003 03aa 	and.w	r3, r3, #170	@ 0xaa
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	bf14      	ite	ne
 80015f6:	2301      	movne	r3, #1
 80015f8:	2300      	moveq	r3, #0
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d00c      	beq.n	800161a <Auto_Square+0x5a>
	case 1:
	case 3:
	case 5:
	case 7:
		// Odd steps: Move forward
		Auto_Line(DISTANCE, (BASE_SPEED * 0.333), BASE_SPEED);
 8001600:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 8001604:	2195      	movs	r1, #149	@ 0x95
 8001606:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800160a:	f7ff fe0d 	bl	8001228 <Auto_Line>
		break;
 800160e:	e010      	b.n	8001632 <Auto_Square+0x72>
	case 2:
	case 4:
	case 6:
	case 8:
		// Even steps: Turn 90 degrees
		Auto_Angle(90.0);
 8001610:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 800163c <Auto_Square+0x7c>
 8001614:	f7ff fd5a 	bl	80010cc <Auto_Angle>
		break;
 8001618:	e00b      	b.n	8001632 <Auto_Square+0x72>

	default:
		// End of sequence: reset current step and set to manual mode after drawing shape
		curr_step = 1;
 800161a:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <Auto_Square+0x78>)
 800161c:	2201      	movs	r2, #1
 800161e:	701a      	strb	r2, [r3, #0]
		curr_mode = MANUAL_MODE;
 8001620:	4b07      	ldr	r3, [pc, #28]	@ (8001640 <Auto_Square+0x80>)
 8001622:	2200      	movs	r2, #0
 8001624:	701a      	strb	r2, [r3, #0]
		LCD_Mode();
 8001626:	f001 fc0d 	bl	8002e44 <LCD_Mode>
		LCD_Manuel(3);
 800162a:	2003      	movs	r0, #3
 800162c:	f001 fbbc 	bl	8002da8 <LCD_Manuel>
		break;
 8001630:	bf00      	nop
	}
	return;
 8001632:	bf00      	nop
}
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000000 	.word	0x20000000
 800163c:	42b40000 	.word	0x42b40000
 8001640:	20000226 	.word	0x20000226

08001644 <Pause>:

void Pause() {
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
	pause = pause ^ 1;
 8001648:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <Pause+0x6c>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	f083 0301 	eor.w	r3, r3, #1
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4b17      	ldr	r3, [pc, #92]	@ (80016b0 <Pause+0x6c>)
 8001654:	701a      	strb	r2, [r3, #0]

	// Save currrent CCR values
	save[0] = htim3.Instance -> CCR1;
 8001656:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <Pause+0x70>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800165c:	461a      	mov	r2, r3
 800165e:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <Pause+0x74>)
 8001660:	601a      	str	r2, [r3, #0]
	save[1] = htim3.Instance -> CCR2;
 8001662:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <Pause+0x70>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001668:	461a      	mov	r2, r3
 800166a:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <Pause+0x74>)
 800166c:	605a      	str	r2, [r3, #4]
	save[2] = htim3.Instance -> CCR3;
 800166e:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <Pause+0x70>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001674:	461a      	mov	r2, r3
 8001676:	4b10      	ldr	r3, [pc, #64]	@ (80016b8 <Pause+0x74>)
 8001678:	609a      	str	r2, [r3, #8]
	save[3] = htim3.Instance -> CCR4;
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <Pause+0x70>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001680:	461a      	mov	r2, r3
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <Pause+0x74>)
 8001684:	60da      	str	r2, [r3, #12]

	// Stop
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001686:	2100      	movs	r1, #0
 8001688:	480a      	ldr	r0, [pc, #40]	@ (80016b4 <Pause+0x70>)
 800168a:	f004 fb95 	bl	8005db8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 800168e:	2104      	movs	r1, #4
 8001690:	4808      	ldr	r0, [pc, #32]	@ (80016b4 <Pause+0x70>)
 8001692:	f004 fb91 	bl	8005db8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001696:	2108      	movs	r1, #8
 8001698:	4806      	ldr	r0, [pc, #24]	@ (80016b4 <Pause+0x70>)
 800169a:	f004 fb8d 	bl	8005db8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 800169e:	210c      	movs	r1, #12
 80016a0:	4804      	ldr	r0, [pc, #16]	@ (80016b4 <Pause+0x70>)
 80016a2:	f004 fb89 	bl	8005db8 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim7);
 80016a6:	4805      	ldr	r0, [pc, #20]	@ (80016bc <Pause+0x78>)
 80016a8:	f004 fa36 	bl	8005b18 <HAL_TIM_Base_Stop_IT>

	return;
 80016ac:	bf00      	nop
}
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000224 	.word	0x20000224
 80016b4:	20000354 	.word	0x20000354
 80016b8:	20000244 	.word	0x20000244
 80016bc:	2000042c 	.word	0x2000042c

080016c0 <Resume>:

void Resume() {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	pause = pause ^ 1;
 80016c4:	4b17      	ldr	r3, [pc, #92]	@ (8001724 <Resume+0x64>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	f083 0301 	eor.w	r3, r3, #1
 80016cc:	b2da      	uxtb	r2, r3
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <Resume+0x64>)
 80016d0:	701a      	strb	r2, [r3, #0]

	// Restore saved CCR values
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80016d2:	2100      	movs	r1, #0
 80016d4:	4814      	ldr	r0, [pc, #80]	@ (8001728 <Resume+0x68>)
 80016d6:	f004 faa7 	bl	8005c28 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80016da:	2104      	movs	r1, #4
 80016dc:	4812      	ldr	r0, [pc, #72]	@ (8001728 <Resume+0x68>)
 80016de:	f004 faa3 	bl	8005c28 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80016e2:	2108      	movs	r1, #8
 80016e4:	4810      	ldr	r0, [pc, #64]	@ (8001728 <Resume+0x68>)
 80016e6:	f004 fa9f 	bl	8005c28 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80016ea:	210c      	movs	r1, #12
 80016ec:	480e      	ldr	r0, [pc, #56]	@ (8001728 <Resume+0x68>)
 80016ee:	f004 fa9b 	bl	8005c28 <HAL_TIM_PWM_Start>
	htim3.Instance -> CCR1 = save[0];
 80016f2:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <Resume+0x6c>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <Resume+0x68>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3.Instance -> CCR2 = save[1];
 80016fc:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <Resume+0x6c>)
 80016fe:	685a      	ldr	r2, [r3, #4]
 8001700:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <Resume+0x68>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3.Instance -> CCR3 = save[2];
 8001706:	4b09      	ldr	r3, [pc, #36]	@ (800172c <Resume+0x6c>)
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	4b07      	ldr	r3, [pc, #28]	@ (8001728 <Resume+0x68>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim3.Instance -> CCR4 = save[3];
 8001710:	4b06      	ldr	r3, [pc, #24]	@ (800172c <Resume+0x6c>)
 8001712:	68da      	ldr	r2, [r3, #12]
 8001714:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <Resume+0x68>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	641a      	str	r2, [r3, #64]	@ 0x40
	HAL_TIM_Base_Start_IT(&htim7);
 800171a:	4805      	ldr	r0, [pc, #20]	@ (8001730 <Resume+0x70>)
 800171c:	f004 f98c 	bl	8005a38 <HAL_TIM_Base_Start_IT>

	return;
 8001720:	bf00      	nop
}
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000224 	.word	0x20000224
 8001728:	20000354 	.word	0x20000354
 800172c:	20000244 	.word	0x20000244
 8001730:	2000042c 	.word	0x2000042c
 8001734:	00000000 	.word	0x00000000

08001738 <Avancer>:
 */

#include "gestion_moteurs.h"
#include "vitesse_affichage.h"

void Avancer(int Pulse, TIM_HandleTypeDef* htim3){
 8001738:	b590      	push	{r4, r7, lr}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR2 = 0;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2200      	movs	r2, #0
 8001748:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR4 = 0;
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2200      	movs	r2, #0
 8001750:	641a      	str	r2, [r3, #64]	@ 0x40

	if(Pulse > 499){
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001758:	db02      	blt.n	8001760 <Avancer+0x28>
		Pulse = 499;
 800175a:	f240 13f3 	movw	r3, #499	@ 0x1f3
 800175e:	607b      	str	r3, [r7, #4]
	}

	htim3->Instance -> CCR1 = Pulse;
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR3 = htim3->Instance -> CCR1 * 0.9;
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fee8 	bl	8000544 <__aeabi_ui2d>
 8001774:	a31c      	add	r3, pc, #112	@ (adr r3, 80017e8 <Avancer+0xb0>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	f7fe ff5d 	bl	8000638 <__aeabi_dmul>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4610      	mov	r0, r2
 8001784:	4619      	mov	r1, r3
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	681c      	ldr	r4, [r3, #0]
 800178a:	f7ff fa2d 	bl	8000be8 <__aeabi_d2uiz>
 800178e:	4603      	mov	r3, r0
 8001790:	63e3      	str	r3, [r4, #60]	@ 0x3c


	LCD_Vitesse((uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), 0, 0);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7fe fee6 	bl	8000564 <__aeabi_i2d>
 8001798:	a315      	add	r3, pc, #84	@ (adr r3, 80017f0 <Avancer+0xb8>)
 800179a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179e:	f7fe ff4b 	bl	8000638 <__aeabi_dmul>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff fa1d 	bl	8000be8 <__aeabi_d2uiz>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29c      	uxth	r4, r3
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7fe fed6 	bl	8000564 <__aeabi_i2d>
 80017b8:	a30d      	add	r3, pc, #52	@ (adr r3, 80017f0 <Avancer+0xb8>)
 80017ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017be:	f7fe ff3b 	bl	8000638 <__aeabi_dmul>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	4610      	mov	r0, r2
 80017c8:	4619      	mov	r1, r3
 80017ca:	f7ff fa0d 	bl	8000be8 <__aeabi_d2uiz>
 80017ce:	4603      	mov	r3, r0
 80017d0:	b299      	uxth	r1, r3
 80017d2:	2300      	movs	r3, #0
 80017d4:	2200      	movs	r2, #0
 80017d6:	4620      	mov	r0, r4
 80017d8:	f001 fb52 	bl	8002e80 <LCD_Vitesse>
	return;
 80017dc:	bf00      	nop
}
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd90      	pop	{r4, r7, pc}
 80017e4:	f3af 8000 	nop.w
 80017e8:	cccccccd 	.word	0xcccccccd
 80017ec:	3feccccc 	.word	0x3feccccc
 80017f0:	9999999a 	.word	0x9999999a
 80017f4:	3fc99999 	.word	0x3fc99999

080017f8 <Droite>:

void Droite(int Pulse, TIM_HandleTypeDef* htim3){
 80017f8:	b590      	push	{r4, r7, lr}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR2 = 0;
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2200      	movs	r2, #0
 8001808:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = 0;
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2200      	movs	r2, #0
 8001810:	63da      	str	r2, [r3, #60]	@ 0x3c

	if(Pulse > 499){
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001818:	db02      	blt.n	8001820 <Droite+0x28>
		Pulse = 499;
 800181a:	f240 13f3 	movw	r3, #499	@ 0x1f3
 800181e:	607b      	str	r3, [r7, #4]
	}
	htim3->Instance -> CCR1 = Pulse;
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR4 = htim3->Instance -> CCR1 * 0.9;
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fe88 	bl	8000544 <__aeabi_ui2d>
 8001834:	a31c      	add	r3, pc, #112	@ (adr r3, 80018a8 <Droite+0xb0>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7fe fefd 	bl	8000638 <__aeabi_dmul>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	681c      	ldr	r4, [r3, #0]
 800184a:	f7ff f9cd 	bl	8000be8 <__aeabi_d2uiz>
 800184e:	4603      	mov	r3, r0
 8001850:	6423      	str	r3, [r4, #64]	@ 0x40

	LCD_Vitesse((uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), 0, 1);
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7fe fe86 	bl	8000564 <__aeabi_i2d>
 8001858:	a315      	add	r3, pc, #84	@ (adr r3, 80018b0 <Droite+0xb8>)
 800185a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185e:	f7fe feeb 	bl	8000638 <__aeabi_dmul>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	f7ff f9bd 	bl	8000be8 <__aeabi_d2uiz>
 800186e:	4603      	mov	r3, r0
 8001870:	b29c      	uxth	r4, r3
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7fe fe76 	bl	8000564 <__aeabi_i2d>
 8001878:	a30d      	add	r3, pc, #52	@ (adr r3, 80018b0 <Droite+0xb8>)
 800187a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187e:	f7fe fedb 	bl	8000638 <__aeabi_dmul>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4610      	mov	r0, r2
 8001888:	4619      	mov	r1, r3
 800188a:	f7ff f9ad 	bl	8000be8 <__aeabi_d2uiz>
 800188e:	4603      	mov	r3, r0
 8001890:	b299      	uxth	r1, r3
 8001892:	2301      	movs	r3, #1
 8001894:	2200      	movs	r2, #0
 8001896:	4620      	mov	r0, r4
 8001898:	f001 faf2 	bl	8002e80 <LCD_Vitesse>
	return;
 800189c:	bf00      	nop
}
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd90      	pop	{r4, r7, pc}
 80018a4:	f3af 8000 	nop.w
 80018a8:	cccccccd 	.word	0xcccccccd
 80018ac:	3feccccc 	.word	0x3feccccc
 80018b0:	9999999a 	.word	0x9999999a
 80018b4:	3fc99999 	.word	0x3fc99999

080018b8 <Gauche>:

void Gauche(int Pulse, TIM_HandleTypeDef* htim3){
 80018b8:	b590      	push	{r4, r7, lr}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR1 = 0;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2200      	movs	r2, #0
 80018c8:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR4 = 0;
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2200      	movs	r2, #0
 80018d0:	641a      	str	r2, [r3, #64]	@ 0x40

	if(Pulse > 499){
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80018d8:	db02      	blt.n	80018e0 <Gauche+0x28>
		Pulse = 499;
 80018da:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80018de:	607b      	str	r3, [r7, #4]
	}
	htim3->Instance -> CCR2 = Pulse;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = htim3->Instance -> CCR2 * 0.9;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7fe fe28 	bl	8000544 <__aeabi_ui2d>
 80018f4:	a31c      	add	r3, pc, #112	@ (adr r3, 8001968 <Gauche+0xb0>)
 80018f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fa:	f7fe fe9d 	bl	8000638 <__aeabi_dmul>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4610      	mov	r0, r2
 8001904:	4619      	mov	r1, r3
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	681c      	ldr	r4, [r3, #0]
 800190a:	f7ff f96d 	bl	8000be8 <__aeabi_d2uiz>
 800190e:	4603      	mov	r3, r0
 8001910:	63e3      	str	r3, [r4, #60]	@ 0x3c

	LCD_Vitesse((uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), 1, 0);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7fe fe26 	bl	8000564 <__aeabi_i2d>
 8001918:	a315      	add	r3, pc, #84	@ (adr r3, 8001970 <Gauche+0xb8>)
 800191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191e:	f7fe fe8b 	bl	8000638 <__aeabi_dmul>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f7ff f95d 	bl	8000be8 <__aeabi_d2uiz>
 800192e:	4603      	mov	r3, r0
 8001930:	b29c      	uxth	r4, r3
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7fe fe16 	bl	8000564 <__aeabi_i2d>
 8001938:	a30d      	add	r3, pc, #52	@ (adr r3, 8001970 <Gauche+0xb8>)
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	f7fe fe7b 	bl	8000638 <__aeabi_dmul>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4610      	mov	r0, r2
 8001948:	4619      	mov	r1, r3
 800194a:	f7ff f94d 	bl	8000be8 <__aeabi_d2uiz>
 800194e:	4603      	mov	r3, r0
 8001950:	b299      	uxth	r1, r3
 8001952:	2300      	movs	r3, #0
 8001954:	2201      	movs	r2, #1
 8001956:	4620      	mov	r0, r4
 8001958:	f001 fa92 	bl	8002e80 <LCD_Vitesse>
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bd90      	pop	{r4, r7, pc}
 8001964:	f3af 8000 	nop.w
 8001968:	cccccccd 	.word	0xcccccccd
 800196c:	3feccccc 	.word	0x3feccccc
 8001970:	9999999a 	.word	0x9999999a
 8001974:	3fc99999 	.word	0x3fc99999

08001978 <Reculer>:

void Reculer(int Pulse,TIM_HandleTypeDef* htim3){
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR1 = 0;
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2200      	movs	r2, #0
 8001988:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR3 = 0;
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2200      	movs	r2, #0
 8001990:	63da      	str	r2, [r3, #60]	@ 0x3c

	if(Pulse > 499){
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001998:	db02      	blt.n	80019a0 <Reculer+0x28>
		Pulse = 499;
 800199a:	f240 13f3 	movw	r3, #499	@ 0x1f3
 800199e:	607b      	str	r3, [r7, #4]
	}

	htim3->Instance -> CCR4 = Pulse;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	641a      	str	r2, [r3, #64]	@ 0x40
	htim3->Instance -> CCR2 = htim3->Instance -> CCR4 * 0.95;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe fdc8 	bl	8000544 <__aeabi_ui2d>
 80019b4:	a31c      	add	r3, pc, #112	@ (adr r3, 8001a28 <Reculer+0xb0>)
 80019b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ba:	f7fe fe3d 	bl	8000638 <__aeabi_dmul>
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	4610      	mov	r0, r2
 80019c4:	4619      	mov	r1, r3
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681c      	ldr	r4, [r3, #0]
 80019ca:	f7ff f90d 	bl	8000be8 <__aeabi_d2uiz>
 80019ce:	4603      	mov	r3, r0
 80019d0:	63a3      	str	r3, [r4, #56]	@ 0x38
	LCD_Vitesse((uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), 1, 1);
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7fe fdc6 	bl	8000564 <__aeabi_i2d>
 80019d8:	a315      	add	r3, pc, #84	@ (adr r3, 8001a30 <Reculer+0xb8>)
 80019da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019de:	f7fe fe2b 	bl	8000638 <__aeabi_dmul>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4610      	mov	r0, r2
 80019e8:	4619      	mov	r1, r3
 80019ea:	f7ff f8fd 	bl	8000be8 <__aeabi_d2uiz>
 80019ee:	4603      	mov	r3, r0
 80019f0:	b29c      	uxth	r4, r3
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7fe fdb6 	bl	8000564 <__aeabi_i2d>
 80019f8:	a30d      	add	r3, pc, #52	@ (adr r3, 8001a30 <Reculer+0xb8>)
 80019fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fe:	f7fe fe1b 	bl	8000638 <__aeabi_dmul>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f7ff f8ed 	bl	8000be8 <__aeabi_d2uiz>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	b299      	uxth	r1, r3
 8001a12:	2301      	movs	r3, #1
 8001a14:	2201      	movs	r2, #1
 8001a16:	4620      	mov	r0, r4
 8001a18:	f001 fa32 	bl	8002e80 <LCD_Vitesse>
	return;
 8001a1c:	bf00      	nop
}
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd90      	pop	{r4, r7, pc}
 8001a24:	f3af 8000 	nop.w
 8001a28:	66666666 	.word	0x66666666
 8001a2c:	3fee6666 	.word	0x3fee6666
 8001a30:	9999999a 	.word	0x9999999a
 8001a34:	3fc99999 	.word	0x3fc99999

08001a38 <Stop>:
void Stop(TIM_HandleTypeDef* htim3){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	htim3->Instance -> CCR1 = 0;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2200      	movs	r2, #0
 8001a46:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR2 = 0;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = 0;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2200      	movs	r2, #0
 8001a56:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim3->Instance -> CCR4 = 0;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	641a      	str	r2, [r3, #64]	@ 0x40
	LCD_Vitesse(0, 0, 0, 0);
 8001a60:	2300      	movs	r3, #0
 8001a62:	2200      	movs	r2, #0
 8001a64:	2100      	movs	r1, #0
 8001a66:	2000      	movs	r0, #0
 8001a68:	f001 fa0a 	bl	8002e80 <LCD_Vitesse>
}
 8001a6c:	bf00      	nop
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	@ 0x28
 8001a78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7a:	f107 0314 	add.w	r3, r7, #20
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]
 8001a86:	60da      	str	r2, [r3, #12]
 8001a88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	4b59      	ldr	r3, [pc, #356]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	4a58      	ldr	r2, [pc, #352]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001a94:	f043 0304 	orr.w	r3, r3, #4
 8001a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9a:	4b56      	ldr	r3, [pc, #344]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	f003 0304 	and.w	r3, r3, #4
 8001aa2:	613b      	str	r3, [r7, #16]
 8001aa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	4b52      	ldr	r3, [pc, #328]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a51      	ldr	r2, [pc, #324]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001ab0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b4f      	ldr	r3, [pc, #316]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	4b4b      	ldr	r3, [pc, #300]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	4a4a      	ldr	r2, [pc, #296]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad2:	4b48      	ldr	r3, [pc, #288]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	4b44      	ldr	r3, [pc, #272]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	4a43      	ldr	r2, [pc, #268]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001ae8:	f043 0302 	orr.w	r3, r3, #2
 8001aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aee:	4b41      	ldr	r3, [pc, #260]	@ (8001bf4 <MX_GPIO_Init+0x180>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	607b      	str	r3, [r7, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001afa:	2200      	movs	r2, #0
 8001afc:	2120      	movs	r1, #32
 8001afe:	483e      	ldr	r0, [pc, #248]	@ (8001bf8 <MX_GPIO_Init+0x184>)
 8001b00:	f001 fe8c 	bl	800381c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI_RST_Pin|SPI_CS_Pin|SPI_DC_Pin, GPIO_PIN_RESET);
 8001b04:	2200      	movs	r2, #0
 8001b06:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001b0a:	483c      	ldr	r0, [pc, #240]	@ (8001bfc <MX_GPIO_Init+0x188>)
 8001b0c:	f001 fe86 	bl	800381c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Blue_Button_Pin;
 8001b10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b16:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	4619      	mov	r1, r3
 8001b26:	4836      	ldr	r0, [pc, #216]	@ (8001c00 <MX_GPIO_Init+0x18c>)
 8001b28:	f001 fccc 	bl	80034c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Dipswitch_MSB_Pin|Dipswitch_LSB_Pin;
 8001b2c:	230c      	movs	r3, #12
 8001b2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b30:	2300      	movs	r3, #0
 8001b32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4830      	ldr	r0, [pc, #192]	@ (8001c00 <MX_GPIO_Init+0x18c>)
 8001b40:	f001 fcc0 	bl	80034c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b44:	2320      	movs	r3, #32
 8001b46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b50:	2300      	movs	r3, #0
 8001b52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4827      	ldr	r0, [pc, #156]	@ (8001bf8 <MX_GPIO_Init+0x184>)
 8001b5c:	f001 fcb2 	bl	80034c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI_RST_Pin|SPI_CS_Pin|SPI_DC_Pin;
 8001b60:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b66:	2301      	movs	r3, #1
 8001b68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b72:	f107 0314 	add.w	r3, r7, #20
 8001b76:	4619      	mov	r1, r3
 8001b78:	4820      	ldr	r0, [pc, #128]	@ (8001bfc <MX_GPIO_Init+0x188>)
 8001b7a:	f001 fca3 	bl	80034c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encodeur_D_B_Pin;
 8001b7e:	2380      	movs	r3, #128	@ 0x80
 8001b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encodeur_D_B_GPIO_Port, &GPIO_InitStruct);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	4619      	mov	r1, r3
 8001b90:	481b      	ldr	r0, [pc, #108]	@ (8001c00 <MX_GPIO_Init+0x18c>)
 8001b92:	f001 fc97 	bl	80034c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Encodeur_G_A_Pin|Encodeur_D_A_Pin;
 8001b96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b9c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ba0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	4619      	mov	r1, r3
 8001bac:	4812      	ldr	r0, [pc, #72]	@ (8001bf8 <MX_GPIO_Init+0x184>)
 8001bae:	f001 fc89 	bl	80034c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encodeur_G_B_Pin;
 8001bb2:	2340      	movs	r3, #64	@ 0x40
 8001bb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encodeur_G_B_GPIO_Port, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	480d      	ldr	r0, [pc, #52]	@ (8001bfc <MX_GPIO_Init+0x188>)
 8001bc6:	f001 fc7d 	bl	80034c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2100      	movs	r1, #0
 8001bce:	2017      	movs	r0, #23
 8001bd0:	f001 fc41 	bl	8003456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001bd4:	2017      	movs	r0, #23
 8001bd6:	f001 fc5a 	bl	800348e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	2028      	movs	r0, #40	@ 0x28
 8001be0:	f001 fc39 	bl	8003456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001be4:	2028      	movs	r0, #40	@ 0x28
 8001be6:	f001 fc52 	bl	800348e <HAL_NVIC_EnableIRQ>

}
 8001bea:	bf00      	nop
 8001bec:	3728      	adds	r7, #40	@ 0x28
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	40020000 	.word	0x40020000
 8001bfc:	40020400 	.word	0x40020400
 8001c00:	40020800 	.word	0x40020800

08001c04 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c08:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c0a:	4a13      	ldr	r2, [pc, #76]	@ (8001c58 <MX_I2C1_Init+0x54>)
 8001c0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c0e:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c10:	4a12      	ldr	r2, [pc, #72]	@ (8001c5c <MX_I2C1_Init+0x58>)
 8001c12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c14:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c28:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c2e:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c34:	4b07      	ldr	r3, [pc, #28]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c3a:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c40:	4804      	ldr	r0, [pc, #16]	@ (8001c54 <MX_I2C1_Init+0x50>)
 8001c42:	f001 fe1d 	bl	8003880 <HAL_I2C_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c4c:	f000 f99c 	bl	8001f88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000260 	.word	0x20000260
 8001c58:	40005400 	.word	0x40005400
 8001c5c:	000186a0 	.word	0x000186a0

08001c60 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08a      	sub	sp, #40	@ 0x28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a19      	ldr	r2, [pc, #100]	@ (8001ce4 <HAL_I2C_MspInit+0x84>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d12c      	bne.n	8001cdc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	4b18      	ldr	r3, [pc, #96]	@ (8001ce8 <HAL_I2C_MspInit+0x88>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a17      	ldr	r2, [pc, #92]	@ (8001ce8 <HAL_I2C_MspInit+0x88>)
 8001c8c:	f043 0302 	orr.w	r3, r3, #2
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <HAL_I2C_MspInit+0x88>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c9e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ca2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ca4:	2312      	movs	r3, #18
 8001ca6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cac:	2303      	movs	r3, #3
 8001cae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cb0:	2304      	movs	r3, #4
 8001cb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb4:	f107 0314 	add.w	r3, r7, #20
 8001cb8:	4619      	mov	r1, r3
 8001cba:	480c      	ldr	r0, [pc, #48]	@ (8001cec <HAL_I2C_MspInit+0x8c>)
 8001cbc:	f001 fc02 	bl	80034c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <HAL_I2C_MspInit+0x88>)
 8001cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc8:	4a07      	ldr	r2, [pc, #28]	@ (8001ce8 <HAL_I2C_MspInit+0x88>)
 8001cca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cce:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cd0:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <HAL_I2C_MspInit+0x88>)
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001cdc:	bf00      	nop
 8001cde:	3728      	adds	r7, #40	@ 0x28
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40005400 	.word	0x40005400
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40020400 	.word	0x40020400

08001cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cf4:	f001 fa3e 	bl	8003174 <HAL_Init>

  /* USER CODE BEGIN Init */

  Initialisation_manette();
 8001cf8:	f000 f9a0 	bl	800203c <Initialisation_manette>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cfc:	f000 f882 	bl	8001e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d00:	f7ff feb8 	bl	8001a74 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001d04:	f000 ffde 	bl	8002cc4 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001d08:	f000 fe80 	bl	8002a0c <MX_TIM6_Init>
  MX_TIM3_Init();
 8001d0c:	f000 fd6e 	bl	80027ec <MX_TIM3_Init>
  MX_TIM7_Init();
 8001d10:	f000 feb2 	bl	8002a78 <MX_TIM7_Init>
  MX_I2C1_Init();
 8001d14:	f7ff ff76 	bl	8001c04 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001d18:	f000 fb70 	bl	80023fc <MX_SPI2_Init>
  MX_TIM4_Init();
 8001d1c:	f000 fdfe 	bl	800291c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8001d20:	482d      	ldr	r0, [pc, #180]	@ (8001dd8 <main+0xe8>)
 8001d22:	f003 fe89 	bl	8005a38 <HAL_TIM_Base_Start_IT>

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK)
 8001d26:	2100      	movs	r1, #0
 8001d28:	482c      	ldr	r0, [pc, #176]	@ (8001ddc <main+0xec>)
 8001d2a:	f003 ff7d 	bl	8005c28 <HAL_TIM_PWM_Start>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <main+0x48>
  {
      Error_Handler();
 8001d34:	f000 f928 	bl	8001f88 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2) != HAL_OK)
 8001d38:	2104      	movs	r1, #4
 8001d3a:	4828      	ldr	r0, [pc, #160]	@ (8001ddc <main+0xec>)
 8001d3c:	f003 ff74 	bl	8005c28 <HAL_TIM_PWM_Start>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <main+0x5a>
  {
      Error_Handler();
 8001d46:	f000 f91f 	bl	8001f88 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3) != HAL_OK)
 8001d4a:	2108      	movs	r1, #8
 8001d4c:	4823      	ldr	r0, [pc, #140]	@ (8001ddc <main+0xec>)
 8001d4e:	f003 ff6b 	bl	8005c28 <HAL_TIM_PWM_Start>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <main+0x6c>
  {
      Error_Handler();
 8001d58:	f000 f916 	bl	8001f88 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) != HAL_OK)
 8001d5c:	210c      	movs	r1, #12
 8001d5e:	481f      	ldr	r0, [pc, #124]	@ (8001ddc <main+0xec>)
 8001d60:	f003 ff62 	bl	8005c28 <HAL_TIM_PWM_Start>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <main+0x7e>
  {
      Error_Handler();
 8001d6a:	f000 f90d 	bl	8001f88 <Error_Handler>
  }
  arrTimerVitesse = __HAL_TIM_GET_AUTORELOAD(&htim6);
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <main+0xe8>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <main+0xf0>)
 8001d78:	801a      	strh	r2, [r3, #0]
  curr_mode = MANUAL_MODE;
 8001d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001de4 <main+0xf4>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
  curr_step = 1;
 8001d80:	4b19      	ldr	r3, [pc, #100]	@ (8001de8 <main+0xf8>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	701a      	strb	r2, [r3, #0]
  if(DEBUG_MODE) {
	  CLOCKWISE_FACTOR = STARTING_VALUE;
	  COUNTER_CLW_FACTOR = STARTING_VALUE;
	  RATIO = STARTING_VALUE;
  } else {
	  RATIO = 0.9;
 8001d86:	4b19      	ldr	r3, [pc, #100]	@ (8001dec <main+0xfc>)
 8001d88:	4a19      	ldr	r2, [pc, #100]	@ (8001df0 <main+0x100>)
 8001d8a:	601a      	str	r2, [r3, #0]
	  CLOCKWISE_FACTOR = 52.75;
 8001d8c:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <main+0x104>)
 8001d8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001df8 <main+0x108>)
 8001d90:	601a      	str	r2, [r3, #0]
	  COUNTER_CLW_FACTOR = 0;
 8001d92:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <main+0x10c>)
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
  }
  LCD_Init(&LCD_Init_OK);
 8001d9a:	4819      	ldr	r0, [pc, #100]	@ (8001e00 <main+0x110>)
 8001d9c:	f001 f8c2 	bl	8002f24 <LCD_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(DEBUG_MODE)							// Find constant values
		  Constant_Tuning_Mode();
	else if(curr_mode != MANUAL_MODE) { 	// Toggle auto mode
 8001da0:	4b10      	ldr	r3, [pc, #64]	@ (8001de4 <main+0xf4>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d013      	beq.n	8001dd0 <main+0xe0>
		switch(curr_mode) {
 8001da8:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <main+0xf4>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d00c      	beq.n	8001dca <main+0xda>
 8001db0:	2b03      	cmp	r3, #3
 8001db2:	dcf5      	bgt.n	8001da0 <main+0xb0>
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d002      	beq.n	8001dbe <main+0xce>
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d003      	beq.n	8001dc4 <main+0xd4>
 8001dbc:	e00a      	b.n	8001dd4 <main+0xe4>
			case CIRCLE_MODE:
				Auto_Circle();
 8001dbe:	f7ff fb33 	bl	8001428 <Auto_Circle>
				break;
 8001dc2:	e007      	b.n	8001dd4 <main+0xe4>
			case BACK_FORTH_MODE:
				Auto_Back_Forth();
 8001dc4:	f7ff fbba 	bl	800153c <Auto_Back_Forth>
				break;
 8001dc8:	e004      	b.n	8001dd4 <main+0xe4>
			case SQUARE_MODE:
				Auto_Square();
 8001dca:	f7ff fbf9 	bl	80015c0 <Auto_Square>
				break;
 8001dce:	e001      	b.n	8001dd4 <main+0xe4>
		}
	}
	else { 	// Manual mode
		Controller();
 8001dd0:	f000 f956 	bl	8002080 <Controller>
	if(DEBUG_MODE)							// Find constant values
 8001dd4:	e7e4      	b.n	8001da0 <main+0xb0>
 8001dd6:	bf00      	nop
 8001dd8:	200003e4 	.word	0x200003e4
 8001ddc:	20000354 	.word	0x20000354
 8001de0:	200002b4 	.word	0x200002b4
 8001de4:	20000226 	.word	0x20000226
 8001de8:	20000000 	.word	0x20000000
 8001dec:	20000254 	.word	0x20000254
 8001df0:	3f666666 	.word	0x3f666666
 8001df4:	20000258 	.word	0x20000258
 8001df8:	42530000 	.word	0x42530000
 8001dfc:	2000025c 	.word	0x2000025c
 8001e00:	200002b6 	.word	0x200002b6

08001e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b094      	sub	sp, #80	@ 0x50
 8001e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e0a:	f107 031c 	add.w	r3, r7, #28
 8001e0e:	2234      	movs	r2, #52	@ 0x34
 8001e10:	2100      	movs	r1, #0
 8001e12:	4618      	mov	r0, r3
 8001e14:	f006 ff7c 	bl	8008d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e18:	f107 0308 	add.w	r3, r7, #8
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e28:	2300      	movs	r3, #0
 8001e2a:	607b      	str	r3, [r7, #4]
 8001e2c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed8 <SystemClock_Config+0xd4>)
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e30:	4a29      	ldr	r2, [pc, #164]	@ (8001ed8 <SystemClock_Config+0xd4>)
 8001e32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e36:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e38:	4b27      	ldr	r3, [pc, #156]	@ (8001ed8 <SystemClock_Config+0xd4>)
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e40:	607b      	str	r3, [r7, #4]
 8001e42:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001e44:	2300      	movs	r3, #0
 8001e46:	603b      	str	r3, [r7, #0]
 8001e48:	4b24      	ldr	r3, [pc, #144]	@ (8001edc <SystemClock_Config+0xd8>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001e50:	4a22      	ldr	r2, [pc, #136]	@ (8001edc <SystemClock_Config+0xd8>)
 8001e52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	4b20      	ldr	r3, [pc, #128]	@ (8001edc <SystemClock_Config+0xd8>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e60:	603b      	str	r3, [r7, #0]
 8001e62:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e64:	2302      	movs	r3, #2
 8001e66:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e6c:	2310      	movs	r3, #16
 8001e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e70:	2302      	movs	r3, #2
 8001e72:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e74:	2300      	movs	r3, #0
 8001e76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001e78:	2310      	movs	r3, #16
 8001e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001e7c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001e80:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001e82:	2304      	movs	r3, #4
 8001e84:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e86:	2302      	movs	r3, #2
 8001e88:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e8e:	f107 031c 	add.w	r3, r7, #28
 8001e92:	4618      	mov	r0, r3
 8001e94:	f003 f838 	bl	8004f08 <HAL_RCC_OscConfig>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001e9e:	f000 f873 	bl	8001f88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ea2:	230f      	movs	r3, #15
 8001ea4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001eb8:	f107 0308 	add.w	r3, r7, #8
 8001ebc:	2102      	movs	r1, #2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f002 fcd8 	bl	8004874 <HAL_RCC_ClockConfig>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001eca:	f000 f85d 	bl	8001f88 <Error_Handler>
  }
}
 8001ece:	bf00      	nop
 8001ed0:	3750      	adds	r7, #80	@ 0x50
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	40007000 	.word	0x40007000

08001ee0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	80fb      	strh	r3, [r7, #6]
	{
		nbPulseG++ ; // compte les pulses de lencodeur droit
	}
	*/

	if(GPIO_Pin == Blue_Button_Pin) {
 8001eea:	88fb      	ldrh	r3, [r7, #6]
 8001eec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ef0:	d127      	bne.n	8001f42 <HAL_GPIO_EXTI_Callback+0x62>
			Paint_DrawString_EN (120, 150, buffer, &Font16, MAGENTA, WHITE);
			return;
		}

		// Resume if auto mode paused
		if(pause)
 8001ef2:	4b15      	ldr	r3, [pc, #84]	@ (8001f48 <HAL_GPIO_EXTI_Callback+0x68>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <HAL_GPIO_EXTI_Callback+0x20>
			Resume();
 8001efa:	f7ff fbe1 	bl	80016c0 <Resume>
 8001efe:	e005      	b.n	8001f0c <HAL_GPIO_EXTI_Callback+0x2c>

		// Pause auto mode if button pressed while auto mode on
		else if(curr_mode != MANUAL_MODE)
 8001f00:	4b12      	ldr	r3, [pc, #72]	@ (8001f4c <HAL_GPIO_EXTI_Callback+0x6c>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <HAL_GPIO_EXTI_Callback+0x2c>
			Pause();
 8001f08:	f7ff fb9c 	bl	8001644 <Pause>

		// Change current mode only on manual mode
		if(curr_mode == MANUAL_MODE) {
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f4c <HAL_GPIO_EXTI_Callback+0x6c>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d116      	bne.n	8001f42 <HAL_GPIO_EXTI_Callback+0x62>
			dip_state = Get_Mode(HAL_GPIO_ReadPin(Dipswitch_MSB_GPIO_Port, Dipswitch_MSB_Pin), HAL_GPIO_ReadPin(Dipswitch_LSB_GPIO_Port, Dipswitch_LSB_Pin));
 8001f14:	2104      	movs	r1, #4
 8001f16:	480e      	ldr	r0, [pc, #56]	@ (8001f50 <HAL_GPIO_EXTI_Callback+0x70>)
 8001f18:	f001 fc68 	bl	80037ec <HAL_GPIO_ReadPin>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	461c      	mov	r4, r3
 8001f20:	2108      	movs	r1, #8
 8001f22:	480b      	ldr	r0, [pc, #44]	@ (8001f50 <HAL_GPIO_EXTI_Callback+0x70>)
 8001f24:	f001 fc62 	bl	80037ec <HAL_GPIO_ReadPin>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4620      	mov	r0, r4
 8001f2e:	f7ff f879 	bl	8001024 <Get_Mode>
 8001f32:	4603      	mov	r3, r0
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	4b07      	ldr	r3, [pc, #28]	@ (8001f54 <HAL_GPIO_EXTI_Callback+0x74>)
 8001f38:	701a      	strb	r2, [r3, #0]
			curr_mode = dip_state;
 8001f3a:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_GPIO_EXTI_Callback+0x74>)
 8001f3c:	781a      	ldrb	r2, [r3, #0]
 8001f3e:	4b03      	ldr	r3, [pc, #12]	@ (8001f4c <HAL_GPIO_EXTI_Callback+0x6c>)
 8001f40:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001f42:	3714      	adds	r7, #20
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd90      	pop	{r4, r7, pc}
 8001f48:	20000224 	.word	0x20000224
 8001f4c:	20000226 	.word	0x20000226
 8001f50:	40020800 	.word	0x40020800
 8001f54:	20000225 	.word	0x20000225

08001f58 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
    	}
    	*/

    }

    if(htim->Instance == TIM7) {	// Triggered every 10 s
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a06      	ldr	r2, [pc, #24]	@ (8001f80 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d104      	bne.n	8001f74 <HAL_TIM_PeriodElapsedCallback+0x1c>
    	timer_count += 10;
 8001f6a:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	330a      	adds	r3, #10
 8001f70:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f72:	6013      	str	r3, [r2, #0]
    }
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	40001400 	.word	0x40001400
 8001f84:	2000023c 	.word	0x2000023c

08001f88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f8c:	b672      	cpsid	i
}
 8001f8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <Error_Handler+0x8>

08001f94 <Format_Data>:
int maxInverse = 500;
int sendPulseMotor;

int toggle;

void Format_Data() {
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
	/*FROM LAB7*/
	formatted_data[0] = data[0];
 8001f98:	4b20      	ldr	r3, [pc, #128]	@ (800201c <Format_Data+0x88>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b20      	ldr	r3, [pc, #128]	@ (8002020 <Format_Data+0x8c>)
 8001fa0:	601a      	str	r2, [r3, #0]
	formatted_data[1] = data[1];
 8001fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800201c <Format_Data+0x88>)
 8001fa4:	785b      	ldrb	r3, [r3, #1]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8002020 <Format_Data+0x8c>)
 8001faa:	605a      	str	r2, [r3, #4]
	formatted_data[5] = (data[5] & 0x02);
 8001fac:	4b1b      	ldr	r3, [pc, #108]	@ (800201c <Format_Data+0x88>)
 8001fae:	795b      	ldrb	r3, [r3, #5]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	4a1a      	ldr	r2, [pc, #104]	@ (8002020 <Format_Data+0x8c>)
 8001fb6:	6153      	str	r3, [r2, #20]
	if(formatted_data[5] == 2)
 8001fb8:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <Format_Data+0x8c>)
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d102      	bne.n	8001fc6 <Format_Data+0x32>
		formatted_data[5] = 1;
 8001fc0:	4b17      	ldr	r3, [pc, #92]	@ (8002020 <Format_Data+0x8c>)
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	615a      	str	r2, [r3, #20]
	formatted_data[6] = (data[5] & 0x01);
 8001fc6:	4b15      	ldr	r3, [pc, #84]	@ (800201c <Format_Data+0x88>)
 8001fc8:	795b      	ldrb	r3, [r3, #5]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	4a14      	ldr	r2, [pc, #80]	@ (8002020 <Format_Data+0x8c>)
 8001fd0:	6193      	str	r3, [r2, #24]

	/*MY DATA*/
	Xdata = data[0];
 8001fd2:	4b12      	ldr	r3, [pc, #72]	@ (800201c <Format_Data+0x88>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <Format_Data+0x90>)
 8001fda:	601a      	str	r2, [r3, #0]
	Ydata = data[1];
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800201c <Format_Data+0x88>)
 8001fde:	785b      	ldrb	r3, [r3, #1]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4b11      	ldr	r3, [pc, #68]	@ (8002028 <Format_Data+0x94>)
 8001fe4:	601a      	str	r2, [r3, #0]
	Xpulse = data[0];
 8001fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800201c <Format_Data+0x88>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	461a      	mov	r2, r3
 8001fec:	4b0f      	ldr	r3, [pc, #60]	@ (800202c <Format_Data+0x98>)
 8001fee:	601a      	str	r2, [r3, #0]
	Ypulse = data[1];
 8001ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800201c <Format_Data+0x88>)
 8001ff2:	785b      	ldrb	r3, [r3, #1]
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <Format_Data+0x9c>)
 8001ff8:	601a      	str	r2, [r3, #0]
	Cbutton = (data[5] & 0x02);
 8001ffa:	4b08      	ldr	r3, [pc, #32]	@ (800201c <Format_Data+0x88>)
 8001ffc:	795b      	ldrb	r3, [r3, #5]
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	4a0c      	ldr	r2, [pc, #48]	@ (8002034 <Format_Data+0xa0>)
 8002004:	6013      	str	r3, [r2, #0]
	Zbutton = (data[5] & 0x01);
 8002006:	4b05      	ldr	r3, [pc, #20]	@ (800201c <Format_Data+0x88>)
 8002008:	795b      	ldrb	r3, [r3, #5]
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	4a0a      	ldr	r2, [pc, #40]	@ (8002038 <Format_Data+0xa4>)
 8002010:	6013      	str	r3, [r2, #0]
	/* neutral x and y data: 128
	max x and y data: 1-254 */

}
 8002012:	bf00      	nop
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	200002b8 	.word	0x200002b8
 8002020:	200002c0 	.word	0x200002c0
 8002024:	200002dc 	.word	0x200002dc
 8002028:	200002e0 	.word	0x200002e0
 800202c:	200002e4 	.word	0x200002e4
 8002030:	200002e8 	.word	0x200002e8
 8002034:	200002ec 	.word	0x200002ec
 8002038:	200002f0 	.word	0x200002f0

0800203c <Initialisation_manette>:


void Initialisation_manette(){
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit(&hi2c1, NUNCHUK_ADDRESS, initcomm1, 2, HAL_MAX_DELAY);
 8002042:	f04f 33ff 	mov.w	r3, #4294967295
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2302      	movs	r3, #2
 800204a:	4a0a      	ldr	r2, [pc, #40]	@ (8002074 <Initialisation_manette+0x38>)
 800204c:	21a4      	movs	r1, #164	@ 0xa4
 800204e:	480a      	ldr	r0, [pc, #40]	@ (8002078 <Initialisation_manette+0x3c>)
 8002050:	f001 fd5a 	bl	8003b08 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8002054:	200a      	movs	r0, #10
 8002056:	f001 f8ff 	bl	8003258 <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1, NUNCHUK_ADDRESS, initcomm2, 2, HAL_MAX_DELAY);
 800205a:	f04f 33ff 	mov.w	r3, #4294967295
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	2302      	movs	r3, #2
 8002062:	4a06      	ldr	r2, [pc, #24]	@ (800207c <Initialisation_manette+0x40>)
 8002064:	21a4      	movs	r1, #164	@ 0xa4
 8002066:	4804      	ldr	r0, [pc, #16]	@ (8002078 <Initialisation_manette+0x3c>)
 8002068:	f001 fd4e 	bl	8003b08 <HAL_I2C_Master_Transmit>

}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000004 	.word	0x20000004
 8002078:	20000260 	.word	0x20000260
 800207c:	20000008 	.word	0x20000008

08002080 <Controller>:


void Controller(){
 8002080:	b5b0      	push	{r4, r5, r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit(&hi2c1, NUNCHUK_ADDRESS, 0x00, 1, HAL_MAX_DELAY);
 8002086:	f04f 33ff 	mov.w	r3, #4294967295
 800208a:	9300      	str	r3, [sp, #0]
 800208c:	2301      	movs	r3, #1
 800208e:	2200      	movs	r2, #0
 8002090:	21a4      	movs	r1, #164	@ 0xa4
 8002092:	48b5      	ldr	r0, [pc, #724]	@ (8002368 <Controller+0x2e8>)
 8002094:	f001 fd38 	bl	8003b08 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8002098:	200a      	movs	r0, #10
 800209a:	f001 f8dd 	bl	8003258 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c1, NUNCHUK_ADDRESS, data, 6, HAL_MAX_DELAY);
 800209e:	f04f 33ff 	mov.w	r3, #4294967295
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	2306      	movs	r3, #6
 80020a6:	4ab1      	ldr	r2, [pc, #708]	@ (800236c <Controller+0x2ec>)
 80020a8:	21a4      	movs	r1, #164	@ 0xa4
 80020aa:	48af      	ldr	r0, [pc, #700]	@ (8002368 <Controller+0x2e8>)
 80020ac:	f001 fe2a 	bl	8003d04 <HAL_I2C_Master_Receive>
	Format_Data();
 80020b0:	f7ff ff70 	bl	8001f94 <Format_Data>



	if(Cbutton == 0){
 80020b4:	4bae      	ldr	r3, [pc, #696]	@ (8002370 <Controller+0x2f0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d104      	bne.n	80020c6 <Controller+0x46>
		HAL_Delay(10);
 80020bc:	200a      	movs	r0, #10
 80020be:	f001 f8cb 	bl	8003258 <HAL_Delay>
		ToggleModeMan();
 80020c2:	f000 f983 	bl	80023cc <ToggleModeMan>
	}
	if(Zbutton == 0){
 80020c6:	4bab      	ldr	r3, [pc, #684]	@ (8002374 <Controller+0x2f4>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d104      	bne.n	80020d8 <Controller+0x58>
		HAL_Delay(10);
 80020ce:	200a      	movs	r0, #10
 80020d0:	f001 f8c2 	bl	8003258 <HAL_Delay>
		ToggleModeVit();
 80020d4:	f000 f964 	bl	80023a0 <ToggleModeVit>
	}


	if(ToggleC == 1){
 80020d8:	4ba7      	ldr	r3, [pc, #668]	@ (8002378 <Controller+0x2f8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	f040 8132 	bne.w	8002346 <Controller+0x2c6>


		if(Xdata == 128 && Ydata == 128){
 80020e2:	4ba6      	ldr	r3, [pc, #664]	@ (800237c <Controller+0x2fc>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2b80      	cmp	r3, #128	@ 0x80
 80020e8:	d107      	bne.n	80020fa <Controller+0x7a>
 80020ea:	4ba5      	ldr	r3, [pc, #660]	@ (8002380 <Controller+0x300>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2b80      	cmp	r3, #128	@ 0x80
 80020f0:	d103      	bne.n	80020fa <Controller+0x7a>
				Stop(&htim3);
 80020f2:	48a4      	ldr	r0, [pc, #656]	@ (8002384 <Controller+0x304>)
 80020f4:	f7ff fca0 	bl	8001a38 <Stop>
	}
	else{
		Stop(&htim3);
	}

}
 80020f8:	e128      	b.n	800234c <Controller+0x2cc>
		if(modeVitesse==1){
 80020fa:	4ba3      	ldr	r3, [pc, #652]	@ (8002388 <Controller+0x308>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d159      	bne.n	80021b6 <Controller+0x136>
			Xpulse = Xdata * 0.33 * pulseCoeff;
 8002102:	4b9e      	ldr	r3, [pc, #632]	@ (800237c <Controller+0x2fc>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7fe fa2c 	bl	8000564 <__aeabi_i2d>
 800210c:	a392      	add	r3, pc, #584	@ (adr r3, 8002358 <Controller+0x2d8>)
 800210e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002112:	f7fe fa91 	bl	8000638 <__aeabi_dmul>
 8002116:	4602      	mov	r2, r0
 8002118:	460b      	mov	r3, r1
 800211a:	4614      	mov	r4, r2
 800211c:	461d      	mov	r5, r3
 800211e:	4b9b      	ldr	r3, [pc, #620]	@ (800238c <Controller+0x30c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe fa30 	bl	8000588 <__aeabi_f2d>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	4620      	mov	r0, r4
 800212e:	4629      	mov	r1, r5
 8002130:	f7fe fa82 	bl	8000638 <__aeabi_dmul>
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	4610      	mov	r0, r2
 800213a:	4619      	mov	r1, r3
 800213c:	f7fe fd2c 	bl	8000b98 <__aeabi_d2iz>
 8002140:	4603      	mov	r3, r0
 8002142:	4a93      	ldr	r2, [pc, #588]	@ (8002390 <Controller+0x310>)
 8002144:	6013      	str	r3, [r2, #0]
			Ypulse = Ydata * 0.33 * pulseCoeff;
 8002146:	4b8e      	ldr	r3, [pc, #568]	@ (8002380 <Controller+0x300>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f7fe fa0a 	bl	8000564 <__aeabi_i2d>
 8002150:	a381      	add	r3, pc, #516	@ (adr r3, 8002358 <Controller+0x2d8>)
 8002152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002156:	f7fe fa6f 	bl	8000638 <__aeabi_dmul>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	4614      	mov	r4, r2
 8002160:	461d      	mov	r5, r3
 8002162:	4b8a      	ldr	r3, [pc, #552]	@ (800238c <Controller+0x30c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f7fe fa0e 	bl	8000588 <__aeabi_f2d>
 800216c:	4602      	mov	r2, r0
 800216e:	460b      	mov	r3, r1
 8002170:	4620      	mov	r0, r4
 8002172:	4629      	mov	r1, r5
 8002174:	f7fe fa60 	bl	8000638 <__aeabi_dmul>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	4610      	mov	r0, r2
 800217e:	4619      	mov	r1, r3
 8002180:	f7fe fd0a 	bl	8000b98 <__aeabi_d2iz>
 8002184:	4603      	mov	r3, r0
 8002186:	4a83      	ldr	r2, [pc, #524]	@ (8002394 <Controller+0x314>)
 8002188:	6013      	str	r3, [r2, #0]
			maxInverse = maxInverse * 0.33;
 800218a:	4b83      	ldr	r3, [pc, #524]	@ (8002398 <Controller+0x318>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe f9e8 	bl	8000564 <__aeabi_i2d>
 8002194:	a370      	add	r3, pc, #448	@ (adr r3, 8002358 <Controller+0x2d8>)
 8002196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219a:	f7fe fa4d 	bl	8000638 <__aeabi_dmul>
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	4610      	mov	r0, r2
 80021a4:	4619      	mov	r1, r3
 80021a6:	f7fe fcf7 	bl	8000b98 <__aeabi_d2iz>
 80021aa:	4603      	mov	r3, r0
 80021ac:	4a7a      	ldr	r2, [pc, #488]	@ (8002398 <Controller+0x318>)
 80021ae:	6013      	str	r3, [r2, #0]
			LCD_Manuel(1);
 80021b0:	2001      	movs	r0, #1
 80021b2:	f000 fdf9 	bl	8002da8 <LCD_Manuel>
		if(modeVitesse==2){
 80021b6:	4b74      	ldr	r3, [pc, #464]	@ (8002388 <Controller+0x308>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d159      	bne.n	8002272 <Controller+0x1f2>
			Xpulse = Xdata * 0.66 * pulseCoeff;
 80021be:	4b6f      	ldr	r3, [pc, #444]	@ (800237c <Controller+0x2fc>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7fe f9ce 	bl	8000564 <__aeabi_i2d>
 80021c8:	a365      	add	r3, pc, #404	@ (adr r3, 8002360 <Controller+0x2e0>)
 80021ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ce:	f7fe fa33 	bl	8000638 <__aeabi_dmul>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	4614      	mov	r4, r2
 80021d8:	461d      	mov	r5, r3
 80021da:	4b6c      	ldr	r3, [pc, #432]	@ (800238c <Controller+0x30c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe f9d2 	bl	8000588 <__aeabi_f2d>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	4620      	mov	r0, r4
 80021ea:	4629      	mov	r1, r5
 80021ec:	f7fe fa24 	bl	8000638 <__aeabi_dmul>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	4610      	mov	r0, r2
 80021f6:	4619      	mov	r1, r3
 80021f8:	f7fe fcce 	bl	8000b98 <__aeabi_d2iz>
 80021fc:	4603      	mov	r3, r0
 80021fe:	4a64      	ldr	r2, [pc, #400]	@ (8002390 <Controller+0x310>)
 8002200:	6013      	str	r3, [r2, #0]
			Ypulse = Ydata * 0.66 * pulseCoeff;
 8002202:	4b5f      	ldr	r3, [pc, #380]	@ (8002380 <Controller+0x300>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f7fe f9ac 	bl	8000564 <__aeabi_i2d>
 800220c:	a354      	add	r3, pc, #336	@ (adr r3, 8002360 <Controller+0x2e0>)
 800220e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002212:	f7fe fa11 	bl	8000638 <__aeabi_dmul>
 8002216:	4602      	mov	r2, r0
 8002218:	460b      	mov	r3, r1
 800221a:	4614      	mov	r4, r2
 800221c:	461d      	mov	r5, r3
 800221e:	4b5b      	ldr	r3, [pc, #364]	@ (800238c <Controller+0x30c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4618      	mov	r0, r3
 8002224:	f7fe f9b0 	bl	8000588 <__aeabi_f2d>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4620      	mov	r0, r4
 800222e:	4629      	mov	r1, r5
 8002230:	f7fe fa02 	bl	8000638 <__aeabi_dmul>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	4610      	mov	r0, r2
 800223a:	4619      	mov	r1, r3
 800223c:	f7fe fcac 	bl	8000b98 <__aeabi_d2iz>
 8002240:	4603      	mov	r3, r0
 8002242:	4a54      	ldr	r2, [pc, #336]	@ (8002394 <Controller+0x314>)
 8002244:	6013      	str	r3, [r2, #0]
			maxInverse = maxInverse * 0.66;
 8002246:	4b54      	ldr	r3, [pc, #336]	@ (8002398 <Controller+0x318>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe f98a 	bl	8000564 <__aeabi_i2d>
 8002250:	a343      	add	r3, pc, #268	@ (adr r3, 8002360 <Controller+0x2e0>)
 8002252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002256:	f7fe f9ef 	bl	8000638 <__aeabi_dmul>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	f7fe fc99 	bl	8000b98 <__aeabi_d2iz>
 8002266:	4603      	mov	r3, r0
 8002268:	4a4b      	ldr	r2, [pc, #300]	@ (8002398 <Controller+0x318>)
 800226a:	6013      	str	r3, [r2, #0]
			LCD_Manuel(2);
 800226c:	2002      	movs	r0, #2
 800226e:	f000 fd9b 	bl	8002da8 <LCD_Manuel>
		if(modeVitesse==3){
 8002272:	4b45      	ldr	r3, [pc, #276]	@ (8002388 <Controller+0x308>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2b03      	cmp	r3, #3
 8002278:	d124      	bne.n	80022c4 <Controller+0x244>
			Xpulse = Xdata * pulseCoeff;
 800227a:	4b40      	ldr	r3, [pc, #256]	@ (800237c <Controller+0x2fc>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	ee07 3a90 	vmov	s15, r3
 8002282:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002286:	4b41      	ldr	r3, [pc, #260]	@ (800238c <Controller+0x30c>)
 8002288:	edd3 7a00 	vldr	s15, [r3]
 800228c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002290:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002294:	ee17 2a90 	vmov	r2, s15
 8002298:	4b3d      	ldr	r3, [pc, #244]	@ (8002390 <Controller+0x310>)
 800229a:	601a      	str	r2, [r3, #0]
			Ypulse = Ydata * pulseCoeff;
 800229c:	4b38      	ldr	r3, [pc, #224]	@ (8002380 <Controller+0x300>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	ee07 3a90 	vmov	s15, r3
 80022a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a8:	4b38      	ldr	r3, [pc, #224]	@ (800238c <Controller+0x30c>)
 80022aa:	edd3 7a00 	vldr	s15, [r3]
 80022ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022b6:	ee17 2a90 	vmov	r2, s15
 80022ba:	4b36      	ldr	r3, [pc, #216]	@ (8002394 <Controller+0x314>)
 80022bc:	601a      	str	r2, [r3, #0]
			LCD_Manuel(3);
 80022be:	2003      	movs	r0, #3
 80022c0:	f000 fd72 	bl	8002da8 <LCD_Manuel>
		if(Xdata>128){
 80022c4:	4b2d      	ldr	r3, [pc, #180]	@ (800237c <Controller+0x2fc>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b80      	cmp	r3, #128	@ 0x80
 80022ca:	dd0a      	ble.n	80022e2 <Controller+0x262>
			sendPulseMotor = Xpulse;
 80022cc:	4b30      	ldr	r3, [pc, #192]	@ (8002390 <Controller+0x310>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a32      	ldr	r2, [pc, #200]	@ (800239c <Controller+0x31c>)
 80022d2:	6013      	str	r3, [r2, #0]
			Droite(sendPulseMotor,&htim3);
 80022d4:	4b31      	ldr	r3, [pc, #196]	@ (800239c <Controller+0x31c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	492a      	ldr	r1, [pc, #168]	@ (8002384 <Controller+0x304>)
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff fa8c 	bl	80017f8 <Droite>
 80022e0:	e010      	b.n	8002304 <Controller+0x284>
		else if(Xdata<128) {
 80022e2:	4b26      	ldr	r3, [pc, #152]	@ (800237c <Controller+0x2fc>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80022e8:	dc0c      	bgt.n	8002304 <Controller+0x284>
				sendPulseMotor = maxInverse - Xpulse;
 80022ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002398 <Controller+0x318>)
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	4b28      	ldr	r3, [pc, #160]	@ (8002390 <Controller+0x310>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	4a29      	ldr	r2, [pc, #164]	@ (800239c <Controller+0x31c>)
 80022f6:	6013      	str	r3, [r2, #0]
				Gauche(sendPulseMotor,&htim3);
 80022f8:	4b28      	ldr	r3, [pc, #160]	@ (800239c <Controller+0x31c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4921      	ldr	r1, [pc, #132]	@ (8002384 <Controller+0x304>)
 80022fe:	4618      	mov	r0, r3
 8002300:	f7ff fada 	bl	80018b8 <Gauche>
		if(Ydata>128){
 8002304:	4b1e      	ldr	r3, [pc, #120]	@ (8002380 <Controller+0x300>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b80      	cmp	r3, #128	@ 0x80
 800230a:	dd0a      	ble.n	8002322 <Controller+0x2a2>
			sendPulseMotor = Ypulse;
 800230c:	4b21      	ldr	r3, [pc, #132]	@ (8002394 <Controller+0x314>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a22      	ldr	r2, [pc, #136]	@ (800239c <Controller+0x31c>)
 8002312:	6013      	str	r3, [r2, #0]
			Avancer(sendPulseMotor,&htim3);
 8002314:	4b21      	ldr	r3, [pc, #132]	@ (800239c <Controller+0x31c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	491a      	ldr	r1, [pc, #104]	@ (8002384 <Controller+0x304>)
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff fa0c 	bl	8001738 <Avancer>
}
 8002320:	e014      	b.n	800234c <Controller+0x2cc>
		else if(Ydata<128){
 8002322:	4b17      	ldr	r3, [pc, #92]	@ (8002380 <Controller+0x300>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2b7f      	cmp	r3, #127	@ 0x7f
 8002328:	dc10      	bgt.n	800234c <Controller+0x2cc>
				sendPulseMotor = maxInverse - Ypulse;
 800232a:	4b1b      	ldr	r3, [pc, #108]	@ (8002398 <Controller+0x318>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <Controller+0x314>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	4a19      	ldr	r2, [pc, #100]	@ (800239c <Controller+0x31c>)
 8002336:	6013      	str	r3, [r2, #0]
				Reculer(sendPulseMotor,&htim3);
 8002338:	4b18      	ldr	r3, [pc, #96]	@ (800239c <Controller+0x31c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4911      	ldr	r1, [pc, #68]	@ (8002384 <Controller+0x304>)
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff fb1a 	bl	8001978 <Reculer>
}
 8002344:	e002      	b.n	800234c <Controller+0x2cc>
		Stop(&htim3);
 8002346:	480f      	ldr	r0, [pc, #60]	@ (8002384 <Controller+0x304>)
 8002348:	f7ff fb76 	bl	8001a38 <Stop>
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	bdb0      	pop	{r4, r5, r7, pc}
 8002352:	bf00      	nop
 8002354:	f3af 8000 	nop.w
 8002358:	51eb851f 	.word	0x51eb851f
 800235c:	3fd51eb8 	.word	0x3fd51eb8
 8002360:	51eb851f 	.word	0x51eb851f
 8002364:	3fe51eb8 	.word	0x3fe51eb8
 8002368:	20000260 	.word	0x20000260
 800236c:	200002b8 	.word	0x200002b8
 8002370:	200002ec 	.word	0x200002ec
 8002374:	200002f0 	.word	0x200002f0
 8002378:	2000000c 	.word	0x2000000c
 800237c:	200002dc 	.word	0x200002dc
 8002380:	200002e0 	.word	0x200002e0
 8002384:	20000354 	.word	0x20000354
 8002388:	20000010 	.word	0x20000010
 800238c:	20000014 	.word	0x20000014
 8002390:	200002e4 	.word	0x200002e4
 8002394:	200002e8 	.word	0x200002e8
 8002398:	20000018 	.word	0x20000018
 800239c:	200002f4 	.word	0x200002f4

080023a0 <ToggleModeVit>:


void ToggleModeVit() {
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
	if(modeVitesse == 3) {
 80023a4:	4b08      	ldr	r3, [pc, #32]	@ (80023c8 <ToggleModeVit+0x28>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	d103      	bne.n	80023b4 <ToggleModeVit+0x14>
		modeVitesse = 1;
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <ToggleModeVit+0x28>)
 80023ae:	2201      	movs	r2, #1
 80023b0:	601a      	str	r2, [r3, #0]
	}
	else {
		modeVitesse++;
	}
}
 80023b2:	e004      	b.n	80023be <ToggleModeVit+0x1e>
		modeVitesse++;
 80023b4:	4b04      	ldr	r3, [pc, #16]	@ (80023c8 <ToggleModeVit+0x28>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	4a03      	ldr	r2, [pc, #12]	@ (80023c8 <ToggleModeVit+0x28>)
 80023bc:	6013      	str	r3, [r2, #0]
}
 80023be:	bf00      	nop
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	20000010 	.word	0x20000010

080023cc <ToggleModeMan>:

void ToggleModeMan() {
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0

	if(ToggleC == 1){
 80023d0:	4b09      	ldr	r3, [pc, #36]	@ (80023f8 <ToggleModeMan+0x2c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d103      	bne.n	80023e0 <ToggleModeMan+0x14>
		ToggleC = 0;
 80023d8:	4b07      	ldr	r3, [pc, #28]	@ (80023f8 <ToggleModeMan+0x2c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
	}
	else if(ToggleC == 0){
		ToggleC = 1;
	}

}
 80023de:	e006      	b.n	80023ee <ToggleModeMan+0x22>
	else if(ToggleC == 0){
 80023e0:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <ToggleModeMan+0x2c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d102      	bne.n	80023ee <ToggleModeMan+0x22>
		ToggleC = 1;
 80023e8:	4b03      	ldr	r3, [pc, #12]	@ (80023f8 <ToggleModeMan+0x2c>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	601a      	str	r2, [r3, #0]
}
 80023ee:	bf00      	nop
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	2000000c 	.word	0x2000000c

080023fc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002400:	4b18      	ldr	r3, [pc, #96]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002402:	4a19      	ldr	r2, [pc, #100]	@ (8002468 <MX_SPI2_Init+0x6c>)
 8002404:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002406:	4b17      	ldr	r3, [pc, #92]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002408:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800240c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002410:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002414:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002416:	4b13      	ldr	r3, [pc, #76]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002418:	2200      	movs	r2, #0
 800241a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800241c:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <MX_SPI2_Init+0x68>)
 800241e:	2200      	movs	r2, #0
 8002420:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002422:	4b10      	ldr	r3, [pc, #64]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002424:	2200      	movs	r2, #0
 8002426:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002428:	4b0e      	ldr	r3, [pc, #56]	@ (8002464 <MX_SPI2_Init+0x68>)
 800242a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800242e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002430:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002432:	2208      	movs	r2, #8
 8002434:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002436:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002438:	2200      	movs	r2, #0
 800243a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800243c:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <MX_SPI2_Init+0x68>)
 800243e:	2200      	movs	r2, #0
 8002440:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002442:	4b08      	ldr	r3, [pc, #32]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002444:	2200      	movs	r2, #0
 8002446:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <MX_SPI2_Init+0x68>)
 800244a:	220a      	movs	r2, #10
 800244c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800244e:	4805      	ldr	r0, [pc, #20]	@ (8002464 <MX_SPI2_Init+0x68>)
 8002450:	f002 fff8 	bl	8005444 <HAL_SPI_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800245a:	f7ff fd95 	bl	8001f88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	200002f8 	.word	0x200002f8
 8002468:	40003800 	.word	0x40003800

0800246c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	@ 0x28
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002474:	f107 0314 	add.w	r3, r7, #20
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
 8002482:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a28      	ldr	r2, [pc, #160]	@ (800252c <HAL_SPI_MspInit+0xc0>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d14a      	bne.n	8002524 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800248e:	2300      	movs	r3, #0
 8002490:	613b      	str	r3, [r7, #16]
 8002492:	4b27      	ldr	r3, [pc, #156]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	4a26      	ldr	r2, [pc, #152]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 8002498:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800249c:	6413      	str	r3, [r2, #64]	@ 0x40
 800249e:	4b24      	ldr	r3, [pc, #144]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024a6:	613b      	str	r3, [r7, #16]
 80024a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024aa:	2300      	movs	r3, #0
 80024ac:	60fb      	str	r3, [r7, #12]
 80024ae:	4b20      	ldr	r3, [pc, #128]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 80024b4:	f043 0304 	orr.w	r3, r3, #4
 80024b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	60bb      	str	r3, [r7, #8]
 80024ca:	4b19      	ldr	r3, [pc, #100]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	4a18      	ldr	r2, [pc, #96]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 80024d0:	f043 0302 	orr.w	r3, r3, #2
 80024d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d6:	4b16      	ldr	r3, [pc, #88]	@ (8002530 <HAL_SPI_MspInit+0xc4>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	f003 0302 	and.w	r3, r3, #2
 80024de:	60bb      	str	r3, [r7, #8]
 80024e0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80024e2:	2302      	movs	r3, #2
 80024e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ee:	2303      	movs	r3, #3
 80024f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80024f2:	2307      	movs	r3, #7
 80024f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024f6:	f107 0314 	add.w	r3, r7, #20
 80024fa:	4619      	mov	r1, r3
 80024fc:	480d      	ldr	r0, [pc, #52]	@ (8002534 <HAL_SPI_MspInit+0xc8>)
 80024fe:	f000 ffe1 	bl	80034c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002502:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002508:	2302      	movs	r3, #2
 800250a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002510:	2303      	movs	r3, #3
 8002512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002514:	2305      	movs	r3, #5
 8002516:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002518:	f107 0314 	add.w	r3, r7, #20
 800251c:	4619      	mov	r1, r3
 800251e:	4806      	ldr	r0, [pc, #24]	@ (8002538 <HAL_SPI_MspInit+0xcc>)
 8002520:	f000 ffd0 	bl	80034c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002524:	bf00      	nop
 8002526:	3728      	adds	r7, #40	@ 0x28
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40003800 	.word	0x40003800
 8002530:	40023800 	.word	0x40023800
 8002534:	40020800 	.word	0x40020800
 8002538:	40020400 	.word	0x40020400

0800253c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002542:	2300      	movs	r3, #0
 8002544:	607b      	str	r3, [r7, #4]
 8002546:	4b10      	ldr	r3, [pc, #64]	@ (8002588 <HAL_MspInit+0x4c>)
 8002548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254a:	4a0f      	ldr	r2, [pc, #60]	@ (8002588 <HAL_MspInit+0x4c>)
 800254c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002550:	6453      	str	r3, [r2, #68]	@ 0x44
 8002552:	4b0d      	ldr	r3, [pc, #52]	@ (8002588 <HAL_MspInit+0x4c>)
 8002554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002556:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800255a:	607b      	str	r3, [r7, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	603b      	str	r3, [r7, #0]
 8002562:	4b09      	ldr	r3, [pc, #36]	@ (8002588 <HAL_MspInit+0x4c>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	4a08      	ldr	r2, [pc, #32]	@ (8002588 <HAL_MspInit+0x4c>)
 8002568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800256c:	6413      	str	r3, [r2, #64]	@ 0x40
 800256e:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <HAL_MspInit+0x4c>)
 8002570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002576:	603b      	str	r3, [r7, #0]
 8002578:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800257a:	2007      	movs	r0, #7
 800257c:	f000 ff60 	bl	8003440 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002580:	bf00      	nop
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40023800 	.word	0x40023800

0800258c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002590:	bf00      	nop
 8002592:	e7fd      	b.n	8002590 <NMI_Handler+0x4>

08002594 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <HardFault_Handler+0x4>

0800259c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025a0:	bf00      	nop
 80025a2:	e7fd      	b.n	80025a0 <MemManage_Handler+0x4>

080025a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025a8:	bf00      	nop
 80025aa:	e7fd      	b.n	80025a8 <BusFault_Handler+0x4>

080025ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025b0:	bf00      	nop
 80025b2:	e7fd      	b.n	80025b0 <UsageFault_Handler+0x4>

080025b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025c2:	b480      	push	{r7}
 80025c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025c6:	bf00      	nop
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025e2:	f000 fe19 	bl	8003218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}

080025ea <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encodeur_G_A_Pin);
 80025ee:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80025f2:	f001 f92d 	bl	8003850 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Encodeur_D_A_Pin);
 80025f6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80025fa:	f001 f929 	bl	8003850 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}

08002602 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Blue_Button_Pin);
 8002606:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800260a:	f001 f921 	bl	8003850 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
	...

08002614 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002618:	4802      	ldr	r0, [pc, #8]	@ (8002624 <TIM6_DAC_IRQHandler+0x10>)
 800261a:	f003 fc3d 	bl	8005e98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	200003e4 	.word	0x200003e4

08002628 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800262c:	4802      	ldr	r0, [pc, #8]	@ (8002638 <TIM7_IRQHandler+0x10>)
 800262e:	f003 fc33 	bl	8005e98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	2000042c 	.word	0x2000042c

0800263c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  return 1;
 8002640:	2301      	movs	r3, #1
}
 8002642:	4618      	mov	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <_kill>:

int _kill(int pid, int sig)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002656:	f006 fbbd 	bl	8008dd4 <__errno>
 800265a:	4603      	mov	r3, r0
 800265c:	2216      	movs	r2, #22
 800265e:	601a      	str	r2, [r3, #0]
  return -1;
 8002660:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002664:	4618      	mov	r0, r3
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <_exit>:

void _exit (int status)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002674:	f04f 31ff 	mov.w	r1, #4294967295
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f7ff ffe7 	bl	800264c <_kill>
  while (1) {}    /* Make sure we hang here */
 800267e:	bf00      	nop
 8002680:	e7fd      	b.n	800267e <_exit+0x12>

08002682 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	e00a      	b.n	80026aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002694:	f3af 8000 	nop.w
 8002698:	4601      	mov	r1, r0
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	1c5a      	adds	r2, r3, #1
 800269e:	60ba      	str	r2, [r7, #8]
 80026a0:	b2ca      	uxtb	r2, r1
 80026a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	3301      	adds	r3, #1
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	dbf0      	blt.n	8002694 <_read+0x12>
  }

  return len;
 80026b2:	687b      	ldr	r3, [r7, #4]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	e009      	b.n	80026e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	60ba      	str	r2, [r7, #8]
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	3301      	adds	r3, #1
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	dbf1      	blt.n	80026ce <_write+0x12>
  }
  return len;
 80026ea:	687b      	ldr	r3, [r7, #4]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <_close>:

int _close(int file)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002700:	4618      	mov	r0, r3
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800271c:	605a      	str	r2, [r3, #4]
  return 0;
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <_isatty>:

int _isatty(int file)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002734:	2301      	movs	r3, #1
}
 8002736:	4618      	mov	r0, r3
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr

08002742 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002742:	b480      	push	{r7}
 8002744:	b085      	sub	sp, #20
 8002746:	af00      	add	r7, sp, #0
 8002748:	60f8      	str	r0, [r7, #12]
 800274a:	60b9      	str	r1, [r7, #8]
 800274c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002764:	4a14      	ldr	r2, [pc, #80]	@ (80027b8 <_sbrk+0x5c>)
 8002766:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <_sbrk+0x60>)
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002770:	4b13      	ldr	r3, [pc, #76]	@ (80027c0 <_sbrk+0x64>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d102      	bne.n	800277e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002778:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <_sbrk+0x64>)
 800277a:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <_sbrk+0x68>)
 800277c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800277e:	4b10      	ldr	r3, [pc, #64]	@ (80027c0 <_sbrk+0x64>)
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4413      	add	r3, r2
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	429a      	cmp	r2, r3
 800278a:	d207      	bcs.n	800279c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800278c:	f006 fb22 	bl	8008dd4 <__errno>
 8002790:	4603      	mov	r3, r0
 8002792:	220c      	movs	r2, #12
 8002794:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002796:	f04f 33ff 	mov.w	r3, #4294967295
 800279a:	e009      	b.n	80027b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800279c:	4b08      	ldr	r3, [pc, #32]	@ (80027c0 <_sbrk+0x64>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027a2:	4b07      	ldr	r3, [pc, #28]	@ (80027c0 <_sbrk+0x64>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4413      	add	r3, r2
 80027aa:	4a05      	ldr	r2, [pc, #20]	@ (80027c0 <_sbrk+0x64>)
 80027ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027ae:	68fb      	ldr	r3, [r7, #12]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20020000 	.word	0x20020000
 80027bc:	00000400 	.word	0x00000400
 80027c0:	20000350 	.word	0x20000350
 80027c4:	20000630 	.word	0x20000630

080027c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027cc:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <SystemInit+0x20>)
 80027ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d2:	4a05      	ldr	r2, [pc, #20]	@ (80027e8 <SystemInit+0x20>)
 80027d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08e      	sub	sp, #56	@ 0x38
 80027f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]
 80027fa:	605a      	str	r2, [r3, #4]
 80027fc:	609a      	str	r2, [r3, #8]
 80027fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002800:	f107 0320 	add.w	r3, r7, #32
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800280a:	1d3b      	adds	r3, r7, #4
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	605a      	str	r2, [r3, #4]
 8002812:	609a      	str	r2, [r3, #8]
 8002814:	60da      	str	r2, [r3, #12]
 8002816:	611a      	str	r2, [r3, #16]
 8002818:	615a      	str	r2, [r3, #20]
 800281a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800281c:	4b3d      	ldr	r3, [pc, #244]	@ (8002914 <MX_TIM3_Init+0x128>)
 800281e:	4a3e      	ldr	r2, [pc, #248]	@ (8002918 <MX_TIM3_Init+0x12c>)
 8002820:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8002822:	4b3c      	ldr	r3, [pc, #240]	@ (8002914 <MX_TIM3_Init+0x128>)
 8002824:	2253      	movs	r2, #83	@ 0x53
 8002826:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002828:	4b3a      	ldr	r3, [pc, #232]	@ (8002914 <MX_TIM3_Init+0x128>)
 800282a:	2200      	movs	r2, #0
 800282c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 800282e:	4b39      	ldr	r3, [pc, #228]	@ (8002914 <MX_TIM3_Init+0x128>)
 8002830:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002834:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002836:	4b37      	ldr	r3, [pc, #220]	@ (8002914 <MX_TIM3_Init+0x128>)
 8002838:	2200      	movs	r2, #0
 800283a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800283c:	4b35      	ldr	r3, [pc, #212]	@ (8002914 <MX_TIM3_Init+0x128>)
 800283e:	2200      	movs	r2, #0
 8002840:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002842:	4834      	ldr	r0, [pc, #208]	@ (8002914 <MX_TIM3_Init+0x128>)
 8002844:	f003 f8a8 	bl	8005998 <HAL_TIM_Base_Init>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800284e:	f7ff fb9b 	bl	8001f88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002852:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002856:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002858:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800285c:	4619      	mov	r1, r3
 800285e:	482d      	ldr	r0, [pc, #180]	@ (8002914 <MX_TIM3_Init+0x128>)
 8002860:	f003 fccc 	bl	80061fc <HAL_TIM_ConfigClockSource>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800286a:	f7ff fb8d 	bl	8001f88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800286e:	4829      	ldr	r0, [pc, #164]	@ (8002914 <MX_TIM3_Init+0x128>)
 8002870:	f003 f981 	bl	8005b76 <HAL_TIM_PWM_Init>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800287a:	f7ff fb85 	bl	8001f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800287e:	2300      	movs	r3, #0
 8002880:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002882:	2300      	movs	r3, #0
 8002884:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002886:	f107 0320 	add.w	r3, r7, #32
 800288a:	4619      	mov	r1, r3
 800288c:	4821      	ldr	r0, [pc, #132]	@ (8002914 <MX_TIM3_Init+0x128>)
 800288e:	f004 f8c1 	bl	8006a14 <HAL_TIMEx_MasterConfigSynchronization>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002898:	f7ff fb76 	bl	8001f88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800289c:	2360      	movs	r3, #96	@ 0x60
 800289e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028a0:	2300      	movs	r3, #0
 80028a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028a4:	2300      	movs	r3, #0
 80028a6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a8:	2300      	movs	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028ac:	1d3b      	adds	r3, r7, #4
 80028ae:	2200      	movs	r2, #0
 80028b0:	4619      	mov	r1, r3
 80028b2:	4818      	ldr	r0, [pc, #96]	@ (8002914 <MX_TIM3_Init+0x128>)
 80028b4:	f003 fbe0 	bl	8006078 <HAL_TIM_PWM_ConfigChannel>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80028be:	f7ff fb63 	bl	8001f88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028c2:	1d3b      	adds	r3, r7, #4
 80028c4:	2204      	movs	r2, #4
 80028c6:	4619      	mov	r1, r3
 80028c8:	4812      	ldr	r0, [pc, #72]	@ (8002914 <MX_TIM3_Init+0x128>)
 80028ca:	f003 fbd5 	bl	8006078 <HAL_TIM_PWM_ConfigChannel>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80028d4:	f7ff fb58 	bl	8001f88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80028d8:	1d3b      	adds	r3, r7, #4
 80028da:	2208      	movs	r2, #8
 80028dc:	4619      	mov	r1, r3
 80028de:	480d      	ldr	r0, [pc, #52]	@ (8002914 <MX_TIM3_Init+0x128>)
 80028e0:	f003 fbca 	bl	8006078 <HAL_TIM_PWM_ConfigChannel>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80028ea:	f7ff fb4d 	bl	8001f88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028ee:	1d3b      	adds	r3, r7, #4
 80028f0:	220c      	movs	r2, #12
 80028f2:	4619      	mov	r1, r3
 80028f4:	4807      	ldr	r0, [pc, #28]	@ (8002914 <MX_TIM3_Init+0x128>)
 80028f6:	f003 fbbf 	bl	8006078 <HAL_TIM_PWM_ConfigChannel>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002900:	f7ff fb42 	bl	8001f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002904:	4803      	ldr	r0, [pc, #12]	@ (8002914 <MX_TIM3_Init+0x128>)
 8002906:	f000 f95d 	bl	8002bc4 <HAL_TIM_MspPostInit>

}
 800290a:	bf00      	nop
 800290c:	3738      	adds	r7, #56	@ 0x38
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000354 	.word	0x20000354
 8002918:	40000400 	.word	0x40000400

0800291c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b08e      	sub	sp, #56	@ 0x38
 8002920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002922:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	605a      	str	r2, [r3, #4]
 800292c:	609a      	str	r2, [r3, #8]
 800292e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002930:	f107 0320 	add.w	r3, r7, #32
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]
 8002948:	615a      	str	r2, [r3, #20]
 800294a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800294c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 800294e:	4a2e      	ldr	r2, [pc, #184]	@ (8002a08 <MX_TIM4_Init+0xec>)
 8002950:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 300-1;
 8002952:	4b2c      	ldr	r3, [pc, #176]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 8002954:	f240 122b 	movw	r2, #299	@ 0x12b
 8002958:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800295a:	4b2a      	ldr	r3, [pc, #168]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 800295c:	2200      	movs	r2, #0
 800295e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8002960:	4b28      	ldr	r3, [pc, #160]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 8002962:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002966:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002968:	4b26      	ldr	r3, [pc, #152]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 800296a:	2200      	movs	r2, #0
 800296c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800296e:	4b25      	ldr	r3, [pc, #148]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 8002970:	2200      	movs	r2, #0
 8002972:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002974:	4823      	ldr	r0, [pc, #140]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 8002976:	f003 f80f 	bl	8005998 <HAL_TIM_Base_Init>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002980:	f7ff fb02 	bl	8001f88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002984:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002988:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800298a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800298e:	4619      	mov	r1, r3
 8002990:	481c      	ldr	r0, [pc, #112]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 8002992:	f003 fc33 	bl	80061fc <HAL_TIM_ConfigClockSource>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800299c:	f7ff faf4 	bl	8001f88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80029a0:	4818      	ldr	r0, [pc, #96]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 80029a2:	f003 f8e8 	bl	8005b76 <HAL_TIM_PWM_Init>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80029ac:	f7ff faec 	bl	8001f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029b0:	2300      	movs	r3, #0
 80029b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b4:	2300      	movs	r3, #0
 80029b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029b8:	f107 0320 	add.w	r3, r7, #32
 80029bc:	4619      	mov	r1, r3
 80029be:	4811      	ldr	r0, [pc, #68]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 80029c0:	f004 f828 	bl	8006a14 <HAL_TIMEx_MasterConfigSynchronization>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80029ca:	f7ff fadd 	bl	8001f88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029ce:	2360      	movs	r3, #96	@ 0x60
 80029d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 995;
 80029d2:	f240 33e3 	movw	r3, #995	@ 0x3e3
 80029d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029d8:	2300      	movs	r3, #0
 80029da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029dc:	2300      	movs	r3, #0
 80029de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029e0:	1d3b      	adds	r3, r7, #4
 80029e2:	2204      	movs	r2, #4
 80029e4:	4619      	mov	r1, r3
 80029e6:	4807      	ldr	r0, [pc, #28]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 80029e8:	f003 fb46 	bl	8006078 <HAL_TIM_PWM_ConfigChannel>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 80029f2:	f7ff fac9 	bl	8001f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80029f6:	4803      	ldr	r0, [pc, #12]	@ (8002a04 <MX_TIM4_Init+0xe8>)
 80029f8:	f000 f8e4 	bl	8002bc4 <HAL_TIM_MspPostInit>

}
 80029fc:	bf00      	nop
 80029fe:	3738      	adds	r7, #56	@ 0x38
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	2000039c 	.word	0x2000039c
 8002a08:	40000800 	.word	0x40000800

08002a0c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a12:	463b      	mov	r3, r7
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002a1a:	4b15      	ldr	r3, [pc, #84]	@ (8002a70 <MX_TIM6_Init+0x64>)
 8002a1c:	4a15      	ldr	r2, [pc, #84]	@ (8002a74 <MX_TIM6_Init+0x68>)
 8002a1e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 42000-1;
 8002a20:	4b13      	ldr	r3, [pc, #76]	@ (8002a70 <MX_TIM6_Init+0x64>)
 8002a22:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002a26:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a28:	4b11      	ldr	r3, [pc, #68]	@ (8002a70 <MX_TIM6_Init+0x64>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 400-1;
 8002a2e:	4b10      	ldr	r3, [pc, #64]	@ (8002a70 <MX_TIM6_Init+0x64>)
 8002a30:	f240 128f 	movw	r2, #399	@ 0x18f
 8002a34:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a36:	4b0e      	ldr	r3, [pc, #56]	@ (8002a70 <MX_TIM6_Init+0x64>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002a3c:	480c      	ldr	r0, [pc, #48]	@ (8002a70 <MX_TIM6_Init+0x64>)
 8002a3e:	f002 ffab 	bl	8005998 <HAL_TIM_Base_Init>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002a48:	f7ff fa9e 	bl	8001f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002a4c:	2320      	movs	r3, #32
 8002a4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a50:	2300      	movs	r3, #0
 8002a52:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002a54:	463b      	mov	r3, r7
 8002a56:	4619      	mov	r1, r3
 8002a58:	4805      	ldr	r0, [pc, #20]	@ (8002a70 <MX_TIM6_Init+0x64>)
 8002a5a:	f003 ffdb 	bl	8006a14 <HAL_TIMEx_MasterConfigSynchronization>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002a64:	f7ff fa90 	bl	8001f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	200003e4 	.word	0x200003e4
 8002a74:	40001000 	.word	0x40001000

08002a78 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a7e:	463b      	mov	r3, r7
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002a86:	4b14      	ldr	r3, [pc, #80]	@ (8002ad8 <MX_TIM7_Init+0x60>)
 8002a88:	4a14      	ldr	r2, [pc, #80]	@ (8002adc <MX_TIM7_Init+0x64>)
 8002a8a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8002a8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <MX_TIM7_Init+0x60>)
 8002a8e:	2253      	movs	r2, #83	@ 0x53
 8002a90:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a92:	4b11      	ldr	r3, [pc, #68]	@ (8002ad8 <MX_TIM7_Init+0x60>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8002a98:	4b0f      	ldr	r3, [pc, #60]	@ (8002ad8 <MX_TIM7_Init+0x60>)
 8002a9a:	2209      	movs	r2, #9
 8002a9c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad8 <MX_TIM7_Init+0x60>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002aa4:	480c      	ldr	r0, [pc, #48]	@ (8002ad8 <MX_TIM7_Init+0x60>)
 8002aa6:	f002 ff77 	bl	8005998 <HAL_TIM_Base_Init>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8002ab0:	f7ff fa6a 	bl	8001f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002abc:	463b      	mov	r3, r7
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4805      	ldr	r0, [pc, #20]	@ (8002ad8 <MX_TIM7_Init+0x60>)
 8002ac2:	f003 ffa7 	bl	8006a14 <HAL_TIMEx_MasterConfigSynchronization>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8002acc:	f7ff fa5c 	bl	8001f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002ad0:	bf00      	nop
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	2000042c 	.word	0x2000042c
 8002adc:	40001400 	.word	0x40001400

08002ae0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a30      	ldr	r2, [pc, #192]	@ (8002bb0 <HAL_TIM_Base_MspInit+0xd0>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d10e      	bne.n	8002b10 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afa:	4a2e      	ldr	r2, [pc, #184]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002afc:	f043 0302 	orr.w	r3, r3, #2
 8002b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b02:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002b0e:	e04a      	b.n	8002ba6 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM4)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a28      	ldr	r2, [pc, #160]	@ (8002bb8 <HAL_TIM_Base_MspInit+0xd8>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d10e      	bne.n	8002b38 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	4b25      	ldr	r3, [pc, #148]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b22:	4a24      	ldr	r2, [pc, #144]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b24:	f043 0304 	orr.w	r3, r3, #4
 8002b28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b2a:	4b22      	ldr	r3, [pc, #136]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	f003 0304 	and.w	r3, r3, #4
 8002b32:	613b      	str	r3, [r7, #16]
 8002b34:	693b      	ldr	r3, [r7, #16]
}
 8002b36:	e036      	b.n	8002ba6 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM6)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bbc <HAL_TIM_Base_MspInit+0xdc>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d116      	bne.n	8002b70 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4a:	4a1a      	ldr	r2, [pc, #104]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b4c:	f043 0310 	orr.w	r3, r3, #16
 8002b50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b52:	4b18      	ldr	r3, [pc, #96]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	f003 0310 	and.w	r3, r3, #16
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2100      	movs	r1, #0
 8002b62:	2036      	movs	r0, #54	@ 0x36
 8002b64:	f000 fc77 	bl	8003456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002b68:	2036      	movs	r0, #54	@ 0x36
 8002b6a:	f000 fc90 	bl	800348e <HAL_NVIC_EnableIRQ>
}
 8002b6e:	e01a      	b.n	8002ba6 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM7)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a12      	ldr	r2, [pc, #72]	@ (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d115      	bne.n	8002ba6 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	60bb      	str	r3, [r7, #8]
 8002b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b82:	4a0c      	ldr	r2, [pc, #48]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b84:	f043 0320 	orr.w	r3, r3, #32
 8002b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb4 <HAL_TIM_Base_MspInit+0xd4>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	f003 0320 	and.w	r3, r3, #32
 8002b92:	60bb      	str	r3, [r7, #8]
 8002b94:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002b96:	2200      	movs	r2, #0
 8002b98:	2100      	movs	r1, #0
 8002b9a:	2037      	movs	r0, #55	@ 0x37
 8002b9c:	f000 fc5b 	bl	8003456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ba0:	2037      	movs	r0, #55	@ 0x37
 8002ba2:	f000 fc74 	bl	800348e <HAL_NVIC_EnableIRQ>
}
 8002ba6:	bf00      	nop
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	40000400 	.word	0x40000400
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40000800 	.word	0x40000800
 8002bbc:	40001000 	.word	0x40001000
 8002bc0:	40001400 	.word	0x40001400

08002bc4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b08a      	sub	sp, #40	@ 0x28
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bcc:	f107 0314 	add.w	r3, r7, #20
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	605a      	str	r2, [r3, #4]
 8002bd6:	609a      	str	r2, [r3, #8]
 8002bd8:	60da      	str	r2, [r3, #12]
 8002bda:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a33      	ldr	r2, [pc, #204]	@ (8002cb0 <HAL_TIM_MspPostInit+0xec>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d13c      	bne.n	8002c60 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be6:	2300      	movs	r3, #0
 8002be8:	613b      	str	r3, [r7, #16]
 8002bea:	4b32      	ldr	r3, [pc, #200]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bee:	4a31      	ldr	r2, [pc, #196]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	613b      	str	r3, [r7, #16]
 8002c00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
 8002c06:	4b2b      	ldr	r3, [pc, #172]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002c0c:	f043 0302 	orr.w	r3, r3, #2
 8002c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c12:	4b28      	ldr	r3, [pc, #160]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = Gauche_av_Pin|Gauche_re_Pin;
 8002c1e:	23c0      	movs	r3, #192	@ 0xc0
 8002c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c32:	f107 0314 	add.w	r3, r7, #20
 8002c36:	4619      	mov	r1, r3
 8002c38:	481f      	ldr	r0, [pc, #124]	@ (8002cb8 <HAL_TIM_MspPostInit+0xf4>)
 8002c3a:	f000 fc43 	bl	80034c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Droit_av_Pin|Droit_re_Pin;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c42:	2302      	movs	r3, #2
 8002c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c4e:	2302      	movs	r3, #2
 8002c50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c52:	f107 0314 	add.w	r3, r7, #20
 8002c56:	4619      	mov	r1, r3
 8002c58:	4818      	ldr	r0, [pc, #96]	@ (8002cbc <HAL_TIM_MspPostInit+0xf8>)
 8002c5a:	f000 fc33 	bl	80034c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002c5e:	e022      	b.n	8002ca6 <HAL_TIM_MspPostInit+0xe2>
  else if(timHandle->Instance==TIM4)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a16      	ldr	r2, [pc, #88]	@ (8002cc0 <HAL_TIM_MspPostInit+0xfc>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d11d      	bne.n	8002ca6 <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	60bb      	str	r3, [r7, #8]
 8002c6e:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	4a10      	ldr	r2, [pc, #64]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002c74:	f043 0302 	orr.w	r3, r3, #2
 8002c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb4 <HAL_TIM_MspPostInit+0xf0>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	60bb      	str	r3, [r7, #8]
 8002c84:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LCD_BL_Pin;
 8002c86:	2380      	movs	r3, #128	@ 0x80
 8002c88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c92:	2300      	movs	r3, #0
 8002c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c96:	2302      	movs	r3, #2
 8002c98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8002c9a:	f107 0314 	add.w	r3, r7, #20
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4806      	ldr	r0, [pc, #24]	@ (8002cbc <HAL_TIM_MspPostInit+0xf8>)
 8002ca2:	f000 fc0f 	bl	80034c4 <HAL_GPIO_Init>
}
 8002ca6:	bf00      	nop
 8002ca8:	3728      	adds	r7, #40	@ 0x28
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40000400 	.word	0x40000400
 8002cb4:	40023800 	.word	0x40023800
 8002cb8:	40020000 	.word	0x40020000
 8002cbc:	40020400 	.word	0x40020400
 8002cc0:	40000800 	.word	0x40000800

08002cc4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cc8:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cca:	4a12      	ldr	r2, [pc, #72]	@ (8002d14 <MX_USART2_UART_Init+0x50>)
 8002ccc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cce:	4b10      	ldr	r3, [pc, #64]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002cd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ce8:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cea:	220c      	movs	r2, #12
 8002cec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cee:	4b08      	ldr	r3, [pc, #32]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cf4:	4b06      	ldr	r3, [pc, #24]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cfa:	4805      	ldr	r0, [pc, #20]	@ (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cfc:	f003 ff1a 	bl	8006b34 <HAL_UART_Init>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d06:	f7ff f93f 	bl	8001f88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000474 	.word	0x20000474
 8002d14:	40004400 	.word	0x40004400

08002d18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08a      	sub	sp, #40	@ 0x28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	60da      	str	r2, [r3, #12]
 8002d2e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a19      	ldr	r2, [pc, #100]	@ (8002d9c <HAL_UART_MspInit+0x84>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d12b      	bne.n	8002d92 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	4b18      	ldr	r3, [pc, #96]	@ (8002da0 <HAL_UART_MspInit+0x88>)
 8002d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d42:	4a17      	ldr	r2, [pc, #92]	@ (8002da0 <HAL_UART_MspInit+0x88>)
 8002d44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d4a:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <HAL_UART_MspInit+0x88>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	4b11      	ldr	r3, [pc, #68]	@ (8002da0 <HAL_UART_MspInit+0x88>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5e:	4a10      	ldr	r2, [pc, #64]	@ (8002da0 <HAL_UART_MspInit+0x88>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d66:	4b0e      	ldr	r3, [pc, #56]	@ (8002da0 <HAL_UART_MspInit+0x88>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002d72:	230c      	movs	r3, #12
 8002d74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d76:	2302      	movs	r3, #2
 8002d78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d82:	2307      	movs	r3, #7
 8002d84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d86:	f107 0314 	add.w	r3, r7, #20
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4805      	ldr	r0, [pc, #20]	@ (8002da4 <HAL_UART_MspInit+0x8c>)
 8002d8e:	f000 fb99 	bl	80034c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002d92:	bf00      	nop
 8002d94:	3728      	adds	r7, #40	@ 0x28
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40004400 	.word	0x40004400
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40020000 	.word	0x40020000

08002da8 <LCD_Manuel>:
#include <stdio.h>
#include <string.h>
#include "auto.h"

void LCD_Manuel(int a)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af02      	add	r7, sp, #8
 8002dae:	6078      	str	r0, [r7, #4]
	if (a == 1){
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d10c      	bne.n	8002dd0 <LCD_Manuel+0x28>
	Paint_DrawString_EN (120, 75, "1",        &Font24,    MAGENTA,  WHITE);
 8002db6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e30 <LCD_Manuel+0x88>)
 8002dc4:	4a1b      	ldr	r2, [pc, #108]	@ (8002e34 <LCD_Manuel+0x8c>)
 8002dc6:	214b      	movs	r1, #75	@ 0x4b
 8002dc8:	2078      	movs	r0, #120	@ 0x78
 8002dca:	f004 fbab 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (120, 75, "3",        &Font24,    MAGENTA,  WHITE);
	}
	else{
	Paint_DrawString_EN (120, 75, "      ",        &Font24,    MAGENTA,  WHITE);
	}
}
 8002dce:	e02b      	b.n	8002e28 <LCD_Manuel+0x80>
	else if (a == 2){
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d10c      	bne.n	8002df0 <LCD_Manuel+0x48>
	Paint_DrawString_EN (120, 75, "2",        &Font24,    MAGENTA,  WHITE);
 8002dd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dda:	9301      	str	r3, [sp, #4]
 8002ddc:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	4b13      	ldr	r3, [pc, #76]	@ (8002e30 <LCD_Manuel+0x88>)
 8002de4:	4a14      	ldr	r2, [pc, #80]	@ (8002e38 <LCD_Manuel+0x90>)
 8002de6:	214b      	movs	r1, #75	@ 0x4b
 8002de8:	2078      	movs	r0, #120	@ 0x78
 8002dea:	f004 fb9b 	bl	8007524 <Paint_DrawString_EN>
}
 8002dee:	e01b      	b.n	8002e28 <LCD_Manuel+0x80>
	else if (a==3){
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2b03      	cmp	r3, #3
 8002df4:	d10c      	bne.n	8002e10 <LCD_Manuel+0x68>
	Paint_DrawString_EN (120, 75, "3",        &Font24,    MAGENTA,  WHITE);
 8002df6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	4b0b      	ldr	r3, [pc, #44]	@ (8002e30 <LCD_Manuel+0x88>)
 8002e04:	4a0d      	ldr	r2, [pc, #52]	@ (8002e3c <LCD_Manuel+0x94>)
 8002e06:	214b      	movs	r1, #75	@ 0x4b
 8002e08:	2078      	movs	r0, #120	@ 0x78
 8002e0a:	f004 fb8b 	bl	8007524 <Paint_DrawString_EN>
}
 8002e0e:	e00b      	b.n	8002e28 <LCD_Manuel+0x80>
	Paint_DrawString_EN (120, 75, "      ",        &Font24,    MAGENTA,  WHITE);
 8002e10:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e14:	9301      	str	r3, [sp, #4]
 8002e16:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	4b04      	ldr	r3, [pc, #16]	@ (8002e30 <LCD_Manuel+0x88>)
 8002e1e:	4a08      	ldr	r2, [pc, #32]	@ (8002e40 <LCD_Manuel+0x98>)
 8002e20:	214b      	movs	r1, #75	@ 0x4b
 8002e22:	2078      	movs	r0, #120	@ 0x78
 8002e24:	f004 fb7e 	bl	8007524 <Paint_DrawString_EN>
}
 8002e28:	bf00      	nop
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	20000038 	.word	0x20000038
 8002e34:	0800c280 	.word	0x0800c280
 8002e38:	0800c284 	.word	0x0800c284
 8002e3c:	0800c288 	.word	0x0800c288
 8002e40:	0800c28c 	.word	0x0800c28c

08002e44 <LCD_Mode>:

void LCD_Mode()
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af02      	add	r7, sp, #8
	char charMode[12];
	strcpy(charMode, Get_Mode_String());
 8002e4a:	f7fe f905 	bl	8001058 <Get_Mode_String>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	1d3b      	adds	r3, r7, #4
 8002e52:	4611      	mov	r1, r2
 8002e54:	4618      	mov	r0, r3
 8002e56:	f005 ffea 	bl	8008e2e <strcpy>
	Paint_DrawString_EN (5, 75, charMode,        &Font24,    MAGENTA,  WHITE);
 8002e5a:	1d3a      	adds	r2, r7, #4
 8002e5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e60:	9301      	str	r3, [sp, #4]
 8002e62:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	4b04      	ldr	r3, [pc, #16]	@ (8002e7c <LCD_Mode+0x38>)
 8002e6a:	214b      	movs	r1, #75	@ 0x4b
 8002e6c:	2005      	movs	r0, #5
 8002e6e:	f004 fb59 	bl	8007524 <Paint_DrawString_EN>
}
 8002e72:	bf00      	nop
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000038 	.word	0x20000038

08002e80 <LCD_Vitesse>:

void LCD_Vitesse(uint16_t vitesseG, uint16_t vitesseD, int encod_D, int encod_G)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b08e      	sub	sp, #56	@ 0x38
 8002e84:	af02      	add	r7, sp, #8
 8002e86:	60ba      	str	r2, [r7, #8]
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	81fb      	strh	r3, [r7, #14]
 8002e8e:	460b      	mov	r3, r1
 8002e90:	81bb      	strh	r3, [r7, #12]
	char buffVG[14];
	char buffVD[14];

	if(encod_G == 0)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d107      	bne.n	8002ea8 <LCD_Vitesse+0x28>
	{
		sprintf(buffVG,
 8002e98:	89fa      	ldrh	r2, [r7, #14]
 8002e9a:	f107 0320 	add.w	r3, r7, #32
 8002e9e:	491e      	ldr	r1, [pc, #120]	@ (8002f18 <LCD_Vitesse+0x98>)
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f005 fe3d 	bl	8008b20 <siprintf>
 8002ea6:	e006      	b.n	8002eb6 <LCD_Vitesse+0x36>
		  "+%2d",
		   vitesseG);
	}
	else
	{
		sprintf(buffVG,
 8002ea8:	89fa      	ldrh	r2, [r7, #14]
 8002eaa:	f107 0320 	add.w	r3, r7, #32
 8002eae:	491b      	ldr	r1, [pc, #108]	@ (8002f1c <LCD_Vitesse+0x9c>)
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f005 fe35 	bl	8008b20 <siprintf>
			"-%2d",
			   vitesseG);
	}

	if(encod_D == 0)
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d107      	bne.n	8002ecc <LCD_Vitesse+0x4c>
	{
		sprintf(buffVD,
 8002ebc:	89ba      	ldrh	r2, [r7, #12]
 8002ebe:	f107 0310 	add.w	r3, r7, #16
 8002ec2:	4915      	ldr	r1, [pc, #84]	@ (8002f18 <LCD_Vitesse+0x98>)
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f005 fe2b 	bl	8008b20 <siprintf>
 8002eca:	e006      	b.n	8002eda <LCD_Vitesse+0x5a>
		  "+%2d",
		   vitesseD);
	}
	else
	{
		sprintf(buffVD,
 8002ecc:	89ba      	ldrh	r2, [r7, #12]
 8002ece:	f107 0310 	add.w	r3, r7, #16
 8002ed2:	4912      	ldr	r1, [pc, #72]	@ (8002f1c <LCD_Vitesse+0x9c>)
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f005 fe23 	bl	8008b20 <siprintf>
			"-%2d",
			   vitesseD);
	}

	Paint_DrawString_EN (190, 100, buffVD,        &Font16,    MAGENTA,  WHITE);
 8002eda:	f107 0210 	add.w	r2, r7, #16
 8002ede:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ee2:	9301      	str	r3, [sp, #4]
 8002ee4:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	4b0d      	ldr	r3, [pc, #52]	@ (8002f20 <LCD_Vitesse+0xa0>)
 8002eec:	2164      	movs	r1, #100	@ 0x64
 8002eee:	20be      	movs	r0, #190	@ 0xbe
 8002ef0:	f004 fb18 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (190, 125, buffVG,        &Font16,    MAGENTA,  WHITE);
 8002ef4:	f107 0220 	add.w	r2, r7, #32
 8002ef8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002efc:	9301      	str	r3, [sp, #4]
 8002efe:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	4b06      	ldr	r3, [pc, #24]	@ (8002f20 <LCD_Vitesse+0xa0>)
 8002f06:	217d      	movs	r1, #125	@ 0x7d
 8002f08:	20be      	movs	r0, #190	@ 0xbe
 8002f0a:	f004 fb0b 	bl	8007524 <Paint_DrawString_EN>
}
 8002f0e:	bf00      	nop
 8002f10:	3730      	adds	r7, #48	@ 0x30
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	0800c294 	.word	0x0800c294
 8002f1c:	0800c29c 	.word	0x0800c29c
 8002f20:	20000028 	.word	0x20000028

08002f24 <LCD_Init>:

void LCD_Init(uint8_t* a)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af02      	add	r7, sp, #8
 8002f2a:	6078      	str	r0, [r7, #4]
	DEV_Module_Init();
 8002f2c:	f004 f8d8 	bl	80070e0 <DEV_Module_Init>


	LCD_2IN_SetBackLight(1000);
 8002f30:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002f34:	f004 fd90 	bl	8007a58 <LCD_2IN_SetBackLight>
	LCD_2IN_Init();
 8002f38:	f004 fbd6 	bl	80076e8 <LCD_2IN_Init>
	LCD_2IN_Clear(WHITE);
 8002f3c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002f40:	f004 fd42 	bl	80079c8 <LCD_2IN_Clear>


	Paint_NewImage(LCD_2IN_WIDTH,LCD_2IN_HEIGHT, ROTATE_90, WHITE);
 8002f44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f48:	225a      	movs	r2, #90	@ 0x5a
 8002f4a:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8002f4e:	20f0      	movs	r0, #240	@ 0xf0
 8002f50:	f004 f8e6 	bl	8007120 <Paint_NewImage>


	Paint_SetClearFuntion(LCD_2IN_Clear);
 8002f54:	4862      	ldr	r0, [pc, #392]	@ (80030e0 <LCD_Init+0x1bc>)
 8002f56:	f004 f92f 	bl	80071b8 <Paint_SetClearFuntion>
	Paint_SetDisplayFuntion(LCD_2IN_DrawPaint);
 8002f5a:	4862      	ldr	r0, [pc, #392]	@ (80030e4 <LCD_Init+0x1c0>)
 8002f5c:	f004 f93c 	bl	80071d8 <Paint_SetDisplayFuntion>

  printf("Paint_Clear\r\n");
 8002f60:	4861      	ldr	r0, [pc, #388]	@ (80030e8 <LCD_Init+0x1c4>)
 8002f62:	f005 fdd5 	bl	8008b10 <puts>
	Paint_Clear(MAGENTA);
 8002f66:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 8002f6a:	f004 fa1f 	bl	80073ac <Paint_Clear>
	DEV_Delay_ms(500);
 8002f6e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002f72:	f000 f971 	bl	8003258 <HAL_Delay>


	Paint_SetRotate(ROTATE_270);
 8002f76:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 8002f7a:	f004 f93d 	bl	80071f8 <Paint_SetRotate>
	Paint_DrawString_EN (50, 100, "DEMARRAGE DU",        &Font24,    MAGENTA,  WHITE);
 8002f7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f82:	9301      	str	r3, [sp, #4]
 8002f84:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002f88:	9300      	str	r3, [sp, #0]
 8002f8a:	4b58      	ldr	r3, [pc, #352]	@ (80030ec <LCD_Init+0x1c8>)
 8002f8c:	4a58      	ldr	r2, [pc, #352]	@ (80030f0 <LCD_Init+0x1cc>)
 8002f8e:	2164      	movs	r1, #100	@ 0x64
 8002f90:	2032      	movs	r0, #50	@ 0x32
 8002f92:	f004 fac7 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (100, 125, "PROJET",        &Font24,    MAGENTA,  WHITE);
 8002f96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f9a:	9301      	str	r3, [sp, #4]
 8002f9c:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	4b52      	ldr	r3, [pc, #328]	@ (80030ec <LCD_Init+0x1c8>)
 8002fa4:	4a53      	ldr	r2, [pc, #332]	@ (80030f4 <LCD_Init+0x1d0>)
 8002fa6:	217d      	movs	r1, #125	@ 0x7d
 8002fa8:	2064      	movs	r0, #100	@ 0x64
 8002faa:	f004 fabb 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (70, 150, "VROUM-VROUM",        &Font24,    MAGENTA,  WHITE);
 8002fae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fb2:	9301      	str	r3, [sp, #4]
 8002fb4:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002fb8:	9300      	str	r3, [sp, #0]
 8002fba:	4b4c      	ldr	r3, [pc, #304]	@ (80030ec <LCD_Init+0x1c8>)
 8002fbc:	4a4e      	ldr	r2, [pc, #312]	@ (80030f8 <LCD_Init+0x1d4>)
 8002fbe:	2196      	movs	r1, #150	@ 0x96
 8002fc0:	2046      	movs	r0, #70	@ 0x46
 8002fc2:	f004 faaf 	bl	8007524 <Paint_DrawString_EN>
	DEV_Delay_ms(500);
 8002fc6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002fca:	f000 f945 	bl	8003258 <HAL_Delay>
	Paint_Clear(MAGENTA);
 8002fce:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 8002fd2:	f004 f9eb 	bl	80073ac <Paint_Clear>

	Paint_DrawString_EN (85, 100, "LE PROJET",        &Font24,    MAGENTA,  WHITE);
 8002fd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	4b42      	ldr	r3, [pc, #264]	@ (80030ec <LCD_Init+0x1c8>)
 8002fe4:	4a45      	ldr	r2, [pc, #276]	@ (80030fc <LCD_Init+0x1d8>)
 8002fe6:	2164      	movs	r1, #100	@ 0x64
 8002fe8:	2055      	movs	r0, #85	@ 0x55
 8002fea:	f004 fa9b 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (70, 125, "VROUM-VROUM",        &Font24,    MAGENTA,  WHITE);
 8002fee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ff2:	9301      	str	r3, [sp, #4]
 8002ff4:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	4b3c      	ldr	r3, [pc, #240]	@ (80030ec <LCD_Init+0x1c8>)
 8002ffc:	4a3e      	ldr	r2, [pc, #248]	@ (80030f8 <LCD_Init+0x1d4>)
 8002ffe:	217d      	movs	r1, #125	@ 0x7d
 8003000:	2046      	movs	r0, #70	@ 0x46
 8003002:	f004 fa8f 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (85, 150, "VOUS SALUT",        &Font24,    MAGENTA,  WHITE);
 8003006:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800300a:	9301      	str	r3, [sp, #4]
 800300c:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	4b36      	ldr	r3, [pc, #216]	@ (80030ec <LCD_Init+0x1c8>)
 8003014:	4a3a      	ldr	r2, [pc, #232]	@ (8003100 <LCD_Init+0x1dc>)
 8003016:	2196      	movs	r1, #150	@ 0x96
 8003018:	2055      	movs	r0, #85	@ 0x55
 800301a:	f004 fa83 	bl	8007524 <Paint_DrawString_EN>
	DEV_Delay_ms(500);
 800301e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003022:	f000 f919 	bl	8003258 <HAL_Delay>
	Paint_Clear(MAGENTA);
 8003026:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 800302a:	f004 f9bf 	bl	80073ac <Paint_Clear>

	Paint_DrawString_EN (5, 1, "La date : ",        &Font24,    MAGENTA,  WHITE);
 800302e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	4b2c      	ldr	r3, [pc, #176]	@ (80030ec <LCD_Init+0x1c8>)
 800303c:	4a31      	ldr	r2, [pc, #196]	@ (8003104 <LCD_Init+0x1e0>)
 800303e:	2101      	movs	r1, #1
 8003040:	2005      	movs	r0, #5
 8003042:	f004 fa6f 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (5, 25, "L'heure : ",        &Font24,    MAGENTA,  WHITE);
 8003046:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	4b26      	ldr	r3, [pc, #152]	@ (80030ec <LCD_Init+0x1c8>)
 8003054:	4a2c      	ldr	r2, [pc, #176]	@ (8003108 <LCD_Init+0x1e4>)
 8003056:	2119      	movs	r1, #25
 8003058:	2005      	movs	r0, #5
 800305a:	f004 fa63 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (5, 50, "Mode actuel : ",        &Font24,    MAGENTA,  WHITE);
 800305e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003062:	9301      	str	r3, [sp, #4]
 8003064:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	4b20      	ldr	r3, [pc, #128]	@ (80030ec <LCD_Init+0x1c8>)
 800306c:	4a27      	ldr	r2, [pc, #156]	@ (800310c <LCD_Init+0x1e8>)
 800306e:	2132      	movs	r1, #50	@ 0x32
 8003070:	2005      	movs	r0, #5
 8003072:	f004 fa57 	bl	8007524 <Paint_DrawString_EN>


	LCD_Mode();
 8003076:	f7ff fee5 	bl	8002e44 <LCD_Mode>
	LCD_Manuel(3);
 800307a:	2003      	movs	r0, #3
 800307c:	f7ff fe94 	bl	8002da8 <LCD_Manuel>

	Paint_DrawString_EN (5, 100, "Vitesse G :   %",        &Font24,    MAGENTA,  WHITE);
 8003080:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003084:	9301      	str	r3, [sp, #4]
 8003086:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	4b17      	ldr	r3, [pc, #92]	@ (80030ec <LCD_Init+0x1c8>)
 800308e:	4a20      	ldr	r2, [pc, #128]	@ (8003110 <LCD_Init+0x1ec>)
 8003090:	2164      	movs	r1, #100	@ 0x64
 8003092:	2005      	movs	r0, #5
 8003094:	f004 fa46 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (5, 125, "Vitesse D :   %",        &Font24,    MAGENTA,  WHITE);
 8003098:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800309c:	9301      	str	r3, [sp, #4]
 800309e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	4b11      	ldr	r3, [pc, #68]	@ (80030ec <LCD_Init+0x1c8>)
 80030a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003114 <LCD_Init+0x1f0>)
 80030a8:	217d      	movs	r1, #125	@ 0x7d
 80030aa:	2005      	movs	r0, #5
 80030ac:	f004 fa3a 	bl	8007524 <Paint_DrawString_EN>
	Paint_DrawString_EN (10, 220, "Attention aux enfants",        &Font20,    YELLOW,  RED);
 80030b0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80030b4:	9301      	str	r3, [sp, #4]
 80030b6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	4b16      	ldr	r3, [pc, #88]	@ (8003118 <LCD_Init+0x1f4>)
 80030be:	4a17      	ldr	r2, [pc, #92]	@ (800311c <LCD_Init+0x1f8>)
 80030c0:	21dc      	movs	r1, #220	@ 0xdc
 80030c2:	200a      	movs	r0, #10
 80030c4:	f004 fa2e 	bl	8007524 <Paint_DrawString_EN>

	DEV_Delay_ms(3000);
 80030c8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80030cc:	f000 f8c4 	bl	8003258 <HAL_Delay>

	*a = 1;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	701a      	strb	r2, [r3, #0]
	//DEV_Module_Exit();

}
 80030d6:	bf00      	nop
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	080079c9 	.word	0x080079c9
 80030e4:	08007a29 	.word	0x08007a29
 80030e8:	0800c2a4 	.word	0x0800c2a4
 80030ec:	20000038 	.word	0x20000038
 80030f0:	0800c2b4 	.word	0x0800c2b4
 80030f4:	0800c2c4 	.word	0x0800c2c4
 80030f8:	0800c2cc 	.word	0x0800c2cc
 80030fc:	0800c2d8 	.word	0x0800c2d8
 8003100:	0800c2e4 	.word	0x0800c2e4
 8003104:	0800c2f0 	.word	0x0800c2f0
 8003108:	0800c2fc 	.word	0x0800c2fc
 800310c:	0800c308 	.word	0x0800c308
 8003110:	0800c318 	.word	0x0800c318
 8003114:	0800c328 	.word	0x0800c328
 8003118:	20000030 	.word	0x20000030
 800311c:	0800c338 	.word	0x0800c338

08003120 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003120:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003158 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003124:	f7ff fb50 	bl	80027c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003128:	480c      	ldr	r0, [pc, #48]	@ (800315c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800312a:	490d      	ldr	r1, [pc, #52]	@ (8003160 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800312c:	4a0d      	ldr	r2, [pc, #52]	@ (8003164 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800312e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003130:	e002      	b.n	8003138 <LoopCopyDataInit>

08003132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003136:	3304      	adds	r3, #4

08003138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800313a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800313c:	d3f9      	bcc.n	8003132 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800313e:	4a0a      	ldr	r2, [pc, #40]	@ (8003168 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003140:	4c0a      	ldr	r4, [pc, #40]	@ (800316c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003144:	e001      	b.n	800314a <LoopFillZerobss>

08003146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003148:	3204      	adds	r2, #4

0800314a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800314a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800314c:	d3fb      	bcc.n	8003146 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800314e:	f005 fe47 	bl	8008de0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003152:	f7fe fdcd 	bl	8001cf0 <main>
  bx  lr    
 8003156:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003158:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800315c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003160:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8003164:	08010018 	.word	0x08010018
  ldr r2, =_sbss
 8003168:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 800316c:	2000062c 	.word	0x2000062c

08003170 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003170:	e7fe      	b.n	8003170 <ADC_IRQHandler>
	...

08003174 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003178:	4b0e      	ldr	r3, [pc, #56]	@ (80031b4 <HAL_Init+0x40>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a0d      	ldr	r2, [pc, #52]	@ (80031b4 <HAL_Init+0x40>)
 800317e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003182:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003184:	4b0b      	ldr	r3, [pc, #44]	@ (80031b4 <HAL_Init+0x40>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a0a      	ldr	r2, [pc, #40]	@ (80031b4 <HAL_Init+0x40>)
 800318a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800318e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003190:	4b08      	ldr	r3, [pc, #32]	@ (80031b4 <HAL_Init+0x40>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a07      	ldr	r2, [pc, #28]	@ (80031b4 <HAL_Init+0x40>)
 8003196:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800319a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800319c:	2003      	movs	r0, #3
 800319e:	f000 f94f 	bl	8003440 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031a2:	2000      	movs	r0, #0
 80031a4:	f000 f808 	bl	80031b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031a8:	f7ff f9c8 	bl	800253c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40023c00 	.word	0x40023c00

080031b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031c0:	4b12      	ldr	r3, [pc, #72]	@ (800320c <HAL_InitTick+0x54>)
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	4b12      	ldr	r3, [pc, #72]	@ (8003210 <HAL_InitTick+0x58>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	4619      	mov	r1, r3
 80031ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80031d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 f967 	bl	80034aa <HAL_SYSTICK_Config>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e00e      	b.n	8003204 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b0f      	cmp	r3, #15
 80031ea:	d80a      	bhi.n	8003202 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031ec:	2200      	movs	r2, #0
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	f04f 30ff 	mov.w	r0, #4294967295
 80031f4:	f000 f92f 	bl	8003456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031f8:	4a06      	ldr	r2, [pc, #24]	@ (8003214 <HAL_InitTick+0x5c>)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	e000      	b.n	8003204 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
}
 8003204:	4618      	mov	r0, r3
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	2000001c 	.word	0x2000001c
 8003210:	20000024 	.word	0x20000024
 8003214:	20000020 	.word	0x20000020

08003218 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <HAL_IncTick+0x20>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	461a      	mov	r2, r3
 8003222:	4b06      	ldr	r3, [pc, #24]	@ (800323c <HAL_IncTick+0x24>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4413      	add	r3, r2
 8003228:	4a04      	ldr	r2, [pc, #16]	@ (800323c <HAL_IncTick+0x24>)
 800322a:	6013      	str	r3, [r2, #0]
}
 800322c:	bf00      	nop
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	20000024 	.word	0x20000024
 800323c:	200004bc 	.word	0x200004bc

08003240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return uwTick;
 8003244:	4b03      	ldr	r3, [pc, #12]	@ (8003254 <HAL_GetTick+0x14>)
 8003246:	681b      	ldr	r3, [r3, #0]
}
 8003248:	4618      	mov	r0, r3
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	200004bc 	.word	0x200004bc

08003258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003260:	f7ff ffee 	bl	8003240 <HAL_GetTick>
 8003264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003270:	d005      	beq.n	800327e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003272:	4b0a      	ldr	r3, [pc, #40]	@ (800329c <HAL_Delay+0x44>)
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	461a      	mov	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4413      	add	r3, r2
 800327c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800327e:	bf00      	nop
 8003280:	f7ff ffde 	bl	8003240 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	429a      	cmp	r2, r3
 800328e:	d8f7      	bhi.n	8003280 <HAL_Delay+0x28>
  {
  }
}
 8003290:	bf00      	nop
 8003292:	bf00      	nop
 8003294:	3710      	adds	r7, #16
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	20000024 	.word	0x20000024

080032a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032b0:	4b0c      	ldr	r3, [pc, #48]	@ (80032e4 <__NVIC_SetPriorityGrouping+0x44>)
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032bc:	4013      	ands	r3, r2
 80032be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032d2:	4a04      	ldr	r2, [pc, #16]	@ (80032e4 <__NVIC_SetPriorityGrouping+0x44>)
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	60d3      	str	r3, [r2, #12]
}
 80032d8:	bf00      	nop
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	e000ed00 	.word	0xe000ed00

080032e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032ec:	4b04      	ldr	r3, [pc, #16]	@ (8003300 <__NVIC_GetPriorityGrouping+0x18>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	0a1b      	lsrs	r3, r3, #8
 80032f2:	f003 0307 	and.w	r3, r3, #7
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	4603      	mov	r3, r0
 800330c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800330e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003312:	2b00      	cmp	r3, #0
 8003314:	db0b      	blt.n	800332e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003316:	79fb      	ldrb	r3, [r7, #7]
 8003318:	f003 021f 	and.w	r2, r3, #31
 800331c:	4907      	ldr	r1, [pc, #28]	@ (800333c <__NVIC_EnableIRQ+0x38>)
 800331e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003322:	095b      	lsrs	r3, r3, #5
 8003324:	2001      	movs	r0, #1
 8003326:	fa00 f202 	lsl.w	r2, r0, r2
 800332a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800332e:	bf00      	nop
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	e000e100 	.word	0xe000e100

08003340 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	6039      	str	r1, [r7, #0]
 800334a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800334c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003350:	2b00      	cmp	r3, #0
 8003352:	db0a      	blt.n	800336a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	b2da      	uxtb	r2, r3
 8003358:	490c      	ldr	r1, [pc, #48]	@ (800338c <__NVIC_SetPriority+0x4c>)
 800335a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335e:	0112      	lsls	r2, r2, #4
 8003360:	b2d2      	uxtb	r2, r2
 8003362:	440b      	add	r3, r1
 8003364:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003368:	e00a      	b.n	8003380 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	b2da      	uxtb	r2, r3
 800336e:	4908      	ldr	r1, [pc, #32]	@ (8003390 <__NVIC_SetPriority+0x50>)
 8003370:	79fb      	ldrb	r3, [r7, #7]
 8003372:	f003 030f 	and.w	r3, r3, #15
 8003376:	3b04      	subs	r3, #4
 8003378:	0112      	lsls	r2, r2, #4
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	440b      	add	r3, r1
 800337e:	761a      	strb	r2, [r3, #24]
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	e000e100 	.word	0xe000e100
 8003390:	e000ed00 	.word	0xe000ed00

08003394 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003394:	b480      	push	{r7}
 8003396:	b089      	sub	sp, #36	@ 0x24
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f003 0307 	and.w	r3, r3, #7
 80033a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f1c3 0307 	rsb	r3, r3, #7
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	bf28      	it	cs
 80033b2:	2304      	movcs	r3, #4
 80033b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	3304      	adds	r3, #4
 80033ba:	2b06      	cmp	r3, #6
 80033bc:	d902      	bls.n	80033c4 <NVIC_EncodePriority+0x30>
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	3b03      	subs	r3, #3
 80033c2:	e000      	b.n	80033c6 <NVIC_EncodePriority+0x32>
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c8:	f04f 32ff 	mov.w	r2, #4294967295
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	fa02 f303 	lsl.w	r3, r2, r3
 80033d2:	43da      	mvns	r2, r3
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	401a      	ands	r2, r3
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033dc:	f04f 31ff 	mov.w	r1, #4294967295
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	fa01 f303 	lsl.w	r3, r1, r3
 80033e6:	43d9      	mvns	r1, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033ec:	4313      	orrs	r3, r2
         );
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3724      	adds	r7, #36	@ 0x24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
	...

080033fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3b01      	subs	r3, #1
 8003408:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800340c:	d301      	bcc.n	8003412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800340e:	2301      	movs	r3, #1
 8003410:	e00f      	b.n	8003432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003412:	4a0a      	ldr	r2, [pc, #40]	@ (800343c <SysTick_Config+0x40>)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	3b01      	subs	r3, #1
 8003418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800341a:	210f      	movs	r1, #15
 800341c:	f04f 30ff 	mov.w	r0, #4294967295
 8003420:	f7ff ff8e 	bl	8003340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003424:	4b05      	ldr	r3, [pc, #20]	@ (800343c <SysTick_Config+0x40>)
 8003426:	2200      	movs	r2, #0
 8003428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800342a:	4b04      	ldr	r3, [pc, #16]	@ (800343c <SysTick_Config+0x40>)
 800342c:	2207      	movs	r2, #7
 800342e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	e000e010 	.word	0xe000e010

08003440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7ff ff29 	bl	80032a0 <__NVIC_SetPriorityGrouping>
}
 800344e:	bf00      	nop
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003456:	b580      	push	{r7, lr}
 8003458:	b086      	sub	sp, #24
 800345a:	af00      	add	r7, sp, #0
 800345c:	4603      	mov	r3, r0
 800345e:	60b9      	str	r1, [r7, #8]
 8003460:	607a      	str	r2, [r7, #4]
 8003462:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003464:	2300      	movs	r3, #0
 8003466:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003468:	f7ff ff3e 	bl	80032e8 <__NVIC_GetPriorityGrouping>
 800346c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	68b9      	ldr	r1, [r7, #8]
 8003472:	6978      	ldr	r0, [r7, #20]
 8003474:	f7ff ff8e 	bl	8003394 <NVIC_EncodePriority>
 8003478:	4602      	mov	r2, r0
 800347a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800347e:	4611      	mov	r1, r2
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff ff5d 	bl	8003340 <__NVIC_SetPriority>
}
 8003486:	bf00      	nop
 8003488:	3718      	adds	r7, #24
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b082      	sub	sp, #8
 8003492:	af00      	add	r7, sp, #0
 8003494:	4603      	mov	r3, r0
 8003496:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800349c:	4618      	mov	r0, r3
 800349e:	f7ff ff31 	bl	8003304 <__NVIC_EnableIRQ>
}
 80034a2:	bf00      	nop
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b082      	sub	sp, #8
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7ff ffa2 	bl	80033fc <SysTick_Config>
 80034b8:	4603      	mov	r3, r0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b089      	sub	sp, #36	@ 0x24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034da:	2300      	movs	r3, #0
 80034dc:	61fb      	str	r3, [r7, #28]
 80034de:	e165      	b.n	80037ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034e0:	2201      	movs	r2, #1
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	4013      	ands	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	f040 8154 	bne.w	80037a6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	2b01      	cmp	r3, #1
 8003508:	d005      	beq.n	8003516 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003512:	2b02      	cmp	r3, #2
 8003514:	d130      	bne.n	8003578 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	2203      	movs	r2, #3
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43db      	mvns	r3, r3
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	4013      	ands	r3, r2
 800352c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	68da      	ldr	r2, [r3, #12]
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	4313      	orrs	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800354c:	2201      	movs	r2, #1
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4013      	ands	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	091b      	lsrs	r3, r3, #4
 8003562:	f003 0201 	and.w	r2, r3, #1
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4313      	orrs	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	2b03      	cmp	r3, #3
 8003582:	d017      	beq.n	80035b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	2203      	movs	r2, #3
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	43db      	mvns	r3, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4013      	ands	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f003 0303 	and.w	r3, r3, #3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d123      	bne.n	8003608 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	08da      	lsrs	r2, r3, #3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	3208      	adds	r2, #8
 80035c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	220f      	movs	r2, #15
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	691a      	ldr	r2, [r3, #16]
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	08da      	lsrs	r2, r3, #3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3208      	adds	r2, #8
 8003602:	69b9      	ldr	r1, [r7, #24]
 8003604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	2203      	movs	r2, #3
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	43db      	mvns	r3, r3
 800361a:	69ba      	ldr	r2, [r7, #24]
 800361c:	4013      	ands	r3, r2
 800361e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f003 0203 	and.w	r2, r3, #3
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	4313      	orrs	r3, r2
 8003634:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 80ae 	beq.w	80037a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800364a:	2300      	movs	r3, #0
 800364c:	60fb      	str	r3, [r7, #12]
 800364e:	4b5d      	ldr	r3, [pc, #372]	@ (80037c4 <HAL_GPIO_Init+0x300>)
 8003650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003652:	4a5c      	ldr	r2, [pc, #368]	@ (80037c4 <HAL_GPIO_Init+0x300>)
 8003654:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003658:	6453      	str	r3, [r2, #68]	@ 0x44
 800365a:	4b5a      	ldr	r3, [pc, #360]	@ (80037c4 <HAL_GPIO_Init+0x300>)
 800365c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003662:	60fb      	str	r3, [r7, #12]
 8003664:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003666:	4a58      	ldr	r2, [pc, #352]	@ (80037c8 <HAL_GPIO_Init+0x304>)
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	089b      	lsrs	r3, r3, #2
 800366c:	3302      	adds	r3, #2
 800366e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003672:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	220f      	movs	r2, #15
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	43db      	mvns	r3, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	4013      	ands	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a4f      	ldr	r2, [pc, #316]	@ (80037cc <HAL_GPIO_Init+0x308>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d025      	beq.n	80036de <HAL_GPIO_Init+0x21a>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a4e      	ldr	r2, [pc, #312]	@ (80037d0 <HAL_GPIO_Init+0x30c>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d01f      	beq.n	80036da <HAL_GPIO_Init+0x216>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a4d      	ldr	r2, [pc, #308]	@ (80037d4 <HAL_GPIO_Init+0x310>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d019      	beq.n	80036d6 <HAL_GPIO_Init+0x212>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a4c      	ldr	r2, [pc, #304]	@ (80037d8 <HAL_GPIO_Init+0x314>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d013      	beq.n	80036d2 <HAL_GPIO_Init+0x20e>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a4b      	ldr	r2, [pc, #300]	@ (80037dc <HAL_GPIO_Init+0x318>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00d      	beq.n	80036ce <HAL_GPIO_Init+0x20a>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a4a      	ldr	r2, [pc, #296]	@ (80037e0 <HAL_GPIO_Init+0x31c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d007      	beq.n	80036ca <HAL_GPIO_Init+0x206>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a49      	ldr	r2, [pc, #292]	@ (80037e4 <HAL_GPIO_Init+0x320>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d101      	bne.n	80036c6 <HAL_GPIO_Init+0x202>
 80036c2:	2306      	movs	r3, #6
 80036c4:	e00c      	b.n	80036e0 <HAL_GPIO_Init+0x21c>
 80036c6:	2307      	movs	r3, #7
 80036c8:	e00a      	b.n	80036e0 <HAL_GPIO_Init+0x21c>
 80036ca:	2305      	movs	r3, #5
 80036cc:	e008      	b.n	80036e0 <HAL_GPIO_Init+0x21c>
 80036ce:	2304      	movs	r3, #4
 80036d0:	e006      	b.n	80036e0 <HAL_GPIO_Init+0x21c>
 80036d2:	2303      	movs	r3, #3
 80036d4:	e004      	b.n	80036e0 <HAL_GPIO_Init+0x21c>
 80036d6:	2302      	movs	r3, #2
 80036d8:	e002      	b.n	80036e0 <HAL_GPIO_Init+0x21c>
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_GPIO_Init+0x21c>
 80036de:	2300      	movs	r3, #0
 80036e0:	69fa      	ldr	r2, [r7, #28]
 80036e2:	f002 0203 	and.w	r2, r2, #3
 80036e6:	0092      	lsls	r2, r2, #2
 80036e8:	4093      	lsls	r3, r2
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036f0:	4935      	ldr	r1, [pc, #212]	@ (80037c8 <HAL_GPIO_Init+0x304>)
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	089b      	lsrs	r3, r3, #2
 80036f6:	3302      	adds	r3, #2
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036fe:	4b3a      	ldr	r3, [pc, #232]	@ (80037e8 <HAL_GPIO_Init+0x324>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	43db      	mvns	r3, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	4013      	ands	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4313      	orrs	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003722:	4a31      	ldr	r2, [pc, #196]	@ (80037e8 <HAL_GPIO_Init+0x324>)
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003728:	4b2f      	ldr	r3, [pc, #188]	@ (80037e8 <HAL_GPIO_Init+0x324>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	43db      	mvns	r3, r3
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	4013      	ands	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800374c:	4a26      	ldr	r2, [pc, #152]	@ (80037e8 <HAL_GPIO_Init+0x324>)
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003752:	4b25      	ldr	r3, [pc, #148]	@ (80037e8 <HAL_GPIO_Init+0x324>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	43db      	mvns	r3, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4013      	ands	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	4313      	orrs	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003776:	4a1c      	ldr	r2, [pc, #112]	@ (80037e8 <HAL_GPIO_Init+0x324>)
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800377c:	4b1a      	ldr	r3, [pc, #104]	@ (80037e8 <HAL_GPIO_Init+0x324>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	43db      	mvns	r3, r3
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	4013      	ands	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037a0:	4a11      	ldr	r2, [pc, #68]	@ (80037e8 <HAL_GPIO_Init+0x324>)
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	3301      	adds	r3, #1
 80037aa:	61fb      	str	r3, [r7, #28]
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	2b0f      	cmp	r3, #15
 80037b0:	f67f ae96 	bls.w	80034e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037b4:	bf00      	nop
 80037b6:	bf00      	nop
 80037b8:	3724      	adds	r7, #36	@ 0x24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40023800 	.word	0x40023800
 80037c8:	40013800 	.word	0x40013800
 80037cc:	40020000 	.word	0x40020000
 80037d0:	40020400 	.word	0x40020400
 80037d4:	40020800 	.word	0x40020800
 80037d8:	40020c00 	.word	0x40020c00
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40021400 	.word	0x40021400
 80037e4:	40021800 	.word	0x40021800
 80037e8:	40013c00 	.word	0x40013c00

080037ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	460b      	mov	r3, r1
 80037f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691a      	ldr	r2, [r3, #16]
 80037fc:	887b      	ldrh	r3, [r7, #2]
 80037fe:	4013      	ands	r3, r2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d002      	beq.n	800380a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
 8003808:	e001      	b.n	800380e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800380a:	2300      	movs	r3, #0
 800380c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800380e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003810:	4618      	mov	r0, r3
 8003812:	3714      	adds	r7, #20
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	807b      	strh	r3, [r7, #2]
 8003828:	4613      	mov	r3, r2
 800382a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800382c:	787b      	ldrb	r3, [r7, #1]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d003      	beq.n	800383a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003832:	887a      	ldrh	r2, [r7, #2]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003838:	e003      	b.n	8003842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800383a:	887b      	ldrh	r3, [r7, #2]
 800383c:	041a      	lsls	r2, r3, #16
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	619a      	str	r2, [r3, #24]
}
 8003842:	bf00      	nop
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
	...

08003850 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	4603      	mov	r3, r0
 8003858:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800385a:	4b08      	ldr	r3, [pc, #32]	@ (800387c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800385c:	695a      	ldr	r2, [r3, #20]
 800385e:	88fb      	ldrh	r3, [r7, #6]
 8003860:	4013      	ands	r3, r2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d006      	beq.n	8003874 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003866:	4a05      	ldr	r2, [pc, #20]	@ (800387c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003868:	88fb      	ldrh	r3, [r7, #6]
 800386a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800386c:	88fb      	ldrh	r3, [r7, #6]
 800386e:	4618      	mov	r0, r3
 8003870:	f7fe fb36 	bl	8001ee0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003874:	bf00      	nop
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	40013c00 	.word	0x40013c00

08003880 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e12b      	b.n	8003aea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d106      	bne.n	80038ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7fe f9da 	bl	8001c60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2224      	movs	r2, #36	@ 0x24
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 0201 	bic.w	r2, r2, #1
 80038c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038e4:	f001 f8b8 	bl	8004a58 <HAL_RCC_GetPCLK1Freq>
 80038e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	4a81      	ldr	r2, [pc, #516]	@ (8003af4 <HAL_I2C_Init+0x274>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d807      	bhi.n	8003904 <HAL_I2C_Init+0x84>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	4a80      	ldr	r2, [pc, #512]	@ (8003af8 <HAL_I2C_Init+0x278>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	bf94      	ite	ls
 80038fc:	2301      	movls	r3, #1
 80038fe:	2300      	movhi	r3, #0
 8003900:	b2db      	uxtb	r3, r3
 8003902:	e006      	b.n	8003912 <HAL_I2C_Init+0x92>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	4a7d      	ldr	r2, [pc, #500]	@ (8003afc <HAL_I2C_Init+0x27c>)
 8003908:	4293      	cmp	r3, r2
 800390a:	bf94      	ite	ls
 800390c:	2301      	movls	r3, #1
 800390e:	2300      	movhi	r3, #0
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e0e7      	b.n	8003aea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	4a78      	ldr	r2, [pc, #480]	@ (8003b00 <HAL_I2C_Init+0x280>)
 800391e:	fba2 2303 	umull	r2, r3, r2, r3
 8003922:	0c9b      	lsrs	r3, r3, #18
 8003924:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	430a      	orrs	r2, r1
 8003938:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	6a1b      	ldr	r3, [r3, #32]
 8003940:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	4a6a      	ldr	r2, [pc, #424]	@ (8003af4 <HAL_I2C_Init+0x274>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d802      	bhi.n	8003954 <HAL_I2C_Init+0xd4>
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	3301      	adds	r3, #1
 8003952:	e009      	b.n	8003968 <HAL_I2C_Init+0xe8>
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800395a:	fb02 f303 	mul.w	r3, r2, r3
 800395e:	4a69      	ldr	r2, [pc, #420]	@ (8003b04 <HAL_I2C_Init+0x284>)
 8003960:	fba2 2303 	umull	r2, r3, r2, r3
 8003964:	099b      	lsrs	r3, r3, #6
 8003966:	3301      	adds	r3, #1
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	430b      	orrs	r3, r1
 800396e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800397a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	495c      	ldr	r1, [pc, #368]	@ (8003af4 <HAL_I2C_Init+0x274>)
 8003984:	428b      	cmp	r3, r1
 8003986:	d819      	bhi.n	80039bc <HAL_I2C_Init+0x13c>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	1e59      	subs	r1, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	fbb1 f3f3 	udiv	r3, r1, r3
 8003996:	1c59      	adds	r1, r3, #1
 8003998:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800399c:	400b      	ands	r3, r1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00a      	beq.n	80039b8 <HAL_I2C_Init+0x138>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	1e59      	subs	r1, r3, #1
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80039b0:	3301      	adds	r3, #1
 80039b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b6:	e051      	b.n	8003a5c <HAL_I2C_Init+0x1dc>
 80039b8:	2304      	movs	r3, #4
 80039ba:	e04f      	b.n	8003a5c <HAL_I2C_Init+0x1dc>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d111      	bne.n	80039e8 <HAL_I2C_Init+0x168>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	1e58      	subs	r0, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6859      	ldr	r1, [r3, #4]
 80039cc:	460b      	mov	r3, r1
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	440b      	add	r3, r1
 80039d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80039d6:	3301      	adds	r3, #1
 80039d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039dc:	2b00      	cmp	r3, #0
 80039de:	bf0c      	ite	eq
 80039e0:	2301      	moveq	r3, #1
 80039e2:	2300      	movne	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	e012      	b.n	8003a0e <HAL_I2C_Init+0x18e>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	1e58      	subs	r0, r3, #1
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6859      	ldr	r1, [r3, #4]
 80039f0:	460b      	mov	r3, r1
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	0099      	lsls	r1, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80039fe:	3301      	adds	r3, #1
 8003a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	bf0c      	ite	eq
 8003a08:	2301      	moveq	r3, #1
 8003a0a:	2300      	movne	r3, #0
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <HAL_I2C_Init+0x196>
 8003a12:	2301      	movs	r3, #1
 8003a14:	e022      	b.n	8003a5c <HAL_I2C_Init+0x1dc>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10e      	bne.n	8003a3c <HAL_I2C_Init+0x1bc>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1e58      	subs	r0, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6859      	ldr	r1, [r3, #4]
 8003a26:	460b      	mov	r3, r1
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	440b      	add	r3, r1
 8003a2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a30:	3301      	adds	r3, #1
 8003a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a3a:	e00f      	b.n	8003a5c <HAL_I2C_Init+0x1dc>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	1e58      	subs	r0, r3, #1
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6859      	ldr	r1, [r3, #4]
 8003a44:	460b      	mov	r3, r1
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	0099      	lsls	r1, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a52:	3301      	adds	r3, #1
 8003a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	6809      	ldr	r1, [r1, #0]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	69da      	ldr	r2, [r3, #28]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	431a      	orrs	r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a8a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	6911      	ldr	r1, [r2, #16]
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	68d2      	ldr	r2, [r2, #12]
 8003a96:	4311      	orrs	r1, r2
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6812      	ldr	r2, [r2, #0]
 8003a9c:	430b      	orrs	r3, r1
 8003a9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695a      	ldr	r2, [r3, #20]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0201 	orr.w	r2, r2, #1
 8003aca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2220      	movs	r2, #32
 8003ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	000186a0 	.word	0x000186a0
 8003af8:	001e847f 	.word	0x001e847f
 8003afc:	003d08ff 	.word	0x003d08ff
 8003b00:	431bde83 	.word	0x431bde83
 8003b04:	10624dd3 	.word	0x10624dd3

08003b08 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b088      	sub	sp, #32
 8003b0c:	af02      	add	r7, sp, #8
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	607a      	str	r2, [r7, #4]
 8003b12:	461a      	mov	r2, r3
 8003b14:	460b      	mov	r3, r1
 8003b16:	817b      	strh	r3, [r7, #10]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b1c:	f7ff fb90 	bl	8003240 <HAL_GetTick>
 8003b20:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b20      	cmp	r3, #32
 8003b2c:	f040 80e0 	bne.w	8003cf0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	2319      	movs	r3, #25
 8003b36:	2201      	movs	r2, #1
 8003b38:	4970      	ldr	r1, [pc, #448]	@ (8003cfc <HAL_I2C_Master_Transmit+0x1f4>)
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 fc64 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003b46:	2302      	movs	r3, #2
 8003b48:	e0d3      	b.n	8003cf2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d101      	bne.n	8003b58 <HAL_I2C_Master_Transmit+0x50>
 8003b54:	2302      	movs	r3, #2
 8003b56:	e0cc      	b.n	8003cf2 <HAL_I2C_Master_Transmit+0x1ea>
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d007      	beq.n	8003b7e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f042 0201 	orr.w	r2, r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b8c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2221      	movs	r2, #33	@ 0x21
 8003b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2210      	movs	r2, #16
 8003b9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	893a      	ldrh	r2, [r7, #8]
 8003bae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	4a50      	ldr	r2, [pc, #320]	@ (8003d00 <HAL_I2C_Master_Transmit+0x1f8>)
 8003bbe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003bc0:	8979      	ldrh	r1, [r7, #10]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	6a3a      	ldr	r2, [r7, #32]
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 face 	bl	8004168 <I2C_MasterRequestWrite>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e08d      	b.n	8003cf2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	613b      	str	r3, [r7, #16]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	613b      	str	r3, [r7, #16]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003bec:	e066      	b.n	8003cbc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	6a39      	ldr	r1, [r7, #32]
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f000 fd22 	bl	800463c <I2C_WaitOnTXEFlagUntilTimeout>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00d      	beq.n	8003c1a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d107      	bne.n	8003c16 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c14:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e06b      	b.n	8003cf2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1e:	781a      	ldrb	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c42:	3b01      	subs	r3, #1
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	d11b      	bne.n	8003c90 <HAL_I2C_Master_Transmit+0x188>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d017      	beq.n	8003c90 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c64:	781a      	ldrb	r2, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c70:	1c5a      	adds	r2, r3, #1
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	b29a      	uxth	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	6a39      	ldr	r1, [r7, #32]
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 fd19 	bl	80046cc <I2C_WaitOnBTFFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00d      	beq.n	8003cbc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	d107      	bne.n	8003cb8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cb6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e01a      	b.n	8003cf2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d194      	bne.n	8003bee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	e000      	b.n	8003cf2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003cf0:	2302      	movs	r3, #2
  }
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3718      	adds	r7, #24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	00100002 	.word	0x00100002
 8003d00:	ffff0000 	.word	0xffff0000

08003d04 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b08c      	sub	sp, #48	@ 0x30
 8003d08:	af02      	add	r7, sp, #8
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	607a      	str	r2, [r7, #4]
 8003d0e:	461a      	mov	r2, r3
 8003d10:	460b      	mov	r3, r1
 8003d12:	817b      	strh	r3, [r7, #10]
 8003d14:	4613      	mov	r3, r2
 8003d16:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d18:	f7ff fa92 	bl	8003240 <HAL_GetTick>
 8003d1c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b20      	cmp	r3, #32
 8003d28:	f040 8217 	bne.w	800415a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	2319      	movs	r3, #25
 8003d32:	2201      	movs	r2, #1
 8003d34:	497c      	ldr	r1, [pc, #496]	@ (8003f28 <HAL_I2C_Master_Receive+0x224>)
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 fb66 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003d42:	2302      	movs	r3, #2
 8003d44:	e20a      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_I2C_Master_Receive+0x50>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e203      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d007      	beq.n	8003d7a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2222      	movs	r2, #34	@ 0x22
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2210      	movs	r2, #16
 8003d96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	893a      	ldrh	r2, [r7, #8]
 8003daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	4a5c      	ldr	r2, [pc, #368]	@ (8003f2c <HAL_I2C_Master_Receive+0x228>)
 8003dba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003dbc:	8979      	ldrh	r1, [r7, #10]
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 fa52 	bl	800426c <I2C_MasterRequestRead>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e1c4      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d113      	bne.n	8003e02 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dda:	2300      	movs	r3, #0
 8003ddc:	623b      	str	r3, [r7, #32]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	695b      	ldr	r3, [r3, #20]
 8003de4:	623b      	str	r3, [r7, #32]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	623b      	str	r3, [r7, #32]
 8003dee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	e198      	b.n	8004134 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d11b      	bne.n	8003e42 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	61fb      	str	r3, [r7, #28]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	61fb      	str	r3, [r7, #28]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	699b      	ldr	r3, [r3, #24]
 8003e2c:	61fb      	str	r3, [r7, #28]
 8003e2e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e3e:	601a      	str	r2, [r3, #0]
 8003e40:	e178      	b.n	8004134 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d11b      	bne.n	8003e82 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e58:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	61bb      	str	r3, [r7, #24]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	61bb      	str	r3, [r7, #24]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	61bb      	str	r3, [r7, #24]
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	e158      	b.n	8004134 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e92:	2300      	movs	r3, #0
 8003e94:	617b      	str	r3, [r7, #20]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	617b      	str	r3, [r7, #20]
 8003ea6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003ea8:	e144      	b.n	8004134 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	f200 80f1 	bhi.w	8004096 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d123      	bne.n	8003f04 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ebe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 fc4b 	bl	800475c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e145      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	691a      	ldr	r2, [r3, #16]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f02:	e117      	b.n	8004134 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d14e      	bne.n	8003faa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f12:	2200      	movs	r2, #0
 8003f14:	4906      	ldr	r1, [pc, #24]	@ (8003f30 <HAL_I2C_Master_Receive+0x22c>)
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 fa76 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d008      	beq.n	8003f34 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e11a      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
 8003f26:	bf00      	nop
 8003f28:	00100002 	.word	0x00100002
 8003f2c:	ffff0000 	.word	0xffff0000
 8003f30:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	691a      	ldr	r2, [r3, #16]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f56:	1c5a      	adds	r2, r3, #1
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f60:	3b01      	subs	r3, #1
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	691a      	ldr	r2, [r3, #16]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f80:	b2d2      	uxtb	r2, r2
 8003f82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f88:	1c5a      	adds	r2, r3, #1
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f92:	3b01      	subs	r3, #1
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	b29a      	uxth	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003fa8:	e0c4      	b.n	8004134 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fac:	9300      	str	r3, [sp, #0]
 8003fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	496c      	ldr	r1, [pc, #432]	@ (8004164 <HAL_I2C_Master_Receive+0x460>)
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f000 fa27 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e0cb      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	691a      	ldr	r2, [r3, #16]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe6:	1c5a      	adds	r2, r3, #1
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	3b01      	subs	r3, #1
 8004000:	b29a      	uxth	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800400c:	2200      	movs	r2, #0
 800400e:	4955      	ldr	r1, [pc, #340]	@ (8004164 <HAL_I2C_Master_Receive+0x460>)
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 f9f9 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e09d      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800402e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	1c5a      	adds	r2, r3, #1
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800407e:	3b01      	subs	r3, #1
 8004080:	b29a      	uxth	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408a:	b29b      	uxth	r3, r3
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004094:	e04e      	b.n	8004134 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004098:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 fb5e 	bl	800475c <I2C_WaitOnRXNEFlagUntilTimeout>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e058      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	691a      	ldr	r2, [r3, #16]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b4:	b2d2      	uxtb	r2, r2
 80040b6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040bc:	1c5a      	adds	r2, r3, #1
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c6:	3b01      	subs	r3, #1
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	3b01      	subs	r3, #1
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	f003 0304 	and.w	r3, r3, #4
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	d124      	bne.n	8004134 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ee:	2b03      	cmp	r3, #3
 80040f0:	d107      	bne.n	8004102 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004100:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	691a      	ldr	r2, [r3, #16]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	b2d2      	uxtb	r2, r2
 800410e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004114:	1c5a      	adds	r2, r3, #1
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800411e:	3b01      	subs	r3, #1
 8004120:	b29a      	uxth	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412a:	b29b      	uxth	r3, r3
 800412c:	3b01      	subs	r3, #1
 800412e:	b29a      	uxth	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004138:	2b00      	cmp	r3, #0
 800413a:	f47f aeb6 	bne.w	8003eaa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2220      	movs	r2, #32
 8004142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004156:	2300      	movs	r3, #0
 8004158:	e000      	b.n	800415c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800415a:	2302      	movs	r3, #2
  }
}
 800415c:	4618      	mov	r0, r3
 800415e:	3728      	adds	r7, #40	@ 0x28
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	00010004 	.word	0x00010004

08004168 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b088      	sub	sp, #32
 800416c:	af02      	add	r7, sp, #8
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	607a      	str	r2, [r7, #4]
 8004172:	603b      	str	r3, [r7, #0]
 8004174:	460b      	mov	r3, r1
 8004176:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	2b08      	cmp	r3, #8
 8004182:	d006      	beq.n	8004192 <I2C_MasterRequestWrite+0x2a>
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	2b01      	cmp	r3, #1
 8004188:	d003      	beq.n	8004192 <I2C_MasterRequestWrite+0x2a>
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004190:	d108      	bne.n	80041a4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	e00b      	b.n	80041bc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a8:	2b12      	cmp	r3, #18
 80041aa:	d107      	bne.n	80041bc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f000 f91d 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00d      	beq.n	80041f0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041e2:	d103      	bne.n	80041ec <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e035      	b.n	800425c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041f8:	d108      	bne.n	800420c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041fa:	897b      	ldrh	r3, [r7, #10]
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	461a      	mov	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004208:	611a      	str	r2, [r3, #16]
 800420a:	e01b      	b.n	8004244 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800420c:	897b      	ldrh	r3, [r7, #10]
 800420e:	11db      	asrs	r3, r3, #7
 8004210:	b2db      	uxtb	r3, r3
 8004212:	f003 0306 	and.w	r3, r3, #6
 8004216:	b2db      	uxtb	r3, r3
 8004218:	f063 030f 	orn	r3, r3, #15
 800421c:	b2da      	uxtb	r2, r3
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	490e      	ldr	r1, [pc, #56]	@ (8004264 <I2C_MasterRequestWrite+0xfc>)
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 f966 	bl	80044fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d001      	beq.n	800423a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e010      	b.n	800425c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800423a:	897b      	ldrh	r3, [r7, #10]
 800423c:	b2da      	uxtb	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	4907      	ldr	r1, [pc, #28]	@ (8004268 <I2C_MasterRequestWrite+0x100>)
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f956 	bl	80044fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3718      	adds	r7, #24
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	00010008 	.word	0x00010008
 8004268:	00010002 	.word	0x00010002

0800426c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b088      	sub	sp, #32
 8004270:	af02      	add	r7, sp, #8
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	607a      	str	r2, [r7, #4]
 8004276:	603b      	str	r3, [r7, #0]
 8004278:	460b      	mov	r3, r1
 800427a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004280:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004290:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	2b08      	cmp	r3, #8
 8004296:	d006      	beq.n	80042a6 <I2C_MasterRequestRead+0x3a>
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d003      	beq.n	80042a6 <I2C_MasterRequestRead+0x3a>
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042a4:	d108      	bne.n	80042b8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042b4:	601a      	str	r2, [r3, #0]
 80042b6:	e00b      	b.n	80042d0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042bc:	2b11      	cmp	r3, #17
 80042be:	d107      	bne.n	80042d0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	9300      	str	r3, [sp, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f000 f893 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00d      	beq.n	8004304 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042f6:	d103      	bne.n	8004300 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042fe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e079      	b.n	80043f8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800430c:	d108      	bne.n	8004320 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800430e:	897b      	ldrh	r3, [r7, #10]
 8004310:	b2db      	uxtb	r3, r3
 8004312:	f043 0301 	orr.w	r3, r3, #1
 8004316:	b2da      	uxtb	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	611a      	str	r2, [r3, #16]
 800431e:	e05f      	b.n	80043e0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004320:	897b      	ldrh	r3, [r7, #10]
 8004322:	11db      	asrs	r3, r3, #7
 8004324:	b2db      	uxtb	r3, r3
 8004326:	f003 0306 	and.w	r3, r3, #6
 800432a:	b2db      	uxtb	r3, r3
 800432c:	f063 030f 	orn	r3, r3, #15
 8004330:	b2da      	uxtb	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	4930      	ldr	r1, [pc, #192]	@ (8004400 <I2C_MasterRequestRead+0x194>)
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f000 f8dc 	bl	80044fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e054      	b.n	80043f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800434e:	897b      	ldrh	r3, [r7, #10]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	4929      	ldr	r1, [pc, #164]	@ (8004404 <I2C_MasterRequestRead+0x198>)
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 f8cc 	bl	80044fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e044      	b.n	80043f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800436e:	2300      	movs	r3, #0
 8004370:	613b      	str	r3, [r7, #16]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	613b      	str	r3, [r7, #16]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	613b      	str	r3, [r7, #16]
 8004382:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004392:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f831 	bl	8004408 <I2C_WaitOnFlagUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00d      	beq.n	80043c8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043ba:	d103      	bne.n	80043c4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043c2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80043c4:	2303      	movs	r3, #3
 80043c6:	e017      	b.n	80043f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80043c8:	897b      	ldrh	r3, [r7, #10]
 80043ca:	11db      	asrs	r3, r3, #7
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	f003 0306 	and.w	r3, r3, #6
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	f063 030e 	orn	r3, r3, #14
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	4907      	ldr	r1, [pc, #28]	@ (8004404 <I2C_MasterRequestRead+0x198>)
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f000 f888 	bl	80044fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e000      	b.n	80043f8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	00010008 	.word	0x00010008
 8004404:	00010002 	.word	0x00010002

08004408 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	603b      	str	r3, [r7, #0]
 8004414:	4613      	mov	r3, r2
 8004416:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004418:	e048      	b.n	80044ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004420:	d044      	beq.n	80044ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004422:	f7fe ff0d 	bl	8003240 <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d302      	bcc.n	8004438 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d139      	bne.n	80044ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	0c1b      	lsrs	r3, r3, #16
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b01      	cmp	r3, #1
 8004440:	d10d      	bne.n	800445e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	43da      	mvns	r2, r3
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	4013      	ands	r3, r2
 800444e:	b29b      	uxth	r3, r3
 8004450:	2b00      	cmp	r3, #0
 8004452:	bf0c      	ite	eq
 8004454:	2301      	moveq	r3, #1
 8004456:	2300      	movne	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	461a      	mov	r2, r3
 800445c:	e00c      	b.n	8004478 <I2C_WaitOnFlagUntilTimeout+0x70>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	43da      	mvns	r2, r3
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	4013      	ands	r3, r2
 800446a:	b29b      	uxth	r3, r3
 800446c:	2b00      	cmp	r3, #0
 800446e:	bf0c      	ite	eq
 8004470:	2301      	moveq	r3, #1
 8004472:	2300      	movne	r3, #0
 8004474:	b2db      	uxtb	r3, r3
 8004476:	461a      	mov	r2, r3
 8004478:	79fb      	ldrb	r3, [r7, #7]
 800447a:	429a      	cmp	r2, r3
 800447c:	d116      	bne.n	80044ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2220      	movs	r2, #32
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004498:	f043 0220 	orr.w	r2, r3, #32
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e023      	b.n	80044f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	0c1b      	lsrs	r3, r3, #16
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d10d      	bne.n	80044d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	43da      	mvns	r2, r3
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	4013      	ands	r3, r2
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	bf0c      	ite	eq
 80044c8:	2301      	moveq	r3, #1
 80044ca:	2300      	movne	r3, #0
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	461a      	mov	r2, r3
 80044d0:	e00c      	b.n	80044ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	43da      	mvns	r2, r3
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	4013      	ands	r3, r2
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	bf0c      	ite	eq
 80044e4:	2301      	moveq	r3, #1
 80044e6:	2300      	movne	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	461a      	mov	r2, r3
 80044ec:	79fb      	ldrb	r3, [r7, #7]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d093      	beq.n	800441a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	607a      	str	r2, [r7, #4]
 8004508:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800450a:	e071      	b.n	80045f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004516:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800451a:	d123      	bne.n	8004564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800452a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004534:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2220      	movs	r2, #32
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004550:	f043 0204 	orr.w	r2, r3, #4
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e067      	b.n	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456a:	d041      	beq.n	80045f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800456c:	f7fe fe68 	bl	8003240 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	429a      	cmp	r2, r3
 800457a:	d302      	bcc.n	8004582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d136      	bne.n	80045f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	0c1b      	lsrs	r3, r3, #16
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2b01      	cmp	r3, #1
 800458a:	d10c      	bne.n	80045a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	43da      	mvns	r2, r3
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4013      	ands	r3, r2
 8004598:	b29b      	uxth	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	bf14      	ite	ne
 800459e:	2301      	movne	r3, #1
 80045a0:	2300      	moveq	r3, #0
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	e00b      	b.n	80045be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	43da      	mvns	r2, r3
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	4013      	ands	r3, r2
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	bf14      	ite	ne
 80045b8:	2301      	movne	r3, #1
 80045ba:	2300      	moveq	r3, #0
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d016      	beq.n	80045f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2220      	movs	r2, #32
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045dc:	f043 0220 	orr.w	r2, r3, #32
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e021      	b.n	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	0c1b      	lsrs	r3, r3, #16
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d10c      	bne.n	8004614 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	43da      	mvns	r2, r3
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	4013      	ands	r3, r2
 8004606:	b29b      	uxth	r3, r3
 8004608:	2b00      	cmp	r3, #0
 800460a:	bf14      	ite	ne
 800460c:	2301      	movne	r3, #1
 800460e:	2300      	moveq	r3, #0
 8004610:	b2db      	uxtb	r3, r3
 8004612:	e00b      	b.n	800462c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	43da      	mvns	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4013      	ands	r3, r2
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	bf14      	ite	ne
 8004626:	2301      	movne	r3, #1
 8004628:	2300      	moveq	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b00      	cmp	r3, #0
 800462e:	f47f af6d 	bne.w	800450c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004648:	e034      	b.n	80046b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 f8e3 	bl	8004816 <I2C_IsAcknowledgeFailed>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e034      	b.n	80046c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004660:	d028      	beq.n	80046b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004662:	f7fe fded 	bl	8003240 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	429a      	cmp	r2, r3
 8004670:	d302      	bcc.n	8004678 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d11d      	bne.n	80046b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004682:	2b80      	cmp	r3, #128	@ 0x80
 8004684:	d016      	beq.n	80046b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2220      	movs	r2, #32
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a0:	f043 0220 	orr.w	r2, r3, #32
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e007      	b.n	80046c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046be:	2b80      	cmp	r3, #128	@ 0x80
 80046c0:	d1c3      	bne.n	800464a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046d8:	e034      	b.n	8004744 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 f89b 	bl	8004816 <I2C_IsAcknowledgeFailed>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e034      	b.n	8004754 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f0:	d028      	beq.n	8004744 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046f2:	f7fe fda5 	bl	8003240 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d302      	bcc.n	8004708 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d11d      	bne.n	8004744 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b04      	cmp	r3, #4
 8004714:	d016      	beq.n	8004744 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004730:	f043 0220 	orr.w	r2, r3, #32
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e007      	b.n	8004754 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	f003 0304 	and.w	r3, r3, #4
 800474e:	2b04      	cmp	r3, #4
 8004750:	d1c3      	bne.n	80046da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004768:	e049      	b.n	80047fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	f003 0310 	and.w	r3, r3, #16
 8004774:	2b10      	cmp	r3, #16
 8004776:	d119      	bne.n	80047ac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f06f 0210 	mvn.w	r2, #16
 8004780:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2220      	movs	r2, #32
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e030      	b.n	800480e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ac:	f7fe fd48 	bl	8003240 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	68ba      	ldr	r2, [r7, #8]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d302      	bcc.n	80047c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d11d      	bne.n	80047fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047cc:	2b40      	cmp	r3, #64	@ 0x40
 80047ce:	d016      	beq.n	80047fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2220      	movs	r2, #32
 80047da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ea:	f043 0220 	orr.w	r2, r3, #32
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e007      	b.n	800480e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004808:	2b40      	cmp	r3, #64	@ 0x40
 800480a:	d1ae      	bne.n	800476a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004828:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800482c:	d11b      	bne.n	8004866 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004836:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2220      	movs	r2, #32
 8004842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	f043 0204 	orr.w	r2, r3, #4
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e000      	b.n	8004868 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e0cc      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004888:	4b68      	ldr	r3, [pc, #416]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 030f 	and.w	r3, r3, #15
 8004890:	683a      	ldr	r2, [r7, #0]
 8004892:	429a      	cmp	r2, r3
 8004894:	d90c      	bls.n	80048b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004896:	4b65      	ldr	r3, [pc, #404]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 8004898:	683a      	ldr	r2, [r7, #0]
 800489a:	b2d2      	uxtb	r2, r2
 800489c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800489e:	4b63      	ldr	r3, [pc, #396]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 030f 	and.w	r3, r3, #15
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d001      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e0b8      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d020      	beq.n	80048fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0304 	and.w	r3, r3, #4
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d005      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048c8:	4b59      	ldr	r3, [pc, #356]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	4a58      	ldr	r2, [pc, #352]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0308 	and.w	r3, r3, #8
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d005      	beq.n	80048ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048e0:	4b53      	ldr	r3, [pc, #332]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4a52      	ldr	r2, [pc, #328]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048ec:	4b50      	ldr	r3, [pc, #320]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	494d      	ldr	r1, [pc, #308]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d044      	beq.n	8004994 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d107      	bne.n	8004922 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004912:	4b47      	ldr	r3, [pc, #284]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d119      	bne.n	8004952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e07f      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d003      	beq.n	8004932 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800492e:	2b03      	cmp	r3, #3
 8004930:	d107      	bne.n	8004942 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004932:	4b3f      	ldr	r3, [pc, #252]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d109      	bne.n	8004952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e06f      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004942:	4b3b      	ldr	r3, [pc, #236]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d101      	bne.n	8004952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e067      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004952:	4b37      	ldr	r3, [pc, #220]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f023 0203 	bic.w	r2, r3, #3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	4934      	ldr	r1, [pc, #208]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	4313      	orrs	r3, r2
 8004962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004964:	f7fe fc6c 	bl	8003240 <HAL_GetTick>
 8004968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496a:	e00a      	b.n	8004982 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800496c:	f7fe fc68 	bl	8003240 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800497a:	4293      	cmp	r3, r2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e04f      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004982:	4b2b      	ldr	r3, [pc, #172]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 020c 	and.w	r2, r3, #12
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	429a      	cmp	r2, r3
 8004992:	d1eb      	bne.n	800496c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004994:	4b25      	ldr	r3, [pc, #148]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 030f 	and.w	r3, r3, #15
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d20c      	bcs.n	80049bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a2:	4b22      	ldr	r3, [pc, #136]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	b2d2      	uxtb	r2, r2
 80049a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049aa:	4b20      	ldr	r3, [pc, #128]	@ (8004a2c <HAL_RCC_ClockConfig+0x1b8>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 030f 	and.w	r3, r3, #15
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e032      	b.n	8004a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d008      	beq.n	80049da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049c8:	4b19      	ldr	r3, [pc, #100]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	4916      	ldr	r1, [pc, #88]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d009      	beq.n	80049fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049e6:	4b12      	ldr	r3, [pc, #72]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	00db      	lsls	r3, r3, #3
 80049f4:	490e      	ldr	r1, [pc, #56]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049fa:	f000 f855 	bl	8004aa8 <HAL_RCC_GetSysClockFreq>
 80049fe:	4602      	mov	r2, r0
 8004a00:	4b0b      	ldr	r3, [pc, #44]	@ (8004a30 <HAL_RCC_ClockConfig+0x1bc>)
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	091b      	lsrs	r3, r3, #4
 8004a06:	f003 030f 	and.w	r3, r3, #15
 8004a0a:	490a      	ldr	r1, [pc, #40]	@ (8004a34 <HAL_RCC_ClockConfig+0x1c0>)
 8004a0c:	5ccb      	ldrb	r3, [r1, r3]
 8004a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a12:	4a09      	ldr	r2, [pc, #36]	@ (8004a38 <HAL_RCC_ClockConfig+0x1c4>)
 8004a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a16:	4b09      	ldr	r3, [pc, #36]	@ (8004a3c <HAL_RCC_ClockConfig+0x1c8>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fe fbcc 	bl	80031b8 <HAL_InitTick>

  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40023c00 	.word	0x40023c00
 8004a30:	40023800 	.word	0x40023800
 8004a34:	0800c654 	.word	0x0800c654
 8004a38:	2000001c 	.word	0x2000001c
 8004a3c:	20000020 	.word	0x20000020

08004a40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a40:	b480      	push	{r7}
 8004a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a44:	4b03      	ldr	r3, [pc, #12]	@ (8004a54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a46:	681b      	ldr	r3, [r3, #0]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	2000001c 	.word	0x2000001c

08004a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a5c:	f7ff fff0 	bl	8004a40 <HAL_RCC_GetHCLKFreq>
 8004a60:	4602      	mov	r2, r0
 8004a62:	4b05      	ldr	r3, [pc, #20]	@ (8004a78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	0a9b      	lsrs	r3, r3, #10
 8004a68:	f003 0307 	and.w	r3, r3, #7
 8004a6c:	4903      	ldr	r1, [pc, #12]	@ (8004a7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a6e:	5ccb      	ldrb	r3, [r1, r3]
 8004a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40023800 	.word	0x40023800
 8004a7c:	0800c664 	.word	0x0800c664

08004a80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a84:	f7ff ffdc 	bl	8004a40 <HAL_RCC_GetHCLKFreq>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	4b05      	ldr	r3, [pc, #20]	@ (8004aa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	0b5b      	lsrs	r3, r3, #13
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	4903      	ldr	r1, [pc, #12]	@ (8004aa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a96:	5ccb      	ldrb	r3, [r1, r3]
 8004a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40023800 	.word	0x40023800
 8004aa4:	0800c664 	.word	0x0800c664

08004aa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004aac:	b0ae      	sub	sp, #184	@ 0xb8
 8004aae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ace:	4bcb      	ldr	r3, [pc, #812]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 030c 	and.w	r3, r3, #12
 8004ad6:	2b0c      	cmp	r3, #12
 8004ad8:	f200 8206 	bhi.w	8004ee8 <HAL_RCC_GetSysClockFreq+0x440>
 8004adc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae2:	bf00      	nop
 8004ae4:	08004b19 	.word	0x08004b19
 8004ae8:	08004ee9 	.word	0x08004ee9
 8004aec:	08004ee9 	.word	0x08004ee9
 8004af0:	08004ee9 	.word	0x08004ee9
 8004af4:	08004b21 	.word	0x08004b21
 8004af8:	08004ee9 	.word	0x08004ee9
 8004afc:	08004ee9 	.word	0x08004ee9
 8004b00:	08004ee9 	.word	0x08004ee9
 8004b04:	08004b29 	.word	0x08004b29
 8004b08:	08004ee9 	.word	0x08004ee9
 8004b0c:	08004ee9 	.word	0x08004ee9
 8004b10:	08004ee9 	.word	0x08004ee9
 8004b14:	08004d19 	.word	0x08004d19
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b18:	4bb9      	ldr	r3, [pc, #740]	@ (8004e00 <HAL_RCC_GetSysClockFreq+0x358>)
 8004b1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004b1e:	e1e7      	b.n	8004ef0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b20:	4bb8      	ldr	r3, [pc, #736]	@ (8004e04 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004b22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004b26:	e1e3      	b.n	8004ef0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b28:	4bb4      	ldr	r3, [pc, #720]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b34:	4bb1      	ldr	r3, [pc, #708]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d071      	beq.n	8004c24 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b40:	4bae      	ldr	r3, [pc, #696]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	099b      	lsrs	r3, r3, #6
 8004b46:	2200      	movs	r2, #0
 8004b48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b4c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004b50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b66:	4622      	mov	r2, r4
 8004b68:	462b      	mov	r3, r5
 8004b6a:	f04f 0000 	mov.w	r0, #0
 8004b6e:	f04f 0100 	mov.w	r1, #0
 8004b72:	0159      	lsls	r1, r3, #5
 8004b74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b78:	0150      	lsls	r0, r2, #5
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	4621      	mov	r1, r4
 8004b80:	1a51      	subs	r1, r2, r1
 8004b82:	6439      	str	r1, [r7, #64]	@ 0x40
 8004b84:	4629      	mov	r1, r5
 8004b86:	eb63 0301 	sbc.w	r3, r3, r1
 8004b8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004b98:	4649      	mov	r1, r9
 8004b9a:	018b      	lsls	r3, r1, #6
 8004b9c:	4641      	mov	r1, r8
 8004b9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ba2:	4641      	mov	r1, r8
 8004ba4:	018a      	lsls	r2, r1, #6
 8004ba6:	4641      	mov	r1, r8
 8004ba8:	1a51      	subs	r1, r2, r1
 8004baa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004bac:	4649      	mov	r1, r9
 8004bae:	eb63 0301 	sbc.w	r3, r3, r1
 8004bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bb4:	f04f 0200 	mov.w	r2, #0
 8004bb8:	f04f 0300 	mov.w	r3, #0
 8004bbc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004bc0:	4649      	mov	r1, r9
 8004bc2:	00cb      	lsls	r3, r1, #3
 8004bc4:	4641      	mov	r1, r8
 8004bc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bca:	4641      	mov	r1, r8
 8004bcc:	00ca      	lsls	r2, r1, #3
 8004bce:	4610      	mov	r0, r2
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	4622      	mov	r2, r4
 8004bd6:	189b      	adds	r3, r3, r2
 8004bd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bda:	462b      	mov	r3, r5
 8004bdc:	460a      	mov	r2, r1
 8004bde:	eb42 0303 	adc.w	r3, r2, r3
 8004be2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004be4:	f04f 0200 	mov.w	r2, #0
 8004be8:	f04f 0300 	mov.w	r3, #0
 8004bec:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bf0:	4629      	mov	r1, r5
 8004bf2:	024b      	lsls	r3, r1, #9
 8004bf4:	4621      	mov	r1, r4
 8004bf6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bfa:	4621      	mov	r1, r4
 8004bfc:	024a      	lsls	r2, r1, #9
 8004bfe:	4610      	mov	r0, r2
 8004c00:	4619      	mov	r1, r3
 8004c02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c06:	2200      	movs	r2, #0
 8004c08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004c10:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004c14:	f7fc f858 	bl	8000cc8 <__aeabi_uldivmod>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c22:	e067      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c24:	4b75      	ldr	r3, [pc, #468]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	099b      	lsrs	r3, r3, #6
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c30:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004c34:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c3e:	2300      	movs	r3, #0
 8004c40:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004c42:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004c46:	4622      	mov	r2, r4
 8004c48:	462b      	mov	r3, r5
 8004c4a:	f04f 0000 	mov.w	r0, #0
 8004c4e:	f04f 0100 	mov.w	r1, #0
 8004c52:	0159      	lsls	r1, r3, #5
 8004c54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c58:	0150      	lsls	r0, r2, #5
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	4621      	mov	r1, r4
 8004c60:	1a51      	subs	r1, r2, r1
 8004c62:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004c64:	4629      	mov	r1, r5
 8004c66:	eb63 0301 	sbc.w	r3, r3, r1
 8004c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004c78:	4649      	mov	r1, r9
 8004c7a:	018b      	lsls	r3, r1, #6
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c82:	4641      	mov	r1, r8
 8004c84:	018a      	lsls	r2, r1, #6
 8004c86:	4641      	mov	r1, r8
 8004c88:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c8c:	4649      	mov	r1, r9
 8004c8e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c92:	f04f 0200 	mov.w	r2, #0
 8004c96:	f04f 0300 	mov.w	r3, #0
 8004c9a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c9e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ca2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ca6:	4692      	mov	sl, r2
 8004ca8:	469b      	mov	fp, r3
 8004caa:	4623      	mov	r3, r4
 8004cac:	eb1a 0303 	adds.w	r3, sl, r3
 8004cb0:	623b      	str	r3, [r7, #32]
 8004cb2:	462b      	mov	r3, r5
 8004cb4:	eb4b 0303 	adc.w	r3, fp, r3
 8004cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cba:	f04f 0200 	mov.w	r2, #0
 8004cbe:	f04f 0300 	mov.w	r3, #0
 8004cc2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004cc6:	4629      	mov	r1, r5
 8004cc8:	028b      	lsls	r3, r1, #10
 8004cca:	4621      	mov	r1, r4
 8004ccc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cd0:	4621      	mov	r1, r4
 8004cd2:	028a      	lsls	r2, r1, #10
 8004cd4:	4610      	mov	r0, r2
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cdc:	2200      	movs	r2, #0
 8004cde:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ce0:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ce2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004ce6:	f7fb ffef 	bl	8000cc8 <__aeabi_uldivmod>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4613      	mov	r3, r2
 8004cf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004cf4:	4b41      	ldr	r3, [pc, #260]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	0c1b      	lsrs	r3, r3, #16
 8004cfa:	f003 0303 	and.w	r3, r3, #3
 8004cfe:	3301      	adds	r3, #1
 8004d00:	005b      	lsls	r3, r3, #1
 8004d02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004d06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d16:	e0eb      	b.n	8004ef0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d18:	4b38      	ldr	r3, [pc, #224]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d24:	4b35      	ldr	r3, [pc, #212]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d06b      	beq.n	8004e08 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d30:	4b32      	ldr	r3, [pc, #200]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x354>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	099b      	lsrs	r3, r3, #6
 8004d36:	2200      	movs	r2, #0
 8004d38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004d3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d42:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d44:	2300      	movs	r3, #0
 8004d46:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d48:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004d4c:	4622      	mov	r2, r4
 8004d4e:	462b      	mov	r3, r5
 8004d50:	f04f 0000 	mov.w	r0, #0
 8004d54:	f04f 0100 	mov.w	r1, #0
 8004d58:	0159      	lsls	r1, r3, #5
 8004d5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d5e:	0150      	lsls	r0, r2, #5
 8004d60:	4602      	mov	r2, r0
 8004d62:	460b      	mov	r3, r1
 8004d64:	4621      	mov	r1, r4
 8004d66:	1a51      	subs	r1, r2, r1
 8004d68:	61b9      	str	r1, [r7, #24]
 8004d6a:	4629      	mov	r1, r5
 8004d6c:	eb63 0301 	sbc.w	r3, r3, r1
 8004d70:	61fb      	str	r3, [r7, #28]
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	f04f 0300 	mov.w	r3, #0
 8004d7a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004d7e:	4659      	mov	r1, fp
 8004d80:	018b      	lsls	r3, r1, #6
 8004d82:	4651      	mov	r1, sl
 8004d84:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d88:	4651      	mov	r1, sl
 8004d8a:	018a      	lsls	r2, r1, #6
 8004d8c:	4651      	mov	r1, sl
 8004d8e:	ebb2 0801 	subs.w	r8, r2, r1
 8004d92:	4659      	mov	r1, fp
 8004d94:	eb63 0901 	sbc.w	r9, r3, r1
 8004d98:	f04f 0200 	mov.w	r2, #0
 8004d9c:	f04f 0300 	mov.w	r3, #0
 8004da0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004da4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004da8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dac:	4690      	mov	r8, r2
 8004dae:	4699      	mov	r9, r3
 8004db0:	4623      	mov	r3, r4
 8004db2:	eb18 0303 	adds.w	r3, r8, r3
 8004db6:	613b      	str	r3, [r7, #16]
 8004db8:	462b      	mov	r3, r5
 8004dba:	eb49 0303 	adc.w	r3, r9, r3
 8004dbe:	617b      	str	r3, [r7, #20]
 8004dc0:	f04f 0200 	mov.w	r2, #0
 8004dc4:	f04f 0300 	mov.w	r3, #0
 8004dc8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004dcc:	4629      	mov	r1, r5
 8004dce:	024b      	lsls	r3, r1, #9
 8004dd0:	4621      	mov	r1, r4
 8004dd2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004dd6:	4621      	mov	r1, r4
 8004dd8:	024a      	lsls	r2, r1, #9
 8004dda:	4610      	mov	r0, r2
 8004ddc:	4619      	mov	r1, r3
 8004dde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004de2:	2200      	movs	r2, #0
 8004de4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004de6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004de8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004dec:	f7fb ff6c 	bl	8000cc8 <__aeabi_uldivmod>
 8004df0:	4602      	mov	r2, r0
 8004df2:	460b      	mov	r3, r1
 8004df4:	4613      	mov	r3, r2
 8004df6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004dfa:	e065      	b.n	8004ec8 <HAL_RCC_GetSysClockFreq+0x420>
 8004dfc:	40023800 	.word	0x40023800
 8004e00:	00f42400 	.word	0x00f42400
 8004e04:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e08:	4b3d      	ldr	r3, [pc, #244]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x458>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	099b      	lsrs	r3, r3, #6
 8004e0e:	2200      	movs	r2, #0
 8004e10:	4618      	mov	r0, r3
 8004e12:	4611      	mov	r1, r2
 8004e14:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e18:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e1e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004e22:	4642      	mov	r2, r8
 8004e24:	464b      	mov	r3, r9
 8004e26:	f04f 0000 	mov.w	r0, #0
 8004e2a:	f04f 0100 	mov.w	r1, #0
 8004e2e:	0159      	lsls	r1, r3, #5
 8004e30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e34:	0150      	lsls	r0, r2, #5
 8004e36:	4602      	mov	r2, r0
 8004e38:	460b      	mov	r3, r1
 8004e3a:	4641      	mov	r1, r8
 8004e3c:	1a51      	subs	r1, r2, r1
 8004e3e:	60b9      	str	r1, [r7, #8]
 8004e40:	4649      	mov	r1, r9
 8004e42:	eb63 0301 	sbc.w	r3, r3, r1
 8004e46:	60fb      	str	r3, [r7, #12]
 8004e48:	f04f 0200 	mov.w	r2, #0
 8004e4c:	f04f 0300 	mov.w	r3, #0
 8004e50:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004e54:	4659      	mov	r1, fp
 8004e56:	018b      	lsls	r3, r1, #6
 8004e58:	4651      	mov	r1, sl
 8004e5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e5e:	4651      	mov	r1, sl
 8004e60:	018a      	lsls	r2, r1, #6
 8004e62:	4651      	mov	r1, sl
 8004e64:	1a54      	subs	r4, r2, r1
 8004e66:	4659      	mov	r1, fp
 8004e68:	eb63 0501 	sbc.w	r5, r3, r1
 8004e6c:	f04f 0200 	mov.w	r2, #0
 8004e70:	f04f 0300 	mov.w	r3, #0
 8004e74:	00eb      	lsls	r3, r5, #3
 8004e76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e7a:	00e2      	lsls	r2, r4, #3
 8004e7c:	4614      	mov	r4, r2
 8004e7e:	461d      	mov	r5, r3
 8004e80:	4643      	mov	r3, r8
 8004e82:	18e3      	adds	r3, r4, r3
 8004e84:	603b      	str	r3, [r7, #0]
 8004e86:	464b      	mov	r3, r9
 8004e88:	eb45 0303 	adc.w	r3, r5, r3
 8004e8c:	607b      	str	r3, [r7, #4]
 8004e8e:	f04f 0200 	mov.w	r2, #0
 8004e92:	f04f 0300 	mov.w	r3, #0
 8004e96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	028b      	lsls	r3, r1, #10
 8004e9e:	4621      	mov	r1, r4
 8004ea0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ea4:	4621      	mov	r1, r4
 8004ea6:	028a      	lsls	r2, r1, #10
 8004ea8:	4610      	mov	r0, r2
 8004eaa:	4619      	mov	r1, r3
 8004eac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004eb4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004eb6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004eba:	f7fb ff05 	bl	8000cc8 <__aeabi_uldivmod>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x458>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	0f1b      	lsrs	r3, r3, #28
 8004ece:	f003 0307 	and.w	r3, r3, #7
 8004ed2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004ed6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004eda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004ee6:	e003      	b.n	8004ef0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ee8:	4b06      	ldr	r3, [pc, #24]	@ (8004f04 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004eea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004eee:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ef0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	37b8      	adds	r7, #184	@ 0xb8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004efe:	bf00      	nop
 8004f00:	40023800 	.word	0x40023800
 8004f04:	00f42400 	.word	0x00f42400

08004f08 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e28d      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 8083 	beq.w	800502e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004f28:	4b94      	ldr	r3, [pc, #592]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f003 030c 	and.w	r3, r3, #12
 8004f30:	2b04      	cmp	r3, #4
 8004f32:	d019      	beq.n	8004f68 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004f34:	4b91      	ldr	r3, [pc, #580]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f003 030c 	and.w	r3, r3, #12
        || \
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d106      	bne.n	8004f4e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004f40:	4b8e      	ldr	r3, [pc, #568]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f4c:	d00c      	beq.n	8004f68 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f4e:	4b8b      	ldr	r3, [pc, #556]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004f56:	2b0c      	cmp	r3, #12
 8004f58:	d112      	bne.n	8004f80 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f5a:	4b88      	ldr	r3, [pc, #544]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f66:	d10b      	bne.n	8004f80 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f68:	4b84      	ldr	r3, [pc, #528]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d05b      	beq.n	800502c <HAL_RCC_OscConfig+0x124>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d157      	bne.n	800502c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e25a      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f88:	d106      	bne.n	8004f98 <HAL_RCC_OscConfig+0x90>
 8004f8a:	4b7c      	ldr	r3, [pc, #496]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a7b      	ldr	r2, [pc, #492]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	e01d      	b.n	8004fd4 <HAL_RCC_OscConfig+0xcc>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fa0:	d10c      	bne.n	8004fbc <HAL_RCC_OscConfig+0xb4>
 8004fa2:	4b76      	ldr	r3, [pc, #472]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a75      	ldr	r2, [pc, #468]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004fa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fac:	6013      	str	r3, [r2, #0]
 8004fae:	4b73      	ldr	r3, [pc, #460]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a72      	ldr	r2, [pc, #456]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	e00b      	b.n	8004fd4 <HAL_RCC_OscConfig+0xcc>
 8004fbc:	4b6f      	ldr	r3, [pc, #444]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a6e      	ldr	r2, [pc, #440]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004fc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fc6:	6013      	str	r3, [r2, #0]
 8004fc8:	4b6c      	ldr	r3, [pc, #432]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a6b      	ldr	r2, [pc, #428]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004fce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d013      	beq.n	8005004 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fdc:	f7fe f930 	bl	8003240 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fe4:	f7fe f92c 	bl	8003240 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b64      	cmp	r3, #100	@ 0x64
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e21f      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff6:	4b61      	ldr	r3, [pc, #388]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d0f0      	beq.n	8004fe4 <HAL_RCC_OscConfig+0xdc>
 8005002:	e014      	b.n	800502e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005004:	f7fe f91c 	bl	8003240 <HAL_GetTick>
 8005008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800500a:	e008      	b.n	800501e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800500c:	f7fe f918 	bl	8003240 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b64      	cmp	r3, #100	@ 0x64
 8005018:	d901      	bls.n	800501e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e20b      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800501e:	4b57      	ldr	r3, [pc, #348]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1f0      	bne.n	800500c <HAL_RCC_OscConfig+0x104>
 800502a:	e000      	b.n	800502e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800502c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b00      	cmp	r3, #0
 8005038:	d06f      	beq.n	800511a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800503a:	4b50      	ldr	r3, [pc, #320]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f003 030c 	and.w	r3, r3, #12
 8005042:	2b00      	cmp	r3, #0
 8005044:	d017      	beq.n	8005076 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005046:	4b4d      	ldr	r3, [pc, #308]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 030c 	and.w	r3, r3, #12
        || \
 800504e:	2b08      	cmp	r3, #8
 8005050:	d105      	bne.n	800505e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005052:	4b4a      	ldr	r3, [pc, #296]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00b      	beq.n	8005076 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800505e:	4b47      	ldr	r3, [pc, #284]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005066:	2b0c      	cmp	r3, #12
 8005068:	d11c      	bne.n	80050a4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800506a:	4b44      	ldr	r3, [pc, #272]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d116      	bne.n	80050a4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005076:	4b41      	ldr	r3, [pc, #260]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <HAL_RCC_OscConfig+0x186>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d001      	beq.n	800508e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e1d3      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800508e:	4b3b      	ldr	r3, [pc, #236]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	4937      	ldr	r1, [pc, #220]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050a2:	e03a      	b.n	800511a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d020      	beq.n	80050ee <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050ac:	4b34      	ldr	r3, [pc, #208]	@ (8005180 <HAL_RCC_OscConfig+0x278>)
 80050ae:	2201      	movs	r2, #1
 80050b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b2:	f7fe f8c5 	bl	8003240 <HAL_GetTick>
 80050b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b8:	e008      	b.n	80050cc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050ba:	f7fe f8c1 	bl	8003240 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d901      	bls.n	80050cc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e1b4      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050cc:	4b2b      	ldr	r3, [pc, #172]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d0f0      	beq.n	80050ba <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050d8:	4b28      	ldr	r3, [pc, #160]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	4925      	ldr	r1, [pc, #148]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	600b      	str	r3, [r1, #0]
 80050ec:	e015      	b.n	800511a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050ee:	4b24      	ldr	r3, [pc, #144]	@ (8005180 <HAL_RCC_OscConfig+0x278>)
 80050f0:	2200      	movs	r2, #0
 80050f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f4:	f7fe f8a4 	bl	8003240 <HAL_GetTick>
 80050f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050fa:	e008      	b.n	800510e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050fc:	f7fe f8a0 	bl	8003240 <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	2b02      	cmp	r3, #2
 8005108:	d901      	bls.n	800510e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	e193      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800510e:	4b1b      	ldr	r3, [pc, #108]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0302 	and.w	r3, r3, #2
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1f0      	bne.n	80050fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0308 	and.w	r3, r3, #8
 8005122:	2b00      	cmp	r3, #0
 8005124:	d036      	beq.n	8005194 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d016      	beq.n	800515c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800512e:	4b15      	ldr	r3, [pc, #84]	@ (8005184 <HAL_RCC_OscConfig+0x27c>)
 8005130:	2201      	movs	r2, #1
 8005132:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005134:	f7fe f884 	bl	8003240 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800513c:	f7fe f880 	bl	8003240 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e173      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800514e:	4b0b      	ldr	r3, [pc, #44]	@ (800517c <HAL_RCC_OscConfig+0x274>)
 8005150:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0f0      	beq.n	800513c <HAL_RCC_OscConfig+0x234>
 800515a:	e01b      	b.n	8005194 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800515c:	4b09      	ldr	r3, [pc, #36]	@ (8005184 <HAL_RCC_OscConfig+0x27c>)
 800515e:	2200      	movs	r2, #0
 8005160:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005162:	f7fe f86d 	bl	8003240 <HAL_GetTick>
 8005166:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005168:	e00e      	b.n	8005188 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800516a:	f7fe f869 	bl	8003240 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	2b02      	cmp	r3, #2
 8005176:	d907      	bls.n	8005188 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e15c      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
 800517c:	40023800 	.word	0x40023800
 8005180:	42470000 	.word	0x42470000
 8005184:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005188:	4b8a      	ldr	r3, [pc, #552]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800518a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d1ea      	bne.n	800516a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0304 	and.w	r3, r3, #4
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 8097 	beq.w	80052d0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051a2:	2300      	movs	r3, #0
 80051a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051a6:	4b83      	ldr	r3, [pc, #524]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 80051a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10f      	bne.n	80051d2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051b2:	2300      	movs	r3, #0
 80051b4:	60bb      	str	r3, [r7, #8]
 80051b6:	4b7f      	ldr	r3, [pc, #508]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 80051b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ba:	4a7e      	ldr	r2, [pc, #504]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 80051bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80051c2:	4b7c      	ldr	r3, [pc, #496]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 80051c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ca:	60bb      	str	r3, [r7, #8]
 80051cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ce:	2301      	movs	r3, #1
 80051d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d2:	4b79      	ldr	r3, [pc, #484]	@ (80053b8 <HAL_RCC_OscConfig+0x4b0>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d118      	bne.n	8005210 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051de:	4b76      	ldr	r3, [pc, #472]	@ (80053b8 <HAL_RCC_OscConfig+0x4b0>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a75      	ldr	r2, [pc, #468]	@ (80053b8 <HAL_RCC_OscConfig+0x4b0>)
 80051e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ea:	f7fe f829 	bl	8003240 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051f2:	f7fe f825 	bl	8003240 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e118      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005204:	4b6c      	ldr	r3, [pc, #432]	@ (80053b8 <HAL_RCC_OscConfig+0x4b0>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d106      	bne.n	8005226 <HAL_RCC_OscConfig+0x31e>
 8005218:	4b66      	ldr	r3, [pc, #408]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800521a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521c:	4a65      	ldr	r2, [pc, #404]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800521e:	f043 0301 	orr.w	r3, r3, #1
 8005222:	6713      	str	r3, [r2, #112]	@ 0x70
 8005224:	e01c      	b.n	8005260 <HAL_RCC_OscConfig+0x358>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	2b05      	cmp	r3, #5
 800522c:	d10c      	bne.n	8005248 <HAL_RCC_OscConfig+0x340>
 800522e:	4b61      	ldr	r3, [pc, #388]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 8005230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005232:	4a60      	ldr	r2, [pc, #384]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 8005234:	f043 0304 	orr.w	r3, r3, #4
 8005238:	6713      	str	r3, [r2, #112]	@ 0x70
 800523a:	4b5e      	ldr	r3, [pc, #376]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800523c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800523e:	4a5d      	ldr	r2, [pc, #372]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 8005240:	f043 0301 	orr.w	r3, r3, #1
 8005244:	6713      	str	r3, [r2, #112]	@ 0x70
 8005246:	e00b      	b.n	8005260 <HAL_RCC_OscConfig+0x358>
 8005248:	4b5a      	ldr	r3, [pc, #360]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800524a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800524c:	4a59      	ldr	r2, [pc, #356]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800524e:	f023 0301 	bic.w	r3, r3, #1
 8005252:	6713      	str	r3, [r2, #112]	@ 0x70
 8005254:	4b57      	ldr	r3, [pc, #348]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 8005256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005258:	4a56      	ldr	r2, [pc, #344]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800525a:	f023 0304 	bic.w	r3, r3, #4
 800525e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d015      	beq.n	8005294 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005268:	f7fd ffea 	bl	8003240 <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800526e:	e00a      	b.n	8005286 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005270:	f7fd ffe6 	bl	8003240 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800527e:	4293      	cmp	r3, r2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e0d7      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005286:	4b4b      	ldr	r3, [pc, #300]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 8005288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0ee      	beq.n	8005270 <HAL_RCC_OscConfig+0x368>
 8005292:	e014      	b.n	80052be <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005294:	f7fd ffd4 	bl	8003240 <HAL_GetTick>
 8005298:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800529a:	e00a      	b.n	80052b2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800529c:	f7fd ffd0 	bl	8003240 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e0c1      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052b2:	4b40      	ldr	r3, [pc, #256]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 80052b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1ee      	bne.n	800529c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052be:	7dfb      	ldrb	r3, [r7, #23]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d105      	bne.n	80052d0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052c4:	4b3b      	ldr	r3, [pc, #236]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 80052c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c8:	4a3a      	ldr	r2, [pc, #232]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 80052ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 80ad 	beq.w	8005434 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052da:	4b36      	ldr	r3, [pc, #216]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 030c 	and.w	r3, r3, #12
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d060      	beq.n	80053a8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d145      	bne.n	800537a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052ee:	4b33      	ldr	r3, [pc, #204]	@ (80053bc <HAL_RCC_OscConfig+0x4b4>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f4:	f7fd ffa4 	bl	8003240 <HAL_GetTick>
 80052f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fc:	f7fd ffa0 	bl	8003240 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e093      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800530e:	4b29      	ldr	r3, [pc, #164]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d1f0      	bne.n	80052fc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	69da      	ldr	r2, [r3, #28]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a1b      	ldr	r3, [r3, #32]
 8005322:	431a      	orrs	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005328:	019b      	lsls	r3, r3, #6
 800532a:	431a      	orrs	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005330:	085b      	lsrs	r3, r3, #1
 8005332:	3b01      	subs	r3, #1
 8005334:	041b      	lsls	r3, r3, #16
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533c:	061b      	lsls	r3, r3, #24
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005344:	071b      	lsls	r3, r3, #28
 8005346:	491b      	ldr	r1, [pc, #108]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 8005348:	4313      	orrs	r3, r2
 800534a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800534c:	4b1b      	ldr	r3, [pc, #108]	@ (80053bc <HAL_RCC_OscConfig+0x4b4>)
 800534e:	2201      	movs	r2, #1
 8005350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005352:	f7fd ff75 	bl	8003240 <HAL_GetTick>
 8005356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005358:	e008      	b.n	800536c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800535a:	f7fd ff71 	bl	8003240 <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	2b02      	cmp	r3, #2
 8005366:	d901      	bls.n	800536c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005368:	2303      	movs	r3, #3
 800536a:	e064      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800536c:	4b11      	ldr	r3, [pc, #68]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d0f0      	beq.n	800535a <HAL_RCC_OscConfig+0x452>
 8005378:	e05c      	b.n	8005434 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800537a:	4b10      	ldr	r3, [pc, #64]	@ (80053bc <HAL_RCC_OscConfig+0x4b4>)
 800537c:	2200      	movs	r2, #0
 800537e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005380:	f7fd ff5e 	bl	8003240 <HAL_GetTick>
 8005384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005386:	e008      	b.n	800539a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005388:	f7fd ff5a 	bl	8003240 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e04d      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800539a:	4b06      	ldr	r3, [pc, #24]	@ (80053b4 <HAL_RCC_OscConfig+0x4ac>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1f0      	bne.n	8005388 <HAL_RCC_OscConfig+0x480>
 80053a6:	e045      	b.n	8005434 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d107      	bne.n	80053c0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e040      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
 80053b4:	40023800 	.word	0x40023800
 80053b8:	40007000 	.word	0x40007000
 80053bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053c0:	4b1f      	ldr	r3, [pc, #124]	@ (8005440 <HAL_RCC_OscConfig+0x538>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d030      	beq.n	8005430 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053d8:	429a      	cmp	r2, r3
 80053da:	d129      	bne.n	8005430 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d122      	bne.n	8005430 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80053f0:	4013      	ands	r3, r2
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d119      	bne.n	8005430 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005406:	085b      	lsrs	r3, r3, #1
 8005408:	3b01      	subs	r3, #1
 800540a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800540c:	429a      	cmp	r2, r3
 800540e:	d10f      	bne.n	8005430 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800541c:	429a      	cmp	r2, r3
 800541e:	d107      	bne.n	8005430 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800542c:	429a      	cmp	r2, r3
 800542e:	d001      	beq.n	8005434 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e000      	b.n	8005436 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	40023800 	.word	0x40023800

08005444 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d101      	bne.n	8005456 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e07b      	b.n	800554e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545a:	2b00      	cmp	r3, #0
 800545c:	d108      	bne.n	8005470 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005466:	d009      	beq.n	800547c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	61da      	str	r2, [r3, #28]
 800546e:	e005      	b.n	800547c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005488:	b2db      	uxtb	r3, r3
 800548a:	2b00      	cmp	r3, #0
 800548c:	d106      	bne.n	800549c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7fc ffe8 	bl	800246c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2202      	movs	r2, #2
 80054a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80054c4:	431a      	orrs	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054ce:	431a      	orrs	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	f003 0302 	and.w	r3, r3, #2
 80054d8:	431a      	orrs	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	431a      	orrs	r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054ec:	431a      	orrs	r2, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054f6:	431a      	orrs	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005500:	ea42 0103 	orr.w	r1, r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005508:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	430a      	orrs	r2, r1
 8005512:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	0c1b      	lsrs	r3, r3, #16
 800551a:	f003 0104 	and.w	r1, r3, #4
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005522:	f003 0210 	and.w	r2, r3, #16
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	430a      	orrs	r2, r1
 800552c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	69da      	ldr	r2, [r3, #28]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800553c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3708      	adds	r7, #8
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b088      	sub	sp, #32
 800555a:	af00      	add	r7, sp, #0
 800555c:	60f8      	str	r0, [r7, #12]
 800555e:	60b9      	str	r1, [r7, #8]
 8005560:	603b      	str	r3, [r7, #0]
 8005562:	4613      	mov	r3, r2
 8005564:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005566:	f7fd fe6b 	bl	8003240 <HAL_GetTick>
 800556a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800556c:	88fb      	ldrh	r3, [r7, #6]
 800556e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b01      	cmp	r3, #1
 800557a:	d001      	beq.n	8005580 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800557c:	2302      	movs	r3, #2
 800557e:	e12a      	b.n	80057d6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d002      	beq.n	800558c <HAL_SPI_Transmit+0x36>
 8005586:	88fb      	ldrh	r3, [r7, #6]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d101      	bne.n	8005590 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e122      	b.n	80057d6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005596:	2b01      	cmp	r3, #1
 8005598:	d101      	bne.n	800559e <HAL_SPI_Transmit+0x48>
 800559a:	2302      	movs	r3, #2
 800559c:	e11b      	b.n	80057d6 <HAL_SPI_Transmit+0x280>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2203      	movs	r2, #3
 80055aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	68ba      	ldr	r2, [r7, #8]
 80055b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	88fa      	ldrh	r2, [r7, #6]
 80055be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	88fa      	ldrh	r2, [r7, #6]
 80055c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055ec:	d10f      	bne.n	800560e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800560c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005618:	2b40      	cmp	r3, #64	@ 0x40
 800561a:	d007      	beq.n	800562c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800562a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005634:	d152      	bne.n	80056dc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d002      	beq.n	8005644 <HAL_SPI_Transmit+0xee>
 800563e:	8b7b      	ldrh	r3, [r7, #26]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d145      	bne.n	80056d0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005648:	881a      	ldrh	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005654:	1c9a      	adds	r2, r3, #2
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800565e:	b29b      	uxth	r3, r3
 8005660:	3b01      	subs	r3, #1
 8005662:	b29a      	uxth	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005668:	e032      	b.n	80056d0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f003 0302 	and.w	r3, r3, #2
 8005674:	2b02      	cmp	r3, #2
 8005676:	d112      	bne.n	800569e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800567c:	881a      	ldrh	r2, [r3, #0]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005688:	1c9a      	adds	r2, r3, #2
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005692:	b29b      	uxth	r3, r3
 8005694:	3b01      	subs	r3, #1
 8005696:	b29a      	uxth	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800569c:	e018      	b.n	80056d0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800569e:	f7fd fdcf 	bl	8003240 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	683a      	ldr	r2, [r7, #0]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d803      	bhi.n	80056b6 <HAL_SPI_Transmit+0x160>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b4:	d102      	bne.n	80056bc <HAL_SPI_Transmit+0x166>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d109      	bne.n	80056d0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e082      	b.n	80057d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1c7      	bne.n	800566a <HAL_SPI_Transmit+0x114>
 80056da:	e053      	b.n	8005784 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <HAL_SPI_Transmit+0x194>
 80056e4:	8b7b      	ldrh	r3, [r7, #26]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d147      	bne.n	800577a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	330c      	adds	r3, #12
 80056f4:	7812      	ldrb	r2, [r2, #0]
 80056f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005706:	b29b      	uxth	r3, r3
 8005708:	3b01      	subs	r3, #1
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005710:	e033      	b.n	800577a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b02      	cmp	r3, #2
 800571e:	d113      	bne.n	8005748 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	330c      	adds	r3, #12
 800572a:	7812      	ldrb	r2, [r2, #0]
 800572c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005732:	1c5a      	adds	r2, r3, #1
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800573c:	b29b      	uxth	r3, r3
 800573e:	3b01      	subs	r3, #1
 8005740:	b29a      	uxth	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005746:	e018      	b.n	800577a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005748:	f7fd fd7a 	bl	8003240 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	683a      	ldr	r2, [r7, #0]
 8005754:	429a      	cmp	r2, r3
 8005756:	d803      	bhi.n	8005760 <HAL_SPI_Transmit+0x20a>
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575e:	d102      	bne.n	8005766 <HAL_SPI_Transmit+0x210>
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d109      	bne.n	800577a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e02d      	b.n	80057d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800577e:	b29b      	uxth	r3, r3
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1c6      	bne.n	8005712 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005784:	69fa      	ldr	r2, [r7, #28]
 8005786:	6839      	ldr	r1, [r7, #0]
 8005788:	68f8      	ldr	r0, [r7, #12]
 800578a:	f000 f8b1 	bl	80058f0 <SPI_EndRxTxTransaction>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d002      	beq.n	800579a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2220      	movs	r2, #32
 8005798:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10a      	bne.n	80057b8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	617b      	str	r3, [r7, #20]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	617b      	str	r3, [r7, #20]
 80057b6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d001      	beq.n	80057d4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e000      	b.n	80057d6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80057d4:	2300      	movs	r3, #0
  }
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3720      	adds	r7, #32
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
	...

080057e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b088      	sub	sp, #32
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	603b      	str	r3, [r7, #0]
 80057ec:	4613      	mov	r3, r2
 80057ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057f0:	f7fd fd26 	bl	8003240 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f8:	1a9b      	subs	r3, r3, r2
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	4413      	add	r3, r2
 80057fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005800:	f7fd fd1e 	bl	8003240 <HAL_GetTick>
 8005804:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005806:	4b39      	ldr	r3, [pc, #228]	@ (80058ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	015b      	lsls	r3, r3, #5
 800580c:	0d1b      	lsrs	r3, r3, #20
 800580e:	69fa      	ldr	r2, [r7, #28]
 8005810:	fb02 f303 	mul.w	r3, r2, r3
 8005814:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005816:	e054      	b.n	80058c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581e:	d050      	beq.n	80058c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005820:	f7fd fd0e 	bl	8003240 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	69fa      	ldr	r2, [r7, #28]
 800582c:	429a      	cmp	r2, r3
 800582e:	d902      	bls.n	8005836 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d13d      	bne.n	80058b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685a      	ldr	r2, [r3, #4]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005844:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800584e:	d111      	bne.n	8005874 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005858:	d004      	beq.n	8005864 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005862:	d107      	bne.n	8005874 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005872:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005878:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800587c:	d10f      	bne.n	800589e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800589c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e017      	b.n	80058e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	3b01      	subs	r3, #1
 80058c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689a      	ldr	r2, [r3, #8]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	4013      	ands	r3, r2
 80058cc:	68ba      	ldr	r2, [r7, #8]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	bf0c      	ite	eq
 80058d2:	2301      	moveq	r3, #1
 80058d4:	2300      	movne	r3, #0
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	461a      	mov	r2, r3
 80058da:	79fb      	ldrb	r3, [r7, #7]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d19b      	bne.n	8005818 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3720      	adds	r7, #32
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	2000001c 	.word	0x2000001c

080058f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b088      	sub	sp, #32
 80058f4:	af02      	add	r7, sp, #8
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	9300      	str	r3, [sp, #0]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2201      	movs	r2, #1
 8005904:	2102      	movs	r1, #2
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f7ff ff6a 	bl	80057e0 <SPI_WaitFlagStateUntilTimeout>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d007      	beq.n	8005922 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005916:	f043 0220 	orr.w	r2, r3, #32
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e032      	b.n	8005988 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005922:	4b1b      	ldr	r3, [pc, #108]	@ (8005990 <SPI_EndRxTxTransaction+0xa0>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a1b      	ldr	r2, [pc, #108]	@ (8005994 <SPI_EndRxTxTransaction+0xa4>)
 8005928:	fba2 2303 	umull	r2, r3, r2, r3
 800592c:	0d5b      	lsrs	r3, r3, #21
 800592e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005932:	fb02 f303 	mul.w	r3, r2, r3
 8005936:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005940:	d112      	bne.n	8005968 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	9300      	str	r3, [sp, #0]
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	2200      	movs	r2, #0
 800594a:	2180      	movs	r1, #128	@ 0x80
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f7ff ff47 	bl	80057e0 <SPI_WaitFlagStateUntilTimeout>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d016      	beq.n	8005986 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595c:	f043 0220 	orr.w	r2, r3, #32
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e00f      	b.n	8005988 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00a      	beq.n	8005984 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	3b01      	subs	r3, #1
 8005972:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800597e:	2b80      	cmp	r3, #128	@ 0x80
 8005980:	d0f2      	beq.n	8005968 <SPI_EndRxTxTransaction+0x78>
 8005982:	e000      	b.n	8005986 <SPI_EndRxTxTransaction+0x96>
        break;
 8005984:	bf00      	nop
  }

  return HAL_OK;
 8005986:	2300      	movs	r3, #0
}
 8005988:	4618      	mov	r0, r3
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	2000001c 	.word	0x2000001c
 8005994:	165e9f81 	.word	0x165e9f81

08005998 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e041      	b.n	8005a2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d106      	bne.n	80059c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7fd f88e 	bl	8002ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2202      	movs	r2, #2
 80059c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	3304      	adds	r3, #4
 80059d4:	4619      	mov	r1, r3
 80059d6:	4610      	mov	r0, r2
 80059d8:	f000 fd00 	bl	80063dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3708      	adds	r7, #8
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
	...

08005a38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d001      	beq.n	8005a50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e04e      	b.n	8005aee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68da      	ldr	r2, [r3, #12]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f042 0201 	orr.w	r2, r2, #1
 8005a66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a23      	ldr	r2, [pc, #140]	@ (8005afc <HAL_TIM_Base_Start_IT+0xc4>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d022      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x80>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a7a:	d01d      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x80>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a1f      	ldr	r2, [pc, #124]	@ (8005b00 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d018      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x80>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8005b04 <HAL_TIM_Base_Start_IT+0xcc>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d013      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x80>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a1c      	ldr	r2, [pc, #112]	@ (8005b08 <HAL_TIM_Base_Start_IT+0xd0>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d00e      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x80>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a1b      	ldr	r2, [pc, #108]	@ (8005b0c <HAL_TIM_Base_Start_IT+0xd4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d009      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x80>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a19      	ldr	r2, [pc, #100]	@ (8005b10 <HAL_TIM_Base_Start_IT+0xd8>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d004      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x80>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a18      	ldr	r2, [pc, #96]	@ (8005b14 <HAL_TIM_Base_Start_IT+0xdc>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d111      	bne.n	8005adc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 0307 	and.w	r3, r3, #7
 8005ac2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2b06      	cmp	r3, #6
 8005ac8:	d010      	beq.n	8005aec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 0201 	orr.w	r2, r2, #1
 8005ad8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ada:	e007      	b.n	8005aec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f042 0201 	orr.w	r2, r2, #1
 8005aea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3714      	adds	r7, #20
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	40010000 	.word	0x40010000
 8005b00:	40000400 	.word	0x40000400
 8005b04:	40000800 	.word	0x40000800
 8005b08:	40000c00 	.word	0x40000c00
 8005b0c:	40010400 	.word	0x40010400
 8005b10:	40014000 	.word	0x40014000
 8005b14:	40001800 	.word	0x40001800

08005b18 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68da      	ldr	r2, [r3, #12]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f022 0201 	bic.w	r2, r2, #1
 8005b2e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6a1a      	ldr	r2, [r3, #32]
 8005b36:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10f      	bne.n	8005b60 <HAL_TIM_Base_Stop_IT+0x48>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6a1a      	ldr	r2, [r3, #32]
 8005b46:	f240 4344 	movw	r3, #1092	@ 0x444
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d107      	bne.n	8005b60 <HAL_TIM_Base_Stop_IT+0x48>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f022 0201 	bic.w	r2, r2, #1
 8005b5e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	370c      	adds	r7, #12
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr

08005b76 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b082      	sub	sp, #8
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d101      	bne.n	8005b88 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e041      	b.n	8005c0c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d106      	bne.n	8005ba2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 f839 	bl	8005c14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2202      	movs	r2, #2
 8005ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	3304      	adds	r3, #4
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	4610      	mov	r0, r2
 8005bb6:	f000 fc11 	bl	80063dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d109      	bne.n	8005c4c <HAL_TIM_PWM_Start+0x24>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	bf14      	ite	ne
 8005c44:	2301      	movne	r3, #1
 8005c46:	2300      	moveq	r3, #0
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	e022      	b.n	8005c92 <HAL_TIM_PWM_Start+0x6a>
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	2b04      	cmp	r3, #4
 8005c50:	d109      	bne.n	8005c66 <HAL_TIM_PWM_Start+0x3e>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	bf14      	ite	ne
 8005c5e:	2301      	movne	r3, #1
 8005c60:	2300      	moveq	r3, #0
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	e015      	b.n	8005c92 <HAL_TIM_PWM_Start+0x6a>
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b08      	cmp	r3, #8
 8005c6a:	d109      	bne.n	8005c80 <HAL_TIM_PWM_Start+0x58>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	bf14      	ite	ne
 8005c78:	2301      	movne	r3, #1
 8005c7a:	2300      	moveq	r3, #0
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	e008      	b.n	8005c92 <HAL_TIM_PWM_Start+0x6a>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	bf14      	ite	ne
 8005c8c:	2301      	movne	r3, #1
 8005c8e:	2300      	moveq	r3, #0
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e07c      	b.n	8005d94 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d104      	bne.n	8005caa <HAL_TIM_PWM_Start+0x82>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ca8:	e013      	b.n	8005cd2 <HAL_TIM_PWM_Start+0xaa>
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	2b04      	cmp	r3, #4
 8005cae:	d104      	bne.n	8005cba <HAL_TIM_PWM_Start+0x92>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2202      	movs	r2, #2
 8005cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cb8:	e00b      	b.n	8005cd2 <HAL_TIM_PWM_Start+0xaa>
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	2b08      	cmp	r3, #8
 8005cbe:	d104      	bne.n	8005cca <HAL_TIM_PWM_Start+0xa2>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2202      	movs	r2, #2
 8005cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cc8:	e003      	b.n	8005cd2 <HAL_TIM_PWM_Start+0xaa>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2202      	movs	r2, #2
 8005cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	6839      	ldr	r1, [r7, #0]
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f000 fe74 	bl	80069c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a2d      	ldr	r2, [pc, #180]	@ (8005d9c <HAL_TIM_PWM_Start+0x174>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d004      	beq.n	8005cf4 <HAL_TIM_PWM_Start+0xcc>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a2c      	ldr	r2, [pc, #176]	@ (8005da0 <HAL_TIM_PWM_Start+0x178>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d101      	bne.n	8005cf8 <HAL_TIM_PWM_Start+0xd0>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e000      	b.n	8005cfa <HAL_TIM_PWM_Start+0xd2>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d007      	beq.n	8005d0e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a22      	ldr	r2, [pc, #136]	@ (8005d9c <HAL_TIM_PWM_Start+0x174>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d022      	beq.n	8005d5e <HAL_TIM_PWM_Start+0x136>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d20:	d01d      	beq.n	8005d5e <HAL_TIM_PWM_Start+0x136>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a1f      	ldr	r2, [pc, #124]	@ (8005da4 <HAL_TIM_PWM_Start+0x17c>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d018      	beq.n	8005d5e <HAL_TIM_PWM_Start+0x136>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a1d      	ldr	r2, [pc, #116]	@ (8005da8 <HAL_TIM_PWM_Start+0x180>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d013      	beq.n	8005d5e <HAL_TIM_PWM_Start+0x136>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8005dac <HAL_TIM_PWM_Start+0x184>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d00e      	beq.n	8005d5e <HAL_TIM_PWM_Start+0x136>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a16      	ldr	r2, [pc, #88]	@ (8005da0 <HAL_TIM_PWM_Start+0x178>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d009      	beq.n	8005d5e <HAL_TIM_PWM_Start+0x136>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a18      	ldr	r2, [pc, #96]	@ (8005db0 <HAL_TIM_PWM_Start+0x188>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d004      	beq.n	8005d5e <HAL_TIM_PWM_Start+0x136>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a16      	ldr	r2, [pc, #88]	@ (8005db4 <HAL_TIM_PWM_Start+0x18c>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d111      	bne.n	8005d82 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	f003 0307 	and.w	r3, r3, #7
 8005d68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2b06      	cmp	r3, #6
 8005d6e:	d010      	beq.n	8005d92 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f042 0201 	orr.w	r2, r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d80:	e007      	b.n	8005d92 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f042 0201 	orr.w	r2, r2, #1
 8005d90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40010000 	.word	0x40010000
 8005da0:	40010400 	.word	0x40010400
 8005da4:	40000400 	.word	0x40000400
 8005da8:	40000800 	.word	0x40000800
 8005dac:	40000c00 	.word	0x40000c00
 8005db0:	40014000 	.word	0x40014000
 8005db4:	40001800 	.word	0x40001800

08005db8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	6839      	ldr	r1, [r7, #0]
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f000 fdfc 	bl	80069c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a2e      	ldr	r2, [pc, #184]	@ (8005e90 <HAL_TIM_PWM_Stop+0xd8>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d004      	beq.n	8005de4 <HAL_TIM_PWM_Stop+0x2c>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a2d      	ldr	r2, [pc, #180]	@ (8005e94 <HAL_TIM_PWM_Stop+0xdc>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d101      	bne.n	8005de8 <HAL_TIM_PWM_Stop+0x30>
 8005de4:	2301      	movs	r3, #1
 8005de6:	e000      	b.n	8005dea <HAL_TIM_PWM_Stop+0x32>
 8005de8:	2300      	movs	r3, #0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d017      	beq.n	8005e1e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6a1a      	ldr	r2, [r3, #32]
 8005df4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005df8:	4013      	ands	r3, r2
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10f      	bne.n	8005e1e <HAL_TIM_PWM_Stop+0x66>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	6a1a      	ldr	r2, [r3, #32]
 8005e04:	f240 4344 	movw	r3, #1092	@ 0x444
 8005e08:	4013      	ands	r3, r2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d107      	bne.n	8005e1e <HAL_TIM_PWM_Stop+0x66>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6a1a      	ldr	r2, [r3, #32]
 8005e24:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005e28:	4013      	ands	r3, r2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10f      	bne.n	8005e4e <HAL_TIM_PWM_Stop+0x96>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6a1a      	ldr	r2, [r3, #32]
 8005e34:	f240 4344 	movw	r3, #1092	@ 0x444
 8005e38:	4013      	ands	r3, r2
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d107      	bne.n	8005e4e <HAL_TIM_PWM_Stop+0x96>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f022 0201 	bic.w	r2, r2, #1
 8005e4c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d104      	bne.n	8005e5e <HAL_TIM_PWM_Stop+0xa6>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e5c:	e013      	b.n	8005e86 <HAL_TIM_PWM_Stop+0xce>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b04      	cmp	r3, #4
 8005e62:	d104      	bne.n	8005e6e <HAL_TIM_PWM_Stop+0xb6>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e6c:	e00b      	b.n	8005e86 <HAL_TIM_PWM_Stop+0xce>
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	2b08      	cmp	r3, #8
 8005e72:	d104      	bne.n	8005e7e <HAL_TIM_PWM_Stop+0xc6>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e7c:	e003      	b.n	8005e86 <HAL_TIM_PWM_Stop+0xce>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3708      	adds	r7, #8
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	40010000 	.word	0x40010000
 8005e94:	40010400 	.word	0x40010400

08005e98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	f003 0302 	and.w	r3, r3, #2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d020      	beq.n	8005efc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f003 0302 	and.w	r3, r3, #2
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d01b      	beq.n	8005efc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f06f 0202 	mvn.w	r2, #2
 8005ecc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d003      	beq.n	8005eea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fa5b 	bl	800639e <HAL_TIM_IC_CaptureCallback>
 8005ee8:	e005      	b.n	8005ef6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fa4d 	bl	800638a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 fa5e 	bl	80063b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	f003 0304 	and.w	r3, r3, #4
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d020      	beq.n	8005f48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01b      	beq.n	8005f48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f06f 0204 	mvn.w	r2, #4
 8005f18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2202      	movs	r2, #2
 8005f1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d003      	beq.n	8005f36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fa35 	bl	800639e <HAL_TIM_IC_CaptureCallback>
 8005f34:	e005      	b.n	8005f42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fa27 	bl	800638a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 fa38 	bl	80063b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	f003 0308 	and.w	r3, r3, #8
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d020      	beq.n	8005f94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f003 0308 	and.w	r3, r3, #8
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d01b      	beq.n	8005f94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f06f 0208 	mvn.w	r2, #8
 8005f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2204      	movs	r2, #4
 8005f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	69db      	ldr	r3, [r3, #28]
 8005f72:	f003 0303 	and.w	r3, r3, #3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fa0f 	bl	800639e <HAL_TIM_IC_CaptureCallback>
 8005f80:	e005      	b.n	8005f8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fa01 	bl	800638a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 fa12 	bl	80063b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	f003 0310 	and.w	r3, r3, #16
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d020      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f003 0310 	and.w	r3, r3, #16
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01b      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f06f 0210 	mvn.w	r2, #16
 8005fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2208      	movs	r2, #8
 8005fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	69db      	ldr	r3, [r3, #28]
 8005fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 f9e9 	bl	800639e <HAL_TIM_IC_CaptureCallback>
 8005fcc:	e005      	b.n	8005fda <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f9db 	bl	800638a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 f9ec 	bl	80063b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00c      	beq.n	8006004 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d007      	beq.n	8006004 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0201 	mvn.w	r2, #1
 8005ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f7fb ffaa 	bl	8001f58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00c      	beq.n	8006028 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006014:	2b00      	cmp	r3, #0
 8006016:	d007      	beq.n	8006028 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 fd7c 	bl	8006b20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00c      	beq.n	800604c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006038:	2b00      	cmp	r3, #0
 800603a:	d007      	beq.n	800604c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 f9bd 	bl	80063c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f003 0320 	and.w	r3, r3, #32
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00c      	beq.n	8006070 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f003 0320 	and.w	r3, r3, #32
 800605c:	2b00      	cmp	r3, #0
 800605e:	d007      	beq.n	8006070 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f06f 0220 	mvn.w	r2, #32
 8006068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 fd4e 	bl	8006b0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006070:	bf00      	nop
 8006072:	3710      	adds	r7, #16
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b086      	sub	sp, #24
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006084:	2300      	movs	r3, #0
 8006086:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800608e:	2b01      	cmp	r3, #1
 8006090:	d101      	bne.n	8006096 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006092:	2302      	movs	r3, #2
 8006094:	e0ae      	b.n	80061f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b0c      	cmp	r3, #12
 80060a2:	f200 809f 	bhi.w	80061e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80060a6:	a201      	add	r2, pc, #4	@ (adr r2, 80060ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ac:	080060e1 	.word	0x080060e1
 80060b0:	080061e5 	.word	0x080061e5
 80060b4:	080061e5 	.word	0x080061e5
 80060b8:	080061e5 	.word	0x080061e5
 80060bc:	08006121 	.word	0x08006121
 80060c0:	080061e5 	.word	0x080061e5
 80060c4:	080061e5 	.word	0x080061e5
 80060c8:	080061e5 	.word	0x080061e5
 80060cc:	08006163 	.word	0x08006163
 80060d0:	080061e5 	.word	0x080061e5
 80060d4:	080061e5 	.word	0x080061e5
 80060d8:	080061e5 	.word	0x080061e5
 80060dc:	080061a3 	.word	0x080061a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68b9      	ldr	r1, [r7, #8]
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 fa24 	bl	8006534 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	699a      	ldr	r2, [r3, #24]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f042 0208 	orr.w	r2, r2, #8
 80060fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	699a      	ldr	r2, [r3, #24]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f022 0204 	bic.w	r2, r2, #4
 800610a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6999      	ldr	r1, [r3, #24]
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	691a      	ldr	r2, [r3, #16]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	430a      	orrs	r2, r1
 800611c:	619a      	str	r2, [r3, #24]
      break;
 800611e:	e064      	b.n	80061ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68b9      	ldr	r1, [r7, #8]
 8006126:	4618      	mov	r0, r3
 8006128:	f000 fa74 	bl	8006614 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	699a      	ldr	r2, [r3, #24]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800613a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699a      	ldr	r2, [r3, #24]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800614a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6999      	ldr	r1, [r3, #24]
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	021a      	lsls	r2, r3, #8
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	430a      	orrs	r2, r1
 800615e:	619a      	str	r2, [r3, #24]
      break;
 8006160:	e043      	b.n	80061ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68b9      	ldr	r1, [r7, #8]
 8006168:	4618      	mov	r0, r3
 800616a:	f000 fac9 	bl	8006700 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	69da      	ldr	r2, [r3, #28]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f042 0208 	orr.w	r2, r2, #8
 800617c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	69da      	ldr	r2, [r3, #28]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f022 0204 	bic.w	r2, r2, #4
 800618c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	69d9      	ldr	r1, [r3, #28]
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	691a      	ldr	r2, [r3, #16]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	430a      	orrs	r2, r1
 800619e:	61da      	str	r2, [r3, #28]
      break;
 80061a0:	e023      	b.n	80061ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68b9      	ldr	r1, [r7, #8]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f000 fb1d 	bl	80067e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	69da      	ldr	r2, [r3, #28]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	69da      	ldr	r2, [r3, #28]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69d9      	ldr	r1, [r3, #28]
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	021a      	lsls	r2, r3, #8
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	430a      	orrs	r2, r1
 80061e0:	61da      	str	r2, [r3, #28]
      break;
 80061e2:	e002      	b.n	80061ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	75fb      	strb	r3, [r7, #23]
      break;
 80061e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006206:	2300      	movs	r3, #0
 8006208:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_TIM_ConfigClockSource+0x1c>
 8006214:	2302      	movs	r3, #2
 8006216:	e0b4      	b.n	8006382 <HAL_TIM_ConfigClockSource+0x186>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006236:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800623e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68ba      	ldr	r2, [r7, #8]
 8006246:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006250:	d03e      	beq.n	80062d0 <HAL_TIM_ConfigClockSource+0xd4>
 8006252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006256:	f200 8087 	bhi.w	8006368 <HAL_TIM_ConfigClockSource+0x16c>
 800625a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800625e:	f000 8086 	beq.w	800636e <HAL_TIM_ConfigClockSource+0x172>
 8006262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006266:	d87f      	bhi.n	8006368 <HAL_TIM_ConfigClockSource+0x16c>
 8006268:	2b70      	cmp	r3, #112	@ 0x70
 800626a:	d01a      	beq.n	80062a2 <HAL_TIM_ConfigClockSource+0xa6>
 800626c:	2b70      	cmp	r3, #112	@ 0x70
 800626e:	d87b      	bhi.n	8006368 <HAL_TIM_ConfigClockSource+0x16c>
 8006270:	2b60      	cmp	r3, #96	@ 0x60
 8006272:	d050      	beq.n	8006316 <HAL_TIM_ConfigClockSource+0x11a>
 8006274:	2b60      	cmp	r3, #96	@ 0x60
 8006276:	d877      	bhi.n	8006368 <HAL_TIM_ConfigClockSource+0x16c>
 8006278:	2b50      	cmp	r3, #80	@ 0x50
 800627a:	d03c      	beq.n	80062f6 <HAL_TIM_ConfigClockSource+0xfa>
 800627c:	2b50      	cmp	r3, #80	@ 0x50
 800627e:	d873      	bhi.n	8006368 <HAL_TIM_ConfigClockSource+0x16c>
 8006280:	2b40      	cmp	r3, #64	@ 0x40
 8006282:	d058      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x13a>
 8006284:	2b40      	cmp	r3, #64	@ 0x40
 8006286:	d86f      	bhi.n	8006368 <HAL_TIM_ConfigClockSource+0x16c>
 8006288:	2b30      	cmp	r3, #48	@ 0x30
 800628a:	d064      	beq.n	8006356 <HAL_TIM_ConfigClockSource+0x15a>
 800628c:	2b30      	cmp	r3, #48	@ 0x30
 800628e:	d86b      	bhi.n	8006368 <HAL_TIM_ConfigClockSource+0x16c>
 8006290:	2b20      	cmp	r3, #32
 8006292:	d060      	beq.n	8006356 <HAL_TIM_ConfigClockSource+0x15a>
 8006294:	2b20      	cmp	r3, #32
 8006296:	d867      	bhi.n	8006368 <HAL_TIM_ConfigClockSource+0x16c>
 8006298:	2b00      	cmp	r3, #0
 800629a:	d05c      	beq.n	8006356 <HAL_TIM_ConfigClockSource+0x15a>
 800629c:	2b10      	cmp	r3, #16
 800629e:	d05a      	beq.n	8006356 <HAL_TIM_ConfigClockSource+0x15a>
 80062a0:	e062      	b.n	8006368 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062b2:	f000 fb69 	bl	8006988 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80062c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	609a      	str	r2, [r3, #8]
      break;
 80062ce:	e04f      	b.n	8006370 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062e0:	f000 fb52 	bl	8006988 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	689a      	ldr	r2, [r3, #8]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062f2:	609a      	str	r2, [r3, #8]
      break;
 80062f4:	e03c      	b.n	8006370 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006302:	461a      	mov	r2, r3
 8006304:	f000 fac6 	bl	8006894 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	2150      	movs	r1, #80	@ 0x50
 800630e:	4618      	mov	r0, r3
 8006310:	f000 fb1f 	bl	8006952 <TIM_ITRx_SetConfig>
      break;
 8006314:	e02c      	b.n	8006370 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006322:	461a      	mov	r2, r3
 8006324:	f000 fae5 	bl	80068f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2160      	movs	r1, #96	@ 0x60
 800632e:	4618      	mov	r0, r3
 8006330:	f000 fb0f 	bl	8006952 <TIM_ITRx_SetConfig>
      break;
 8006334:	e01c      	b.n	8006370 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006342:	461a      	mov	r2, r3
 8006344:	f000 faa6 	bl	8006894 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2140      	movs	r1, #64	@ 0x40
 800634e:	4618      	mov	r0, r3
 8006350:	f000 faff 	bl	8006952 <TIM_ITRx_SetConfig>
      break;
 8006354:	e00c      	b.n	8006370 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4619      	mov	r1, r3
 8006360:	4610      	mov	r0, r2
 8006362:	f000 faf6 	bl	8006952 <TIM_ITRx_SetConfig>
      break;
 8006366:	e003      	b.n	8006370 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	73fb      	strb	r3, [r7, #15]
      break;
 800636c:	e000      	b.n	8006370 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800636e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006380:	7bfb      	ldrb	r3, [r7, #15]
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800638a:	b480      	push	{r7}
 800638c:	b083      	sub	sp, #12
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006392:	bf00      	nop
 8006394:	370c      	adds	r7, #12
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800639e:	b480      	push	{r7}
 80063a0:	b083      	sub	sp, #12
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80063a6:	bf00      	nop
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b083      	sub	sp, #12
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063ba:	bf00      	nop
 80063bc:	370c      	adds	r7, #12
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr

080063c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b083      	sub	sp, #12
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
	...

080063dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063dc:	b480      	push	{r7}
 80063de:	b085      	sub	sp, #20
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a46      	ldr	r2, [pc, #280]	@ (8006508 <TIM_Base_SetConfig+0x12c>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d013      	beq.n	800641c <TIM_Base_SetConfig+0x40>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063fa:	d00f      	beq.n	800641c <TIM_Base_SetConfig+0x40>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a43      	ldr	r2, [pc, #268]	@ (800650c <TIM_Base_SetConfig+0x130>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d00b      	beq.n	800641c <TIM_Base_SetConfig+0x40>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a42      	ldr	r2, [pc, #264]	@ (8006510 <TIM_Base_SetConfig+0x134>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d007      	beq.n	800641c <TIM_Base_SetConfig+0x40>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a41      	ldr	r2, [pc, #260]	@ (8006514 <TIM_Base_SetConfig+0x138>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d003      	beq.n	800641c <TIM_Base_SetConfig+0x40>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a40      	ldr	r2, [pc, #256]	@ (8006518 <TIM_Base_SetConfig+0x13c>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d108      	bne.n	800642e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006422:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a35      	ldr	r2, [pc, #212]	@ (8006508 <TIM_Base_SetConfig+0x12c>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d02b      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800643c:	d027      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a32      	ldr	r2, [pc, #200]	@ (800650c <TIM_Base_SetConfig+0x130>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d023      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a31      	ldr	r2, [pc, #196]	@ (8006510 <TIM_Base_SetConfig+0x134>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d01f      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a30      	ldr	r2, [pc, #192]	@ (8006514 <TIM_Base_SetConfig+0x138>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d01b      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a2f      	ldr	r2, [pc, #188]	@ (8006518 <TIM_Base_SetConfig+0x13c>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d017      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a2e      	ldr	r2, [pc, #184]	@ (800651c <TIM_Base_SetConfig+0x140>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d013      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a2d      	ldr	r2, [pc, #180]	@ (8006520 <TIM_Base_SetConfig+0x144>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d00f      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	4a2c      	ldr	r2, [pc, #176]	@ (8006524 <TIM_Base_SetConfig+0x148>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d00b      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a2b      	ldr	r2, [pc, #172]	@ (8006528 <TIM_Base_SetConfig+0x14c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d007      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a2a      	ldr	r2, [pc, #168]	@ (800652c <TIM_Base_SetConfig+0x150>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d003      	beq.n	800648e <TIM_Base_SetConfig+0xb2>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a29      	ldr	r2, [pc, #164]	@ (8006530 <TIM_Base_SetConfig+0x154>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d108      	bne.n	80064a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006494:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	4313      	orrs	r3, r2
 800649e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68fa      	ldr	r2, [r7, #12]
 80064b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	689a      	ldr	r2, [r3, #8]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a10      	ldr	r2, [pc, #64]	@ (8006508 <TIM_Base_SetConfig+0x12c>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d003      	beq.n	80064d4 <TIM_Base_SetConfig+0xf8>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a12      	ldr	r2, [pc, #72]	@ (8006518 <TIM_Base_SetConfig+0x13c>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d103      	bne.n	80064dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	691a      	ldr	r2, [r3, #16]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d105      	bne.n	80064fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	f023 0201 	bic.w	r2, r3, #1
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	611a      	str	r2, [r3, #16]
  }
}
 80064fa:	bf00      	nop
 80064fc:	3714      	adds	r7, #20
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	40010000 	.word	0x40010000
 800650c:	40000400 	.word	0x40000400
 8006510:	40000800 	.word	0x40000800
 8006514:	40000c00 	.word	0x40000c00
 8006518:	40010400 	.word	0x40010400
 800651c:	40014000 	.word	0x40014000
 8006520:	40014400 	.word	0x40014400
 8006524:	40014800 	.word	0x40014800
 8006528:	40001800 	.word	0x40001800
 800652c:	40001c00 	.word	0x40001c00
 8006530:	40002000 	.word	0x40002000

08006534 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006534:	b480      	push	{r7}
 8006536:	b087      	sub	sp, #28
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a1b      	ldr	r3, [r3, #32]
 8006548:	f023 0201 	bic.w	r2, r3, #1
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f023 0303 	bic.w	r3, r3, #3
 800656a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68fa      	ldr	r2, [r7, #12]
 8006572:	4313      	orrs	r3, r2
 8006574:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	f023 0302 	bic.w	r3, r3, #2
 800657c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	4313      	orrs	r3, r2
 8006586:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a20      	ldr	r2, [pc, #128]	@ (800660c <TIM_OC1_SetConfig+0xd8>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d003      	beq.n	8006598 <TIM_OC1_SetConfig+0x64>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a1f      	ldr	r2, [pc, #124]	@ (8006610 <TIM_OC1_SetConfig+0xdc>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d10c      	bne.n	80065b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	f023 0308 	bic.w	r3, r3, #8
 800659e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	697a      	ldr	r2, [r7, #20]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	f023 0304 	bic.w	r3, r3, #4
 80065b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a15      	ldr	r2, [pc, #84]	@ (800660c <TIM_OC1_SetConfig+0xd8>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d003      	beq.n	80065c2 <TIM_OC1_SetConfig+0x8e>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a14      	ldr	r2, [pc, #80]	@ (8006610 <TIM_OC1_SetConfig+0xdc>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d111      	bne.n	80065e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	4313      	orrs	r3, r2
 80065da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	621a      	str	r2, [r3, #32]
}
 8006600:	bf00      	nop
 8006602:	371c      	adds	r7, #28
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr
 800660c:	40010000 	.word	0x40010000
 8006610:	40010400 	.word	0x40010400

08006614 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006614:	b480      	push	{r7}
 8006616:	b087      	sub	sp, #28
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a1b      	ldr	r3, [r3, #32]
 8006622:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6a1b      	ldr	r3, [r3, #32]
 8006628:	f023 0210 	bic.w	r2, r3, #16
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800664a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	021b      	lsls	r3, r3, #8
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	4313      	orrs	r3, r2
 8006656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	f023 0320 	bic.w	r3, r3, #32
 800665e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	011b      	lsls	r3, r3, #4
 8006666:	697a      	ldr	r2, [r7, #20]
 8006668:	4313      	orrs	r3, r2
 800666a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a22      	ldr	r2, [pc, #136]	@ (80066f8 <TIM_OC2_SetConfig+0xe4>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d003      	beq.n	800667c <TIM_OC2_SetConfig+0x68>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4a21      	ldr	r2, [pc, #132]	@ (80066fc <TIM_OC2_SetConfig+0xe8>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d10d      	bne.n	8006698 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	011b      	lsls	r3, r3, #4
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006696:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a17      	ldr	r2, [pc, #92]	@ (80066f8 <TIM_OC2_SetConfig+0xe4>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d003      	beq.n	80066a8 <TIM_OC2_SetConfig+0x94>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a16      	ldr	r2, [pc, #88]	@ (80066fc <TIM_OC2_SetConfig+0xe8>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d113      	bne.n	80066d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80066b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	621a      	str	r2, [r3, #32]
}
 80066ea:	bf00      	nop
 80066ec:	371c      	adds	r7, #28
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	40010000 	.word	0x40010000
 80066fc:	40010400 	.word	0x40010400

08006700 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006700:	b480      	push	{r7}
 8006702:	b087      	sub	sp, #28
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a1b      	ldr	r3, [r3, #32]
 800670e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a1b      	ldr	r3, [r3, #32]
 8006714:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800672e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f023 0303 	bic.w	r3, r3, #3
 8006736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	4313      	orrs	r3, r2
 8006740:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006748:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	021b      	lsls	r3, r3, #8
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	4313      	orrs	r3, r2
 8006754:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a21      	ldr	r2, [pc, #132]	@ (80067e0 <TIM_OC3_SetConfig+0xe0>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d003      	beq.n	8006766 <TIM_OC3_SetConfig+0x66>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a20      	ldr	r2, [pc, #128]	@ (80067e4 <TIM_OC3_SetConfig+0xe4>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d10d      	bne.n	8006782 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800676c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	021b      	lsls	r3, r3, #8
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	4313      	orrs	r3, r2
 8006778:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006780:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a16      	ldr	r2, [pc, #88]	@ (80067e0 <TIM_OC3_SetConfig+0xe0>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d003      	beq.n	8006792 <TIM_OC3_SetConfig+0x92>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a15      	ldr	r2, [pc, #84]	@ (80067e4 <TIM_OC3_SetConfig+0xe4>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d113      	bne.n	80067ba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006798:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80067a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	011b      	lsls	r3, r3, #4
 80067a8:	693a      	ldr	r2, [r7, #16]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	699b      	ldr	r3, [r3, #24]
 80067b2:	011b      	lsls	r3, r3, #4
 80067b4:	693a      	ldr	r2, [r7, #16]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	693a      	ldr	r2, [r7, #16]
 80067be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	685a      	ldr	r2, [r3, #4]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	697a      	ldr	r2, [r7, #20]
 80067d2:	621a      	str	r2, [r3, #32]
}
 80067d4:	bf00      	nop
 80067d6:	371c      	adds	r7, #28
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr
 80067e0:	40010000 	.word	0x40010000
 80067e4:	40010400 	.word	0x40010400

080067e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b087      	sub	sp, #28
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a1b      	ldr	r3, [r3, #32]
 80067f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a1b      	ldr	r3, [r3, #32]
 80067fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	69db      	ldr	r3, [r3, #28]
 800680e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800681e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	021b      	lsls	r3, r3, #8
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	4313      	orrs	r3, r2
 800682a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006832:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	031b      	lsls	r3, r3, #12
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	4313      	orrs	r3, r2
 800683e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a12      	ldr	r2, [pc, #72]	@ (800688c <TIM_OC4_SetConfig+0xa4>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d003      	beq.n	8006850 <TIM_OC4_SetConfig+0x68>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a11      	ldr	r2, [pc, #68]	@ (8006890 <TIM_OC4_SetConfig+0xa8>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d109      	bne.n	8006864 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006856:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	695b      	ldr	r3, [r3, #20]
 800685c:	019b      	lsls	r3, r3, #6
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	4313      	orrs	r3, r2
 8006862:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	685a      	ldr	r2, [r3, #4]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	621a      	str	r2, [r3, #32]
}
 800687e:	bf00      	nop
 8006880:	371c      	adds	r7, #28
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	40010000 	.word	0x40010000
 8006890:	40010400 	.word	0x40010400

08006894 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006894:	b480      	push	{r7}
 8006896:	b087      	sub	sp, #28
 8006898:	af00      	add	r7, sp, #0
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	f023 0201 	bic.w	r2, r3, #1
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	699b      	ldr	r3, [r3, #24]
 80068b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	011b      	lsls	r3, r3, #4
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f023 030a 	bic.w	r3, r3, #10
 80068d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	693a      	ldr	r2, [r7, #16]
 80068de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	697a      	ldr	r2, [r7, #20]
 80068e4:	621a      	str	r2, [r3, #32]
}
 80068e6:	bf00      	nop
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b087      	sub	sp, #28
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	60f8      	str	r0, [r7, #12]
 80068fa:	60b9      	str	r1, [r7, #8]
 80068fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	f023 0210 	bic.w	r2, r3, #16
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	699b      	ldr	r3, [r3, #24]
 8006914:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800691c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	031b      	lsls	r3, r3, #12
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	4313      	orrs	r3, r2
 8006926:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800692e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	011b      	lsls	r3, r3, #4
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	4313      	orrs	r3, r2
 8006938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	693a      	ldr	r2, [r7, #16]
 800693e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	621a      	str	r2, [r3, #32]
}
 8006946:	bf00      	nop
 8006948:	371c      	adds	r7, #28
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006952:	b480      	push	{r7}
 8006954:	b085      	sub	sp, #20
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
 800695a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006968:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800696a:	683a      	ldr	r2, [r7, #0]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	4313      	orrs	r3, r2
 8006970:	f043 0307 	orr.w	r3, r3, #7
 8006974:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	609a      	str	r2, [r3, #8]
}
 800697c:	bf00      	nop
 800697e:	3714      	adds	r7, #20
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006988:	b480      	push	{r7}
 800698a:	b087      	sub	sp, #28
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	60b9      	str	r1, [r7, #8]
 8006992:	607a      	str	r2, [r7, #4]
 8006994:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	021a      	lsls	r2, r3, #8
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	431a      	orrs	r2, r3
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	609a      	str	r2, [r3, #8]
}
 80069bc:	bf00      	nop
 80069be:	371c      	adds	r7, #28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b087      	sub	sp, #28
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	f003 031f 	and.w	r3, r3, #31
 80069da:	2201      	movs	r2, #1
 80069dc:	fa02 f303 	lsl.w	r3, r2, r3
 80069e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6a1a      	ldr	r2, [r3, #32]
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	43db      	mvns	r3, r3
 80069ea:	401a      	ands	r2, r3
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6a1a      	ldr	r2, [r3, #32]
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	f003 031f 	and.w	r3, r3, #31
 80069fa:	6879      	ldr	r1, [r7, #4]
 80069fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006a00:	431a      	orrs	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	621a      	str	r2, [r3, #32]
}
 8006a06:	bf00      	nop
 8006a08:	371c      	adds	r7, #28
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
	...

08006a14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d101      	bne.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a28:	2302      	movs	r3, #2
 8006a2a:	e05a      	b.n	8006ae2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2202      	movs	r2, #2
 8006a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a21      	ldr	r2, [pc, #132]	@ (8006af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d022      	beq.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a78:	d01d      	beq.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a1d      	ldr	r2, [pc, #116]	@ (8006af4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d018      	beq.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a1b      	ldr	r2, [pc, #108]	@ (8006af8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d013      	beq.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a1a      	ldr	r2, [pc, #104]	@ (8006afc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d00e      	beq.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a18      	ldr	r2, [pc, #96]	@ (8006b00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d009      	beq.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a17      	ldr	r2, [pc, #92]	@ (8006b04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d004      	beq.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a15      	ldr	r2, [pc, #84]	@ (8006b08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d10c      	bne.n	8006ad0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006abc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68ba      	ldr	r2, [r7, #8]
 8006ace:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ae0:	2300      	movs	r3, #0
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3714      	adds	r7, #20
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	40010000 	.word	0x40010000
 8006af4:	40000400 	.word	0x40000400
 8006af8:	40000800 	.word	0x40000800
 8006afc:	40000c00 	.word	0x40000c00
 8006b00:	40010400 	.word	0x40010400
 8006b04:	40014000 	.word	0x40014000
 8006b08:	40001800 	.word	0x40001800

08006b0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d101      	bne.n	8006b46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e042      	b.n	8006bcc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d106      	bne.n	8006b60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f7fc f8dc 	bl	8002d18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2224      	movs	r2, #36	@ 0x24
 8006b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68da      	ldr	r2, [r3, #12]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 f82b 	bl	8006bd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	691a      	ldr	r2, [r3, #16]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	695a      	ldr	r2, [r3, #20]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68da      	ldr	r2, [r3, #12]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2220      	movs	r2, #32
 8006bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2220      	movs	r2, #32
 8006bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3708      	adds	r7, #8
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bd8:	b0c0      	sub	sp, #256	@ 0x100
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf0:	68d9      	ldr	r1, [r3, #12]
 8006bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	ea40 0301 	orr.w	r3, r0, r1
 8006bfc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c02:	689a      	ldr	r2, [r3, #8]
 8006c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c08:	691b      	ldr	r3, [r3, #16]
 8006c0a:	431a      	orrs	r2, r3
 8006c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c10:	695b      	ldr	r3, [r3, #20]
 8006c12:	431a      	orrs	r2, r3
 8006c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c2c:	f021 010c 	bic.w	r1, r1, #12
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c3a:	430b      	orrs	r3, r1
 8006c3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	695b      	ldr	r3, [r3, #20]
 8006c46:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c4e:	6999      	ldr	r1, [r3, #24]
 8006c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	ea40 0301 	orr.w	r3, r0, r1
 8006c5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	4b8f      	ldr	r3, [pc, #572]	@ (8006ea0 <UART_SetConfig+0x2cc>)
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d005      	beq.n	8006c74 <UART_SetConfig+0xa0>
 8006c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	4b8d      	ldr	r3, [pc, #564]	@ (8006ea4 <UART_SetConfig+0x2d0>)
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d104      	bne.n	8006c7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c74:	f7fd ff04 	bl	8004a80 <HAL_RCC_GetPCLK2Freq>
 8006c78:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006c7c:	e003      	b.n	8006c86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c7e:	f7fd feeb 	bl	8004a58 <HAL_RCC_GetPCLK1Freq>
 8006c82:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c8a:	69db      	ldr	r3, [r3, #28]
 8006c8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c90:	f040 810c 	bne.w	8006eac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c9e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006ca2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006ca6:	4622      	mov	r2, r4
 8006ca8:	462b      	mov	r3, r5
 8006caa:	1891      	adds	r1, r2, r2
 8006cac:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006cae:	415b      	adcs	r3, r3
 8006cb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	eb12 0801 	adds.w	r8, r2, r1
 8006cbc:	4629      	mov	r1, r5
 8006cbe:	eb43 0901 	adc.w	r9, r3, r1
 8006cc2:	f04f 0200 	mov.w	r2, #0
 8006cc6:	f04f 0300 	mov.w	r3, #0
 8006cca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cd6:	4690      	mov	r8, r2
 8006cd8:	4699      	mov	r9, r3
 8006cda:	4623      	mov	r3, r4
 8006cdc:	eb18 0303 	adds.w	r3, r8, r3
 8006ce0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ce4:	462b      	mov	r3, r5
 8006ce6:	eb49 0303 	adc.w	r3, r9, r3
 8006cea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006cfa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006cfe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d02:	460b      	mov	r3, r1
 8006d04:	18db      	adds	r3, r3, r3
 8006d06:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d08:	4613      	mov	r3, r2
 8006d0a:	eb42 0303 	adc.w	r3, r2, r3
 8006d0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d18:	f7f9 ffd6 	bl	8000cc8 <__aeabi_uldivmod>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	460b      	mov	r3, r1
 8006d20:	4b61      	ldr	r3, [pc, #388]	@ (8006ea8 <UART_SetConfig+0x2d4>)
 8006d22:	fba3 2302 	umull	r2, r3, r3, r2
 8006d26:	095b      	lsrs	r3, r3, #5
 8006d28:	011c      	lsls	r4, r3, #4
 8006d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d34:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d3c:	4642      	mov	r2, r8
 8006d3e:	464b      	mov	r3, r9
 8006d40:	1891      	adds	r1, r2, r2
 8006d42:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006d44:	415b      	adcs	r3, r3
 8006d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006d4c:	4641      	mov	r1, r8
 8006d4e:	eb12 0a01 	adds.w	sl, r2, r1
 8006d52:	4649      	mov	r1, r9
 8006d54:	eb43 0b01 	adc.w	fp, r3, r1
 8006d58:	f04f 0200 	mov.w	r2, #0
 8006d5c:	f04f 0300 	mov.w	r3, #0
 8006d60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d6c:	4692      	mov	sl, r2
 8006d6e:	469b      	mov	fp, r3
 8006d70:	4643      	mov	r3, r8
 8006d72:	eb1a 0303 	adds.w	r3, sl, r3
 8006d76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d7a:	464b      	mov	r3, r9
 8006d7c:	eb4b 0303 	adc.w	r3, fp, r3
 8006d80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d90:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006d94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006d98:	460b      	mov	r3, r1
 8006d9a:	18db      	adds	r3, r3, r3
 8006d9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d9e:	4613      	mov	r3, r2
 8006da0:	eb42 0303 	adc.w	r3, r2, r3
 8006da4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006da6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006daa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006dae:	f7f9 ff8b 	bl	8000cc8 <__aeabi_uldivmod>
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	4611      	mov	r1, r2
 8006db8:	4b3b      	ldr	r3, [pc, #236]	@ (8006ea8 <UART_SetConfig+0x2d4>)
 8006dba:	fba3 2301 	umull	r2, r3, r3, r1
 8006dbe:	095b      	lsrs	r3, r3, #5
 8006dc0:	2264      	movs	r2, #100	@ 0x64
 8006dc2:	fb02 f303 	mul.w	r3, r2, r3
 8006dc6:	1acb      	subs	r3, r1, r3
 8006dc8:	00db      	lsls	r3, r3, #3
 8006dca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006dce:	4b36      	ldr	r3, [pc, #216]	@ (8006ea8 <UART_SetConfig+0x2d4>)
 8006dd0:	fba3 2302 	umull	r2, r3, r3, r2
 8006dd4:	095b      	lsrs	r3, r3, #5
 8006dd6:	005b      	lsls	r3, r3, #1
 8006dd8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006ddc:	441c      	add	r4, r3
 8006dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006de2:	2200      	movs	r2, #0
 8006de4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006de8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006dec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006df0:	4642      	mov	r2, r8
 8006df2:	464b      	mov	r3, r9
 8006df4:	1891      	adds	r1, r2, r2
 8006df6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006df8:	415b      	adcs	r3, r3
 8006dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dfc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e00:	4641      	mov	r1, r8
 8006e02:	1851      	adds	r1, r2, r1
 8006e04:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e06:	4649      	mov	r1, r9
 8006e08:	414b      	adcs	r3, r1
 8006e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e0c:	f04f 0200 	mov.w	r2, #0
 8006e10:	f04f 0300 	mov.w	r3, #0
 8006e14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e18:	4659      	mov	r1, fp
 8006e1a:	00cb      	lsls	r3, r1, #3
 8006e1c:	4651      	mov	r1, sl
 8006e1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e22:	4651      	mov	r1, sl
 8006e24:	00ca      	lsls	r2, r1, #3
 8006e26:	4610      	mov	r0, r2
 8006e28:	4619      	mov	r1, r3
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	4642      	mov	r2, r8
 8006e2e:	189b      	adds	r3, r3, r2
 8006e30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e34:	464b      	mov	r3, r9
 8006e36:	460a      	mov	r2, r1
 8006e38:	eb42 0303 	adc.w	r3, r2, r3
 8006e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e4c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006e50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e54:	460b      	mov	r3, r1
 8006e56:	18db      	adds	r3, r3, r3
 8006e58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e5a:	4613      	mov	r3, r2
 8006e5c:	eb42 0303 	adc.w	r3, r2, r3
 8006e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006e6a:	f7f9 ff2d 	bl	8000cc8 <__aeabi_uldivmod>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	460b      	mov	r3, r1
 8006e72:	4b0d      	ldr	r3, [pc, #52]	@ (8006ea8 <UART_SetConfig+0x2d4>)
 8006e74:	fba3 1302 	umull	r1, r3, r3, r2
 8006e78:	095b      	lsrs	r3, r3, #5
 8006e7a:	2164      	movs	r1, #100	@ 0x64
 8006e7c:	fb01 f303 	mul.w	r3, r1, r3
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	00db      	lsls	r3, r3, #3
 8006e84:	3332      	adds	r3, #50	@ 0x32
 8006e86:	4a08      	ldr	r2, [pc, #32]	@ (8006ea8 <UART_SetConfig+0x2d4>)
 8006e88:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8c:	095b      	lsrs	r3, r3, #5
 8006e8e:	f003 0207 	and.w	r2, r3, #7
 8006e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4422      	add	r2, r4
 8006e9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e9c:	e106      	b.n	80070ac <UART_SetConfig+0x4d8>
 8006e9e:	bf00      	nop
 8006ea0:	40011000 	.word	0x40011000
 8006ea4:	40011400 	.word	0x40011400
 8006ea8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006eac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006eb6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006eba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006ebe:	4642      	mov	r2, r8
 8006ec0:	464b      	mov	r3, r9
 8006ec2:	1891      	adds	r1, r2, r2
 8006ec4:	6239      	str	r1, [r7, #32]
 8006ec6:	415b      	adcs	r3, r3
 8006ec8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006eca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ece:	4641      	mov	r1, r8
 8006ed0:	1854      	adds	r4, r2, r1
 8006ed2:	4649      	mov	r1, r9
 8006ed4:	eb43 0501 	adc.w	r5, r3, r1
 8006ed8:	f04f 0200 	mov.w	r2, #0
 8006edc:	f04f 0300 	mov.w	r3, #0
 8006ee0:	00eb      	lsls	r3, r5, #3
 8006ee2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ee6:	00e2      	lsls	r2, r4, #3
 8006ee8:	4614      	mov	r4, r2
 8006eea:	461d      	mov	r5, r3
 8006eec:	4643      	mov	r3, r8
 8006eee:	18e3      	adds	r3, r4, r3
 8006ef0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ef4:	464b      	mov	r3, r9
 8006ef6:	eb45 0303 	adc.w	r3, r5, r3
 8006efa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f0e:	f04f 0200 	mov.w	r2, #0
 8006f12:	f04f 0300 	mov.w	r3, #0
 8006f16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f1a:	4629      	mov	r1, r5
 8006f1c:	008b      	lsls	r3, r1, #2
 8006f1e:	4621      	mov	r1, r4
 8006f20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f24:	4621      	mov	r1, r4
 8006f26:	008a      	lsls	r2, r1, #2
 8006f28:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f2c:	f7f9 fecc 	bl	8000cc8 <__aeabi_uldivmod>
 8006f30:	4602      	mov	r2, r0
 8006f32:	460b      	mov	r3, r1
 8006f34:	4b60      	ldr	r3, [pc, #384]	@ (80070b8 <UART_SetConfig+0x4e4>)
 8006f36:	fba3 2302 	umull	r2, r3, r3, r2
 8006f3a:	095b      	lsrs	r3, r3, #5
 8006f3c:	011c      	lsls	r4, r3, #4
 8006f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f42:	2200      	movs	r2, #0
 8006f44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f48:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f4c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006f50:	4642      	mov	r2, r8
 8006f52:	464b      	mov	r3, r9
 8006f54:	1891      	adds	r1, r2, r2
 8006f56:	61b9      	str	r1, [r7, #24]
 8006f58:	415b      	adcs	r3, r3
 8006f5a:	61fb      	str	r3, [r7, #28]
 8006f5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f60:	4641      	mov	r1, r8
 8006f62:	1851      	adds	r1, r2, r1
 8006f64:	6139      	str	r1, [r7, #16]
 8006f66:	4649      	mov	r1, r9
 8006f68:	414b      	adcs	r3, r1
 8006f6a:	617b      	str	r3, [r7, #20]
 8006f6c:	f04f 0200 	mov.w	r2, #0
 8006f70:	f04f 0300 	mov.w	r3, #0
 8006f74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f78:	4659      	mov	r1, fp
 8006f7a:	00cb      	lsls	r3, r1, #3
 8006f7c:	4651      	mov	r1, sl
 8006f7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f82:	4651      	mov	r1, sl
 8006f84:	00ca      	lsls	r2, r1, #3
 8006f86:	4610      	mov	r0, r2
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	4642      	mov	r2, r8
 8006f8e:	189b      	adds	r3, r3, r2
 8006f90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f94:	464b      	mov	r3, r9
 8006f96:	460a      	mov	r2, r1
 8006f98:	eb42 0303 	adc.w	r3, r2, r3
 8006f9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006faa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006fac:	f04f 0200 	mov.w	r2, #0
 8006fb0:	f04f 0300 	mov.w	r3, #0
 8006fb4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006fb8:	4649      	mov	r1, r9
 8006fba:	008b      	lsls	r3, r1, #2
 8006fbc:	4641      	mov	r1, r8
 8006fbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fc2:	4641      	mov	r1, r8
 8006fc4:	008a      	lsls	r2, r1, #2
 8006fc6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006fca:	f7f9 fe7d 	bl	8000cc8 <__aeabi_uldivmod>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	4611      	mov	r1, r2
 8006fd4:	4b38      	ldr	r3, [pc, #224]	@ (80070b8 <UART_SetConfig+0x4e4>)
 8006fd6:	fba3 2301 	umull	r2, r3, r3, r1
 8006fda:	095b      	lsrs	r3, r3, #5
 8006fdc:	2264      	movs	r2, #100	@ 0x64
 8006fde:	fb02 f303 	mul.w	r3, r2, r3
 8006fe2:	1acb      	subs	r3, r1, r3
 8006fe4:	011b      	lsls	r3, r3, #4
 8006fe6:	3332      	adds	r3, #50	@ 0x32
 8006fe8:	4a33      	ldr	r2, [pc, #204]	@ (80070b8 <UART_SetConfig+0x4e4>)
 8006fea:	fba2 2303 	umull	r2, r3, r2, r3
 8006fee:	095b      	lsrs	r3, r3, #5
 8006ff0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ff4:	441c      	add	r4, r3
 8006ff6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ffe:	677a      	str	r2, [r7, #116]	@ 0x74
 8007000:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007004:	4642      	mov	r2, r8
 8007006:	464b      	mov	r3, r9
 8007008:	1891      	adds	r1, r2, r2
 800700a:	60b9      	str	r1, [r7, #8]
 800700c:	415b      	adcs	r3, r3
 800700e:	60fb      	str	r3, [r7, #12]
 8007010:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007014:	4641      	mov	r1, r8
 8007016:	1851      	adds	r1, r2, r1
 8007018:	6039      	str	r1, [r7, #0]
 800701a:	4649      	mov	r1, r9
 800701c:	414b      	adcs	r3, r1
 800701e:	607b      	str	r3, [r7, #4]
 8007020:	f04f 0200 	mov.w	r2, #0
 8007024:	f04f 0300 	mov.w	r3, #0
 8007028:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800702c:	4659      	mov	r1, fp
 800702e:	00cb      	lsls	r3, r1, #3
 8007030:	4651      	mov	r1, sl
 8007032:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007036:	4651      	mov	r1, sl
 8007038:	00ca      	lsls	r2, r1, #3
 800703a:	4610      	mov	r0, r2
 800703c:	4619      	mov	r1, r3
 800703e:	4603      	mov	r3, r0
 8007040:	4642      	mov	r2, r8
 8007042:	189b      	adds	r3, r3, r2
 8007044:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007046:	464b      	mov	r3, r9
 8007048:	460a      	mov	r2, r1
 800704a:	eb42 0303 	adc.w	r3, r2, r3
 800704e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	663b      	str	r3, [r7, #96]	@ 0x60
 800705a:	667a      	str	r2, [r7, #100]	@ 0x64
 800705c:	f04f 0200 	mov.w	r2, #0
 8007060:	f04f 0300 	mov.w	r3, #0
 8007064:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007068:	4649      	mov	r1, r9
 800706a:	008b      	lsls	r3, r1, #2
 800706c:	4641      	mov	r1, r8
 800706e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007072:	4641      	mov	r1, r8
 8007074:	008a      	lsls	r2, r1, #2
 8007076:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800707a:	f7f9 fe25 	bl	8000cc8 <__aeabi_uldivmod>
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	4b0d      	ldr	r3, [pc, #52]	@ (80070b8 <UART_SetConfig+0x4e4>)
 8007084:	fba3 1302 	umull	r1, r3, r3, r2
 8007088:	095b      	lsrs	r3, r3, #5
 800708a:	2164      	movs	r1, #100	@ 0x64
 800708c:	fb01 f303 	mul.w	r3, r1, r3
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	011b      	lsls	r3, r3, #4
 8007094:	3332      	adds	r3, #50	@ 0x32
 8007096:	4a08      	ldr	r2, [pc, #32]	@ (80070b8 <UART_SetConfig+0x4e4>)
 8007098:	fba2 2303 	umull	r2, r3, r2, r3
 800709c:	095b      	lsrs	r3, r3, #5
 800709e:	f003 020f 	and.w	r2, r3, #15
 80070a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4422      	add	r2, r4
 80070aa:	609a      	str	r2, [r3, #8]
}
 80070ac:	bf00      	nop
 80070ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80070b2:	46bd      	mov	sp, r7
 80070b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070b8:	51eb851f 	.word	0x51eb851f

080070bc <DEV_SPI_WRite>:
	HAL_Delay(xms);
}


void DEV_SPI_WRite(UBYTE _dat)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b082      	sub	sp, #8
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	4603      	mov	r3, r0
 80070c4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&_dat, 1, 500);
 80070c6:	1df9      	adds	r1, r7, #7
 80070c8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80070cc:	2201      	movs	r2, #1
 80070ce:	4803      	ldr	r0, [pc, #12]	@ (80070dc <DEV_SPI_WRite+0x20>)
 80070d0:	f7fe fa41 	bl	8005556 <HAL_SPI_Transmit>
}
 80070d4:	bf00      	nop
 80070d6:	3708      	adds	r7, #8
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	200002f8 	.word	0x200002f8

080070e0 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	af00      	add	r7, sp, #0
    DEV_Digital_Write(DEV_DC_PIN, 1);
 80070e4:	2201      	movs	r2, #1
 80070e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80070ea:	480b      	ldr	r0, [pc, #44]	@ (8007118 <DEV_Module_Init+0x38>)
 80070ec:	f7fc fb96 	bl	800381c <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_CS_PIN, 1);
 80070f0:	2201      	movs	r2, #1
 80070f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80070f6:	4808      	ldr	r0, [pc, #32]	@ (8007118 <DEV_Module_Init+0x38>)
 80070f8:	f7fc fb90 	bl	800381c <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_RST_PIN, 1);
 80070fc:	2201      	movs	r2, #1
 80070fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007102:	4805      	ldr	r0, [pc, #20]	@ (8007118 <DEV_Module_Init+0x38>)
 8007104:	f7fc fb8a 	bl	800381c <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8007108:	2104      	movs	r1, #4
 800710a:	4804      	ldr	r0, [pc, #16]	@ (800711c <DEV_Module_Init+0x3c>)
 800710c:	f7fe fd8c 	bl	8005c28 <HAL_TIM_PWM_Start>
		return 0;
 8007110:	2300      	movs	r3, #0
}
 8007112:	4618      	mov	r0, r3
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	40020400 	.word	0x40020400
 800711c:	20000354 	.word	0x20000354

08007120 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8007120:	b590      	push	{r4, r7, lr}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	4604      	mov	r4, r0
 8007128:	4608      	mov	r0, r1
 800712a:	4611      	mov	r1, r2
 800712c:	461a      	mov	r2, r3
 800712e:	4623      	mov	r3, r4
 8007130:	80fb      	strh	r3, [r7, #6]
 8007132:	4603      	mov	r3, r0
 8007134:	80bb      	strh	r3, [r7, #4]
 8007136:	460b      	mov	r3, r1
 8007138:	807b      	strh	r3, [r7, #2]
 800713a:	4613      	mov	r3, r2
 800713c:	803b      	strh	r3, [r7, #0]
    Paint.WidthMemory = Width;
 800713e:	4a1c      	ldr	r2, [pc, #112]	@ (80071b0 <Paint_NewImage+0x90>)
 8007140:	88fb      	ldrh	r3, [r7, #6]
 8007142:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8007144:	4a1a      	ldr	r2, [pc, #104]	@ (80071b0 <Paint_NewImage+0x90>)
 8007146:	88bb      	ldrh	r3, [r7, #4]
 8007148:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 800714a:	4a19      	ldr	r2, [pc, #100]	@ (80071b0 <Paint_NewImage+0x90>)
 800714c:	883b      	ldrh	r3, [r7, #0]
 800714e:	8193      	strh	r3, [r2, #12]
    Paint.WidthByte = Width;
 8007150:	4a17      	ldr	r2, [pc, #92]	@ (80071b0 <Paint_NewImage+0x90>)
 8007152:	88fb      	ldrh	r3, [r7, #6]
 8007154:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8007156:	4a16      	ldr	r2, [pc, #88]	@ (80071b0 <Paint_NewImage+0x90>)
 8007158:	88bb      	ldrh	r3, [r7, #4]
 800715a:	8293      	strh	r3, [r2, #20]
    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
 800715c:	4b14      	ldr	r3, [pc, #80]	@ (80071b0 <Paint_NewImage+0x90>)
 800715e:	8a5b      	ldrh	r3, [r3, #18]
 8007160:	b29b      	uxth	r3, r3
 8007162:	4619      	mov	r1, r3
 8007164:	4b12      	ldr	r3, [pc, #72]	@ (80071b0 <Paint_NewImage+0x90>)
 8007166:	8a9b      	ldrh	r3, [r3, #20]
 8007168:	b29b      	uxth	r3, r3
 800716a:	461a      	mov	r2, r3
 800716c:	4811      	ldr	r0, [pc, #68]	@ (80071b4 <Paint_NewImage+0x94>)
 800716e:	f001 fc67 	bl	8008a40 <iprintf>
   
    Paint.Rotate = Rotate;
 8007172:	4a0f      	ldr	r2, [pc, #60]	@ (80071b0 <Paint_NewImage+0x90>)
 8007174:	887b      	ldrh	r3, [r7, #2]
 8007176:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8007178:	4b0d      	ldr	r3, [pc, #52]	@ (80071b0 <Paint_NewImage+0x90>)
 800717a:	2200      	movs	r2, #0
 800717c:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 800717e:	887b      	ldrh	r3, [r7, #2]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d002      	beq.n	800718a <Paint_NewImage+0x6a>
 8007184:	887b      	ldrh	r3, [r7, #2]
 8007186:	2bb4      	cmp	r3, #180	@ 0xb4
 8007188:	d106      	bne.n	8007198 <Paint_NewImage+0x78>
        Paint.Width = Width;
 800718a:	4a09      	ldr	r2, [pc, #36]	@ (80071b0 <Paint_NewImage+0x90>)
 800718c:	88fb      	ldrh	r3, [r7, #6]
 800718e:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8007190:	4a07      	ldr	r2, [pc, #28]	@ (80071b0 <Paint_NewImage+0x90>)
 8007192:	88bb      	ldrh	r3, [r7, #4]
 8007194:	80d3      	strh	r3, [r2, #6]
 8007196:	e006      	b.n	80071a6 <Paint_NewImage+0x86>
    } else {
        Paint.Width = Height;
 8007198:	4a05      	ldr	r2, [pc, #20]	@ (80071b0 <Paint_NewImage+0x90>)
 800719a:	88bb      	ldrh	r3, [r7, #4]
 800719c:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 800719e:	4a04      	ldr	r2, [pc, #16]	@ (80071b0 <Paint_NewImage+0x90>)
 80071a0:	88fb      	ldrh	r3, [r7, #6]
 80071a2:	80d3      	strh	r3, [r2, #6]
    }
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd90      	pop	{r4, r7, pc}
 80071ae:	bf00      	nop
 80071b0:	200004c0 	.word	0x200004c0
 80071b4:	0800c350 	.word	0x0800c350

080071b8 <Paint_SetClearFuntion>:
function:	Select Clear Funtion
parameter:
      Clear :   Pointer to Clear funtion 
******************************************************************************/
void Paint_SetClearFuntion(void (*Clear)(UWORD))
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  CLEAR=Clear;
 80071c0:	4a04      	ldr	r2, [pc, #16]	@ (80071d4 <Paint_SetClearFuntion+0x1c>)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6013      	str	r3, [r2, #0]
}
 80071c6:	bf00      	nop
 80071c8:	370c      	adds	r7, #12
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	200004dc 	.word	0x200004dc

080071d8 <Paint_SetDisplayFuntion>:
function:	Select DisplayF untion
parameter:
      Display :   Pointer to display funtion 
******************************************************************************/
void Paint_SetDisplayFuntion(void (*Display)(UWORD,UWORD,UWORD))
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  DISPLAY=Display;
 80071e0:	4a04      	ldr	r2, [pc, #16]	@ (80071f4 <Paint_SetDisplayFuntion+0x1c>)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6013      	str	r3, [r2, #0]
}
 80071e6:	bf00      	nop
 80071e8:	370c      	adds	r7, #12
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop
 80071f4:	200004d8 	.word	0x200004d8

080071f8 <Paint_SetRotate>:
function:	Select Image Rotate
parameter:
    Rotate   :   0,90,180,270
******************************************************************************/
void Paint_SetRotate(UWORD Rotate)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	4603      	mov	r3, r0
 8007200:	80fb      	strh	r3, [r7, #6]
    if(Rotate == ROTATE_0 || Rotate == ROTATE_90 || Rotate == ROTATE_180 || Rotate == ROTATE_270) {
 8007202:	88fb      	ldrh	r3, [r7, #6]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d009      	beq.n	800721c <Paint_SetRotate+0x24>
 8007208:	88fb      	ldrh	r3, [r7, #6]
 800720a:	2b5a      	cmp	r3, #90	@ 0x5a
 800720c:	d006      	beq.n	800721c <Paint_SetRotate+0x24>
 800720e:	88fb      	ldrh	r3, [r7, #6]
 8007210:	2bb4      	cmp	r3, #180	@ 0xb4
 8007212:	d003      	beq.n	800721c <Paint_SetRotate+0x24>
 8007214:	88fb      	ldrh	r3, [r7, #6]
 8007216:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800721a:	d108      	bne.n	800722e <Paint_SetRotate+0x36>
        Debug("Set image Rotate %d\r\n", Rotate);
 800721c:	88fb      	ldrh	r3, [r7, #6]
 800721e:	4619      	mov	r1, r3
 8007220:	4807      	ldr	r0, [pc, #28]	@ (8007240 <Paint_SetRotate+0x48>)
 8007222:	f001 fc0d 	bl	8008a40 <iprintf>
        Paint.Rotate = Rotate;
 8007226:	4a07      	ldr	r2, [pc, #28]	@ (8007244 <Paint_SetRotate+0x4c>)
 8007228:	88fb      	ldrh	r3, [r7, #6]
 800722a:	81d3      	strh	r3, [r2, #14]
 800722c:	e003      	b.n	8007236 <Paint_SetRotate+0x3e>
    } else {
        Debug("rotate = 0, 90, 180, 270\r\n");
 800722e:	4806      	ldr	r0, [pc, #24]	@ (8007248 <Paint_SetRotate+0x50>)
 8007230:	f001 fc6e 	bl	8008b10 <puts>
      //  exit(0);
    }
}
 8007234:	bf00      	nop
 8007236:	bf00      	nop
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop
 8007240:	0800c374 	.word	0x0800c374
 8007244:	200004c0 	.word	0x200004c0
 8007248:	0800c394 	.word	0x0800c394

0800724c <Paint_SetPixel>:
    Xpoint  :   At point X
    Ypoint  :   At point Y
    Color   :   Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	4603      	mov	r3, r0
 8007254:	80fb      	strh	r3, [r7, #6]
 8007256:	460b      	mov	r3, r1
 8007258:	80bb      	strh	r3, [r7, #4]
 800725a:	4613      	mov	r3, r2
 800725c:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 800725e:	4b50      	ldr	r3, [pc, #320]	@ (80073a0 <Paint_SetPixel+0x154>)
 8007260:	889b      	ldrh	r3, [r3, #4]
 8007262:	b29b      	uxth	r3, r3
 8007264:	88fa      	ldrh	r2, [r7, #6]
 8007266:	429a      	cmp	r2, r3
 8007268:	d805      	bhi.n	8007276 <Paint_SetPixel+0x2a>
 800726a:	4b4d      	ldr	r3, [pc, #308]	@ (80073a0 <Paint_SetPixel+0x154>)
 800726c:	88db      	ldrh	r3, [r3, #6]
 800726e:	b29b      	uxth	r3, r3
 8007270:	88ba      	ldrh	r2, [r7, #4]
 8007272:	429a      	cmp	r2, r3
 8007274:	d903      	bls.n	800727e <Paint_SetPixel+0x32>
        Debug("Exceeding display boundaries\r\n");
 8007276:	484b      	ldr	r0, [pc, #300]	@ (80073a4 <Paint_SetPixel+0x158>)
 8007278:	f001 fc4a 	bl	8008b10 <puts>
        return;
 800727c:	e08c      	b.n	8007398 <Paint_SetPixel+0x14c>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 800727e:	4b48      	ldr	r3, [pc, #288]	@ (80073a0 <Paint_SetPixel+0x154>)
 8007280:	89db      	ldrh	r3, [r3, #14]
 8007282:	b29b      	uxth	r3, r3
 8007284:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8007288:	d02d      	beq.n	80072e6 <Paint_SetPixel+0x9a>
 800728a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800728e:	f300 8080 	bgt.w	8007392 <Paint_SetPixel+0x146>
 8007292:	2bb4      	cmp	r3, #180	@ 0xb4
 8007294:	d016      	beq.n	80072c4 <Paint_SetPixel+0x78>
 8007296:	2bb4      	cmp	r3, #180	@ 0xb4
 8007298:	dc7b      	bgt.n	8007392 <Paint_SetPixel+0x146>
 800729a:	2b00      	cmp	r3, #0
 800729c:	d002      	beq.n	80072a4 <Paint_SetPixel+0x58>
 800729e:	2b5a      	cmp	r3, #90	@ 0x5a
 80072a0:	d005      	beq.n	80072ae <Paint_SetPixel+0x62>
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;

    default:
        return;
 80072a2:	e076      	b.n	8007392 <Paint_SetPixel+0x146>
        X = Xpoint;
 80072a4:	88fb      	ldrh	r3, [r7, #6]
 80072a6:	81fb      	strh	r3, [r7, #14]
        Y = Ypoint;  
 80072a8:	88bb      	ldrh	r3, [r7, #4]
 80072aa:	81bb      	strh	r3, [r7, #12]
        break;
 80072ac:	e026      	b.n	80072fc <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Ypoint - 1;
 80072ae:	4b3c      	ldr	r3, [pc, #240]	@ (80073a0 <Paint_SetPixel+0x154>)
 80072b0:	891b      	ldrh	r3, [r3, #8]
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	88bb      	ldrh	r3, [r7, #4]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	3b01      	subs	r3, #1
 80072bc:	81fb      	strh	r3, [r7, #14]
        Y = Xpoint;
 80072be:	88fb      	ldrh	r3, [r7, #6]
 80072c0:	81bb      	strh	r3, [r7, #12]
        break;
 80072c2:	e01b      	b.n	80072fc <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Xpoint - 1;
 80072c4:	4b36      	ldr	r3, [pc, #216]	@ (80073a0 <Paint_SetPixel+0x154>)
 80072c6:	891b      	ldrh	r3, [r3, #8]
 80072c8:	b29a      	uxth	r2, r3
 80072ca:	88fb      	ldrh	r3, [r7, #6]
 80072cc:	1ad3      	subs	r3, r2, r3
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	3b01      	subs	r3, #1
 80072d2:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Ypoint - 1;
 80072d4:	4b32      	ldr	r3, [pc, #200]	@ (80073a0 <Paint_SetPixel+0x154>)
 80072d6:	895b      	ldrh	r3, [r3, #10]
 80072d8:	b29a      	uxth	r2, r3
 80072da:	88bb      	ldrh	r3, [r7, #4]
 80072dc:	1ad3      	subs	r3, r2, r3
 80072de:	b29b      	uxth	r3, r3
 80072e0:	3b01      	subs	r3, #1
 80072e2:	81bb      	strh	r3, [r7, #12]
        break;
 80072e4:	e00a      	b.n	80072fc <Paint_SetPixel+0xb0>
        X = Ypoint;
 80072e6:	88bb      	ldrh	r3, [r7, #4]
 80072e8:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Xpoint - 1;
 80072ea:	4b2d      	ldr	r3, [pc, #180]	@ (80073a0 <Paint_SetPixel+0x154>)
 80072ec:	895b      	ldrh	r3, [r3, #10]
 80072ee:	b29a      	uxth	r2, r3
 80072f0:	88fb      	ldrh	r3, [r7, #6]
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	3b01      	subs	r3, #1
 80072f8:	81bb      	strh	r3, [r7, #12]
        break;
 80072fa:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 80072fc:	4b28      	ldr	r3, [pc, #160]	@ (80073a0 <Paint_SetPixel+0x154>)
 80072fe:	8a1b      	ldrh	r3, [r3, #16]
 8007300:	b29b      	uxth	r3, r3
 8007302:	2b03      	cmp	r3, #3
 8007304:	d847      	bhi.n	8007396 <Paint_SetPixel+0x14a>
 8007306:	a201      	add	r2, pc, #4	@ (adr r2, 800730c <Paint_SetPixel+0xc0>)
 8007308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800730c:	08007363 	.word	0x08007363
 8007310:	0800731d 	.word	0x0800731d
 8007314:	0800732f 	.word	0x0800732f
 8007318:	08007341 	.word	0x08007341
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 800731c:	4b20      	ldr	r3, [pc, #128]	@ (80073a0 <Paint_SetPixel+0x154>)
 800731e:	891b      	ldrh	r3, [r3, #8]
 8007320:	b29a      	uxth	r2, r3
 8007322:	89fb      	ldrh	r3, [r7, #14]
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	b29b      	uxth	r3, r3
 8007328:	3b01      	subs	r3, #1
 800732a:	81fb      	strh	r3, [r7, #14]
        break;
 800732c:	e01a      	b.n	8007364 <Paint_SetPixel+0x118>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 800732e:	4b1c      	ldr	r3, [pc, #112]	@ (80073a0 <Paint_SetPixel+0x154>)
 8007330:	895b      	ldrh	r3, [r3, #10]
 8007332:	b29a      	uxth	r2, r3
 8007334:	89bb      	ldrh	r3, [r7, #12]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	b29b      	uxth	r3, r3
 800733a:	3b01      	subs	r3, #1
 800733c:	81bb      	strh	r3, [r7, #12]
        break;
 800733e:	e011      	b.n	8007364 <Paint_SetPixel+0x118>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8007340:	4b17      	ldr	r3, [pc, #92]	@ (80073a0 <Paint_SetPixel+0x154>)
 8007342:	891b      	ldrh	r3, [r3, #8]
 8007344:	b29a      	uxth	r2, r3
 8007346:	89fb      	ldrh	r3, [r7, #14]
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	b29b      	uxth	r3, r3
 800734c:	3b01      	subs	r3, #1
 800734e:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Y - 1;
 8007350:	4b13      	ldr	r3, [pc, #76]	@ (80073a0 <Paint_SetPixel+0x154>)
 8007352:	895b      	ldrh	r3, [r3, #10]
 8007354:	b29a      	uxth	r2, r3
 8007356:	89bb      	ldrh	r3, [r7, #12]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	b29b      	uxth	r3, r3
 800735c:	3b01      	subs	r3, #1
 800735e:	81bb      	strh	r3, [r7, #12]
        break;
 8007360:	e000      	b.n	8007364 <Paint_SetPixel+0x118>
        break;
 8007362:	bf00      	nop
    default:
        return;
    }

    // printf("x = %d, y = %d\r\n", X, Y);
    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8007364:	4b0e      	ldr	r3, [pc, #56]	@ (80073a0 <Paint_SetPixel+0x154>)
 8007366:	891b      	ldrh	r3, [r3, #8]
 8007368:	b29b      	uxth	r3, r3
 800736a:	89fa      	ldrh	r2, [r7, #14]
 800736c:	429a      	cmp	r2, r3
 800736e:	d805      	bhi.n	800737c <Paint_SetPixel+0x130>
 8007370:	4b0b      	ldr	r3, [pc, #44]	@ (80073a0 <Paint_SetPixel+0x154>)
 8007372:	895b      	ldrh	r3, [r3, #10]
 8007374:	b29b      	uxth	r3, r3
 8007376:	89ba      	ldrh	r2, [r7, #12]
 8007378:	429a      	cmp	r2, r3
 800737a:	d903      	bls.n	8007384 <Paint_SetPixel+0x138>
        Debug("Exceeding display boundaries\r\n");
 800737c:	4809      	ldr	r0, [pc, #36]	@ (80073a4 <Paint_SetPixel+0x158>)
 800737e:	f001 fbc7 	bl	8008b10 <puts>
        return;
 8007382:	e009      	b.n	8007398 <Paint_SetPixel+0x14c>
    }
    
   // UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
		DISPLAY(X,Y, Color);
 8007384:	4b08      	ldr	r3, [pc, #32]	@ (80073a8 <Paint_SetPixel+0x15c>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	887a      	ldrh	r2, [r7, #2]
 800738a:	89b9      	ldrh	r1, [r7, #12]
 800738c:	89f8      	ldrh	r0, [r7, #14]
 800738e:	4798      	blx	r3
 8007390:	e002      	b.n	8007398 <Paint_SetPixel+0x14c>
        return;
 8007392:	bf00      	nop
 8007394:	e000      	b.n	8007398 <Paint_SetPixel+0x14c>
        return;
 8007396:	bf00      	nop
}
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	200004c0 	.word	0x200004c0
 80073a4:	0800c450 	.word	0x0800c450
 80073a8:	200004d8 	.word	0x200004d8

080073ac <Paint_Clear>:
function:	Clear the color of the picture
parameter:
    Color   :   Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{	
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	4603      	mov	r3, r0
 80073b4:	80fb      	strh	r3, [r7, #6]
	CLEAR(Color);
 80073b6:	4b04      	ldr	r3, [pc, #16]	@ (80073c8 <Paint_Clear+0x1c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	88fa      	ldrh	r2, [r7, #6]
 80073bc:	4610      	mov	r0, r2
 80073be:	4798      	blx	r3
}
 80073c0:	bf00      	nop
 80073c2:	3708      	adds	r7, #8
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	200004dc 	.word	0x200004dc

080073cc <Paint_DrawChar>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Background, UWORD Color_Foreground)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b088      	sub	sp, #32
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	607b      	str	r3, [r7, #4]
 80073d4:	4603      	mov	r3, r0
 80073d6:	81fb      	strh	r3, [r7, #14]
 80073d8:	460b      	mov	r3, r1
 80073da:	81bb      	strh	r3, [r7, #12]
 80073dc:	4613      	mov	r3, r2
 80073de:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 80073e0:	4b4e      	ldr	r3, [pc, #312]	@ (800751c <Paint_DrawChar+0x150>)
 80073e2:	889b      	ldrh	r3, [r3, #4]
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	89fa      	ldrh	r2, [r7, #14]
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d805      	bhi.n	80073f8 <Paint_DrawChar+0x2c>
 80073ec:	4b4b      	ldr	r3, [pc, #300]	@ (800751c <Paint_DrawChar+0x150>)
 80073ee:	88db      	ldrh	r3, [r3, #6]
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	89ba      	ldrh	r2, [r7, #12]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d903      	bls.n	8007400 <Paint_DrawChar+0x34>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 80073f8:	4849      	ldr	r0, [pc, #292]	@ (8007520 <Paint_DrawChar+0x154>)
 80073fa:	f001 fb89 	bl	8008b10 <puts>
        return;
 80073fe:	e089      	b.n	8007514 <Paint_DrawChar+0x148>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 8007400:	7afb      	ldrb	r3, [r7, #11]
 8007402:	3b20      	subs	r3, #32
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	88d2      	ldrh	r2, [r2, #6]
 8007408:	fb02 f303 	mul.w	r3, r2, r3
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	8892      	ldrh	r2, [r2, #4]
 8007410:	08d2      	lsrs	r2, r2, #3
 8007412:	b292      	uxth	r2, r2
 8007414:	4611      	mov	r1, r2
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	8892      	ldrh	r2, [r2, #4]
 800741a:	f002 0207 	and.w	r2, r2, #7
 800741e:	b292      	uxth	r2, r2
 8007420:	2a00      	cmp	r2, #0
 8007422:	bf14      	ite	ne
 8007424:	2201      	movne	r2, #1
 8007426:	2200      	moveq	r2, #0
 8007428:	b2d2      	uxtb	r2, r2
 800742a:	440a      	add	r2, r1
 800742c:	fb02 f303 	mul.w	r3, r2, r3
 8007430:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	4413      	add	r3, r2
 800743a:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 800743c:	2300      	movs	r3, #0
 800743e:	83fb      	strh	r3, [r7, #30]
 8007440:	e063      	b.n	800750a <Paint_DrawChar+0x13e>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8007442:	2300      	movs	r3, #0
 8007444:	83bb      	strh	r3, [r7, #28]
 8007446:	e04e      	b.n	80074e6 <Paint_DrawChar+0x11a>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8007448:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800744a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800744e:	4293      	cmp	r3, r2
 8007450:	d118      	bne.n	8007484 <Paint_DrawChar+0xb8>
                if (*ptr & (0x80 >> (Column % 8)))
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	4619      	mov	r1, r3
 8007458:	8bbb      	ldrh	r3, [r7, #28]
 800745a:	f003 0307 	and.w	r3, r3, #7
 800745e:	2280      	movs	r2, #128	@ 0x80
 8007460:	fa42 f303 	asr.w	r3, r2, r3
 8007464:	400b      	ands	r3, r1
 8007466:	2b00      	cmp	r3, #0
 8007468:	d031      	beq.n	80074ce <Paint_DrawChar+0x102>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800746a:	89fa      	ldrh	r2, [r7, #14]
 800746c:	8bbb      	ldrh	r3, [r7, #28]
 800746e:	4413      	add	r3, r2
 8007470:	b298      	uxth	r0, r3
 8007472:	89ba      	ldrh	r2, [r7, #12]
 8007474:	8bfb      	ldrh	r3, [r7, #30]
 8007476:	4413      	add	r3, r2
 8007478:	b29b      	uxth	r3, r3
 800747a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800747c:	4619      	mov	r1, r3
 800747e:	f7ff fee5 	bl	800724c <Paint_SetPixel>
 8007482:	e024      	b.n	80074ce <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	4619      	mov	r1, r3
 800748a:	8bbb      	ldrh	r3, [r7, #28]
 800748c:	f003 0307 	and.w	r3, r3, #7
 8007490:	2280      	movs	r2, #128	@ 0x80
 8007492:	fa42 f303 	asr.w	r3, r2, r3
 8007496:	400b      	ands	r3, r1
 8007498:	2b00      	cmp	r3, #0
 800749a:	d00c      	beq.n	80074b6 <Paint_DrawChar+0xea>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800749c:	89fa      	ldrh	r2, [r7, #14]
 800749e:	8bbb      	ldrh	r3, [r7, #28]
 80074a0:	4413      	add	r3, r2
 80074a2:	b298      	uxth	r0, r3
 80074a4:	89ba      	ldrh	r2, [r7, #12]
 80074a6:	8bfb      	ldrh	r3, [r7, #30]
 80074a8:	4413      	add	r3, r2
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80074ae:	4619      	mov	r1, r3
 80074b0:	f7ff fecc 	bl	800724c <Paint_SetPixel>
 80074b4:	e00b      	b.n	80074ce <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 80074b6:	89fa      	ldrh	r2, [r7, #14]
 80074b8:	8bbb      	ldrh	r3, [r7, #28]
 80074ba:	4413      	add	r3, r2
 80074bc:	b298      	uxth	r0, r3
 80074be:	89ba      	ldrh	r2, [r7, #12]
 80074c0:	8bfb      	ldrh	r3, [r7, #30]
 80074c2:	4413      	add	r3, r2
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80074c8:	4619      	mov	r1, r3
 80074ca:	f7ff febf 	bl	800724c <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 80074ce:	8bbb      	ldrh	r3, [r7, #28]
 80074d0:	f003 0307 	and.w	r3, r3, #7
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	2b07      	cmp	r3, #7
 80074d8:	d102      	bne.n	80074e0 <Paint_DrawChar+0x114>
                ptr++;
 80074da:	69bb      	ldr	r3, [r7, #24]
 80074dc:	3301      	adds	r3, #1
 80074de:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 80074e0:	8bbb      	ldrh	r3, [r7, #28]
 80074e2:	3301      	adds	r3, #1
 80074e4:	83bb      	strh	r3, [r7, #28]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	889b      	ldrh	r3, [r3, #4]
 80074ea:	8bba      	ldrh	r2, [r7, #28]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d3ab      	bcc.n	8007448 <Paint_DrawChar+0x7c>
        }// Write a line
        if (Font->Width % 8 != 0)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	889b      	ldrh	r3, [r3, #4]
 80074f4:	f003 0307 	and.w	r3, r3, #7
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d002      	beq.n	8007504 <Paint_DrawChar+0x138>
            ptr++;
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	3301      	adds	r3, #1
 8007502:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8007504:	8bfb      	ldrh	r3, [r7, #30]
 8007506:	3301      	adds	r3, #1
 8007508:	83fb      	strh	r3, [r7, #30]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	88db      	ldrh	r3, [r3, #6]
 800750e:	8bfa      	ldrh	r2, [r7, #30]
 8007510:	429a      	cmp	r2, r3
 8007512:	d396      	bcc.n	8007442 <Paint_DrawChar+0x76>
    }// Write all
}
 8007514:	3720      	adds	r7, #32
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}
 800751a:	bf00      	nop
 800751c:	200004c0 	.word	0x200004c0
 8007520:	0800c56c 	.word	0x0800c56c

08007524 <Paint_DrawString_EN>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b088      	sub	sp, #32
 8007528:	af02      	add	r7, sp, #8
 800752a:	60ba      	str	r2, [r7, #8]
 800752c:	607b      	str	r3, [r7, #4]
 800752e:	4603      	mov	r3, r0
 8007530:	81fb      	strh	r3, [r7, #14]
 8007532:	460b      	mov	r3, r1
 8007534:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 8007536:	89fb      	ldrh	r3, [r7, #14]
 8007538:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 800753a:	89bb      	ldrh	r3, [r7, #12]
 800753c:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 800753e:	4b23      	ldr	r3, [pc, #140]	@ (80075cc <Paint_DrawString_EN+0xa8>)
 8007540:	889b      	ldrh	r3, [r3, #4]
 8007542:	b29b      	uxth	r3, r3
 8007544:	89fa      	ldrh	r2, [r7, #14]
 8007546:	429a      	cmp	r2, r3
 8007548:	d805      	bhi.n	8007556 <Paint_DrawString_EN+0x32>
 800754a:	4b20      	ldr	r3, [pc, #128]	@ (80075cc <Paint_DrawString_EN+0xa8>)
 800754c:	88db      	ldrh	r3, [r3, #6]
 800754e:	b29b      	uxth	r3, r3
 8007550:	89ba      	ldrh	r2, [r7, #12]
 8007552:	429a      	cmp	r2, r3
 8007554:	d933      	bls.n	80075be <Paint_DrawString_EN+0x9a>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 8007556:	481e      	ldr	r0, [pc, #120]	@ (80075d0 <Paint_DrawString_EN+0xac>)
 8007558:	f001 fada 	bl	8008b10 <puts>
        return;
 800755c:	e033      	b.n	80075c6 <Paint_DrawString_EN+0xa2>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 800755e:	8afb      	ldrh	r3, [r7, #22]
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	8892      	ldrh	r2, [r2, #4]
 8007564:	4413      	add	r3, r2
 8007566:	4a19      	ldr	r2, [pc, #100]	@ (80075cc <Paint_DrawString_EN+0xa8>)
 8007568:	8892      	ldrh	r2, [r2, #4]
 800756a:	b292      	uxth	r2, r2
 800756c:	4293      	cmp	r3, r2
 800756e:	dd06      	ble.n	800757e <Paint_DrawString_EN+0x5a>
            Xpoint = Xstart;
 8007570:	89fb      	ldrh	r3, [r7, #14]
 8007572:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	88da      	ldrh	r2, [r3, #6]
 8007578:	8abb      	ldrh	r3, [r7, #20]
 800757a:	4413      	add	r3, r2
 800757c:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 800757e:	8abb      	ldrh	r3, [r7, #20]
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	88d2      	ldrh	r2, [r2, #6]
 8007584:	4413      	add	r3, r2
 8007586:	4a11      	ldr	r2, [pc, #68]	@ (80075cc <Paint_DrawString_EN+0xa8>)
 8007588:	88d2      	ldrh	r2, [r2, #6]
 800758a:	b292      	uxth	r2, r2
 800758c:	4293      	cmp	r3, r2
 800758e:	dd03      	ble.n	8007598 <Paint_DrawString_EN+0x74>
            Xpoint = Xstart;
 8007590:	89fb      	ldrh	r3, [r7, #14]
 8007592:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 8007594:	89bb      	ldrh	r3, [r7, #12]
 8007596:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	781a      	ldrb	r2, [r3, #0]
 800759c:	8ab9      	ldrh	r1, [r7, #20]
 800759e:	8af8      	ldrh	r0, [r7, #22]
 80075a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80075a2:	9301      	str	r3, [sp, #4]
 80075a4:	8c3b      	ldrh	r3, [r7, #32]
 80075a6:	9300      	str	r3, [sp, #0]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f7ff ff0f 	bl	80073cc <Paint_DrawChar>

        //The next character of the address
        pString ++;
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	3301      	adds	r3, #1
 80075b2:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	889a      	ldrh	r2, [r3, #4]
 80075b8:	8afb      	ldrh	r3, [r7, #22]
 80075ba:	4413      	add	r3, r2
 80075bc:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1cb      	bne.n	800755e <Paint_DrawString_EN+0x3a>
    }
}
 80075c6:	3718      	adds	r7, #24
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	200004c0 	.word	0x200004c0
 80075d0:	0800c5ac 	.word	0x0800c5ac

080075d4 <LCD_2IN_Reset>:
/*******************************************************************************
function:
	Hardware reset
*******************************************************************************/
static void LCD_2IN_Reset(void)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	af00      	add	r7, sp, #0
	LCD_2IN_RST_1;
 80075d8:	2201      	movs	r2, #1
 80075da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80075de:	480d      	ldr	r0, [pc, #52]	@ (8007614 <LCD_2IN_Reset+0x40>)
 80075e0:	f7fc f91c 	bl	800381c <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 80075e4:	2064      	movs	r0, #100	@ 0x64
 80075e6:	f7fb fe37 	bl	8003258 <HAL_Delay>
	LCD_2IN_RST_0;
 80075ea:	2200      	movs	r2, #0
 80075ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80075f0:	4808      	ldr	r0, [pc, #32]	@ (8007614 <LCD_2IN_Reset+0x40>)
 80075f2:	f7fc f913 	bl	800381c <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 80075f6:	2064      	movs	r0, #100	@ 0x64
 80075f8:	f7fb fe2e 	bl	8003258 <HAL_Delay>
	LCD_2IN_RST_1;
 80075fc:	2201      	movs	r2, #1
 80075fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007602:	4804      	ldr	r0, [pc, #16]	@ (8007614 <LCD_2IN_Reset+0x40>)
 8007604:	f7fc f90a 	bl	800381c <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8007608:	2064      	movs	r0, #100	@ 0x64
 800760a:	f7fb fe25 	bl	8003258 <HAL_Delay>
}
 800760e:	bf00      	nop
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	40020400 	.word	0x40020400

08007618 <LCD_2IN_Write_Command>:
/*******************************************************************************
function:
		Write data and commands
*******************************************************************************/
static void LCD_2IN_Write_Command(UBYTE data)	 
{	
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
 800761e:	4603      	mov	r3, r0
 8007620:	71fb      	strb	r3, [r7, #7]
	LCD_2IN_CS_0;
 8007622:	2200      	movs	r2, #0
 8007624:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007628:	4808      	ldr	r0, [pc, #32]	@ (800764c <LCD_2IN_Write_Command+0x34>)
 800762a:	f7fc f8f7 	bl	800381c <HAL_GPIO_WritePin>
	LCD_2IN_DC_0;
 800762e:	2200      	movs	r2, #0
 8007630:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007634:	4805      	ldr	r0, [pc, #20]	@ (800764c <LCD_2IN_Write_Command+0x34>)
 8007636:	f7fc f8f1 	bl	800381c <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);
 800763a:	79fb      	ldrb	r3, [r7, #7]
 800763c:	4618      	mov	r0, r3
 800763e:	f7ff fd3d 	bl	80070bc <DEV_SPI_WRite>
}
 8007642:	bf00      	nop
 8007644:	3708      	adds	r7, #8
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	40020400 	.word	0x40020400

08007650 <LCD_2IN_WriteData_Byte>:

static void LCD_2IN_WriteData_Byte(UBYTE data) 
{	
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	4603      	mov	r3, r0
 8007658:	71fb      	strb	r3, [r7, #7]
	LCD_2IN_CS_0;
 800765a:	2200      	movs	r2, #0
 800765c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007660:	480b      	ldr	r0, [pc, #44]	@ (8007690 <LCD_2IN_WriteData_Byte+0x40>)
 8007662:	f7fc f8db 	bl	800381c <HAL_GPIO_WritePin>
	LCD_2IN_DC_1;
 8007666:	2201      	movs	r2, #1
 8007668:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800766c:	4808      	ldr	r0, [pc, #32]	@ (8007690 <LCD_2IN_WriteData_Byte+0x40>)
 800766e:	f7fc f8d5 	bl	800381c <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);  
 8007672:	79fb      	ldrb	r3, [r7, #7]
 8007674:	4618      	mov	r0, r3
 8007676:	f7ff fd21 	bl	80070bc <DEV_SPI_WRite>
	LCD_2IN_CS_1;
 800767a:	2201      	movs	r2, #1
 800767c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007680:	4803      	ldr	r0, [pc, #12]	@ (8007690 <LCD_2IN_WriteData_Byte+0x40>)
 8007682:	f7fc f8cb 	bl	800381c <HAL_GPIO_WritePin>
}  
 8007686:	bf00      	nop
 8007688:	3708      	adds	r7, #8
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	40020400 	.word	0x40020400

08007694 <LCD_2IN_WriteData_Word>:

void LCD_2IN_WriteData_Word(UWORD data)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	4603      	mov	r3, r0
 800769c:	80fb      	strh	r3, [r7, #6]
	LCD_2IN_CS_0;
 800769e:	2200      	movs	r2, #0
 80076a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80076a4:	480f      	ldr	r0, [pc, #60]	@ (80076e4 <LCD_2IN_WriteData_Word+0x50>)
 80076a6:	f7fc f8b9 	bl	800381c <HAL_GPIO_WritePin>
	LCD_2IN_DC_1;
 80076aa:	2201      	movs	r2, #1
 80076ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80076b0:	480c      	ldr	r0, [pc, #48]	@ (80076e4 <LCD_2IN_WriteData_Word+0x50>)
 80076b2:	f7fc f8b3 	bl	800381c <HAL_GPIO_WritePin>
	DEV_SPI_WRITE((data>>8) & 0xff);
 80076b6:	88fb      	ldrh	r3, [r7, #6]
 80076b8:	0a1b      	lsrs	r3, r3, #8
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	4618      	mov	r0, r3
 80076c0:	f7ff fcfc 	bl	80070bc <DEV_SPI_WRite>
	DEV_SPI_WRITE(data);
 80076c4:	88fb      	ldrh	r3, [r7, #6]
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7ff fcf7 	bl	80070bc <DEV_SPI_WRite>
	LCD_2IN_CS_1;
 80076ce:	2201      	movs	r2, #1
 80076d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80076d4:	4803      	ldr	r0, [pc, #12]	@ (80076e4 <LCD_2IN_WriteData_Word+0x50>)
 80076d6:	f7fc f8a1 	bl	800381c <HAL_GPIO_WritePin>
}	  
 80076da:	bf00      	nop
 80076dc:	3708      	adds	r7, #8
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
 80076e2:	bf00      	nop
 80076e4:	40020400 	.word	0x40020400

080076e8 <LCD_2IN_Init>:
/******************************************************************************
function:	
		Common register initialization
******************************************************************************/
void LCD_2IN_Init(void)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	af00      	add	r7, sp, #0
	LCD_2IN_Reset();
 80076ec:	f7ff ff72 	bl	80075d4 <LCD_2IN_Reset>

	LCD_2IN_Write_Command(0x36);
 80076f0:	2036      	movs	r0, #54	@ 0x36
 80076f2:	f7ff ff91 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00); 
 80076f6:	2000      	movs	r0, #0
 80076f8:	f7ff ffaa 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x3A); 
 80076fc:	203a      	movs	r0, #58	@ 0x3a
 80076fe:	f7ff ff8b 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x05);
 8007702:	2005      	movs	r0, #5
 8007704:	f7ff ffa4 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x21); 
 8007708:	2021      	movs	r0, #33	@ 0x21
 800770a:	f7ff ff85 	bl	8007618 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x2A);
 800770e:	202a      	movs	r0, #42	@ 0x2a
 8007710:	f7ff ff82 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00);
 8007714:	2000      	movs	r0, #0
 8007716:	f7ff ff9b 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 800771a:	2000      	movs	r0, #0
 800771c:	f7ff ff98 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x01);
 8007720:	2001      	movs	r0, #1
 8007722:	f7ff ff95 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x3F);
 8007726:	203f      	movs	r0, #63	@ 0x3f
 8007728:	f7ff ff92 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2B);
 800772c:	202b      	movs	r0, #43	@ 0x2b
 800772e:	f7ff ff73 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00);
 8007732:	2000      	movs	r0, #0
 8007734:	f7ff ff8c 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 8007738:	2000      	movs	r0, #0
 800773a:	f7ff ff89 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 800773e:	2000      	movs	r0, #0
 8007740:	f7ff ff86 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0xEF);
 8007744:	20ef      	movs	r0, #239	@ 0xef
 8007746:	f7ff ff83 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xB2);
 800774a:	20b2      	movs	r0, #178	@ 0xb2
 800774c:	f7ff ff64 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x0C);
 8007750:	200c      	movs	r0, #12
 8007752:	f7ff ff7d 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0C);
 8007756:	200c      	movs	r0, #12
 8007758:	f7ff ff7a 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 800775c:	2000      	movs	r0, #0
 800775e:	f7ff ff77 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 8007762:	2033      	movs	r0, #51	@ 0x33
 8007764:	f7ff ff74 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 8007768:	2033      	movs	r0, #51	@ 0x33
 800776a:	f7ff ff71 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xB7);
 800776e:	20b7      	movs	r0, #183	@ 0xb7
 8007770:	f7ff ff52 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x35); 
 8007774:	2035      	movs	r0, #53	@ 0x35
 8007776:	f7ff ff6b 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xBB);
 800777a:	20bb      	movs	r0, #187	@ 0xbb
 800777c:	f7ff ff4c 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x1F);
 8007780:	201f      	movs	r0, #31
 8007782:	f7ff ff65 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC0);
 8007786:	20c0      	movs	r0, #192	@ 0xc0
 8007788:	f7ff ff46 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x2C);
 800778c:	202c      	movs	r0, #44	@ 0x2c
 800778e:	f7ff ff5f 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC2);
 8007792:	20c2      	movs	r0, #194	@ 0xc2
 8007794:	f7ff ff40 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x01);
 8007798:	2001      	movs	r0, #1
 800779a:	f7ff ff59 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC3);
 800779e:	20c3      	movs	r0, #195	@ 0xc3
 80077a0:	f7ff ff3a 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x12);   
 80077a4:	2012      	movs	r0, #18
 80077a6:	f7ff ff53 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC4);
 80077aa:	20c4      	movs	r0, #196	@ 0xc4
 80077ac:	f7ff ff34 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x20);
 80077b0:	2020      	movs	r0, #32
 80077b2:	f7ff ff4d 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC6);
 80077b6:	20c6      	movs	r0, #198	@ 0xc6
 80077b8:	f7ff ff2e 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x0F); 
 80077bc:	200f      	movs	r0, #15
 80077be:	f7ff ff47 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xD0);
 80077c2:	20d0      	movs	r0, #208	@ 0xd0
 80077c4:	f7ff ff28 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xA4);
 80077c8:	20a4      	movs	r0, #164	@ 0xa4
 80077ca:	f7ff ff41 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0xA1);
 80077ce:	20a1      	movs	r0, #161	@ 0xa1
 80077d0:	f7ff ff3e 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xE0);
 80077d4:	20e0      	movs	r0, #224	@ 0xe0
 80077d6:	f7ff ff1f 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xD0);
 80077da:	20d0      	movs	r0, #208	@ 0xd0
 80077dc:	f7ff ff38 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 80077e0:	2008      	movs	r0, #8
 80077e2:	f7ff ff35 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x11);
 80077e6:	2011      	movs	r0, #17
 80077e8:	f7ff ff32 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 80077ec:	2008      	movs	r0, #8
 80077ee:	f7ff ff2f 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0C);
 80077f2:	200c      	movs	r0, #12
 80077f4:	f7ff ff2c 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x15);
 80077f8:	2015      	movs	r0, #21
 80077fa:	f7ff ff29 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x39);
 80077fe:	2039      	movs	r0, #57	@ 0x39
 8007800:	f7ff ff26 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 8007804:	2033      	movs	r0, #51	@ 0x33
 8007806:	f7ff ff23 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x50);
 800780a:	2050      	movs	r0, #80	@ 0x50
 800780c:	f7ff ff20 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x36);
 8007810:	2036      	movs	r0, #54	@ 0x36
 8007812:	f7ff ff1d 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x13);
 8007816:	2013      	movs	r0, #19
 8007818:	f7ff ff1a 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x14);
 800781c:	2014      	movs	r0, #20
 800781e:	f7ff ff17 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x29);
 8007822:	2029      	movs	r0, #41	@ 0x29
 8007824:	f7ff ff14 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x2D);
 8007828:	202d      	movs	r0, #45	@ 0x2d
 800782a:	f7ff ff11 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xE1);
 800782e:	20e1      	movs	r0, #225	@ 0xe1
 8007830:	f7ff fef2 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xD0);
 8007834:	20d0      	movs	r0, #208	@ 0xd0
 8007836:	f7ff ff0b 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 800783a:	2008      	movs	r0, #8
 800783c:	f7ff ff08 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x10);
 8007840:	2010      	movs	r0, #16
 8007842:	f7ff ff05 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 8007846:	2008      	movs	r0, #8
 8007848:	f7ff ff02 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x06);
 800784c:	2006      	movs	r0, #6
 800784e:	f7ff feff 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x06);
 8007852:	2006      	movs	r0, #6
 8007854:	f7ff fefc 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x39);
 8007858:	2039      	movs	r0, #57	@ 0x39
 800785a:	f7ff fef9 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x44);
 800785e:	2044      	movs	r0, #68	@ 0x44
 8007860:	f7ff fef6 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x51);
 8007864:	2051      	movs	r0, #81	@ 0x51
 8007866:	f7ff fef3 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0B);
 800786a:	200b      	movs	r0, #11
 800786c:	f7ff fef0 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x16);
 8007870:	2016      	movs	r0, #22
 8007872:	f7ff feed 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x14);
 8007876:	2014      	movs	r0, #20
 8007878:	f7ff feea 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x2F);
 800787c:	202f      	movs	r0, #47	@ 0x2f
 800787e:	f7ff fee7 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x31);
 8007882:	2031      	movs	r0, #49	@ 0x31
 8007884:	f7ff fee4 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_Write_Command(0x21);
 8007888:	2021      	movs	r0, #33	@ 0x21
 800788a:	f7ff fec5 	bl	8007618 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x11);
 800788e:	2011      	movs	r0, #17
 8007890:	f7ff fec2 	bl	8007618 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x29);
 8007894:	2029      	movs	r0, #41	@ 0x29
 8007896:	f7ff febf 	bl	8007618 <LCD_2IN_Write_Command>
}
 800789a:	bf00      	nop
 800789c:	bd80      	pop	{r7, pc}

0800789e <LCD_2IN_SetWindow>:
	  Ystart:	Start UWORD y coordinate
	  Xend  :	End UWORD coordinates
	  Yend  :	End UWORD coordinatesen
******************************************************************************/
void LCD_2IN_SetWindow(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD  Yend)
{ 
 800789e:	b590      	push	{r4, r7, lr}
 80078a0:	b083      	sub	sp, #12
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	4604      	mov	r4, r0
 80078a6:	4608      	mov	r0, r1
 80078a8:	4611      	mov	r1, r2
 80078aa:	461a      	mov	r2, r3
 80078ac:	4623      	mov	r3, r4
 80078ae:	80fb      	strh	r3, [r7, #6]
 80078b0:	4603      	mov	r3, r0
 80078b2:	80bb      	strh	r3, [r7, #4]
 80078b4:	460b      	mov	r3, r1
 80078b6:	807b      	strh	r3, [r7, #2]
 80078b8:	4613      	mov	r3, r2
 80078ba:	803b      	strh	r3, [r7, #0]
	LCD_2IN_Write_Command(0x2a);
 80078bc:	202a      	movs	r0, #42	@ 0x2a
 80078be:	f7ff feab 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Xstart >>8);
 80078c2:	88fb      	ldrh	r3, [r7, #6]
 80078c4:	0a1b      	lsrs	r3, r3, #8
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	b2db      	uxtb	r3, r3
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7ff fec0 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Xstart & 0xff);
 80078d0:	88fb      	ldrh	r3, [r7, #6]
 80078d2:	b2db      	uxtb	r3, r3
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7ff febb 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Xend - 1) >> 8);
 80078da:	887b      	ldrh	r3, [r7, #2]
 80078dc:	3b01      	subs	r3, #1
 80078de:	121b      	asrs	r3, r3, #8
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7ff feb4 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Xend - 1) & 0xff);
 80078e8:	887b      	ldrh	r3, [r7, #2]
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	3b01      	subs	r3, #1
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	4618      	mov	r0, r3
 80078f2:	f7ff fead 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2b);
 80078f6:	202b      	movs	r0, #43	@ 0x2b
 80078f8:	f7ff fe8e 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Ystart >>8);
 80078fc:	88bb      	ldrh	r3, [r7, #4]
 80078fe:	0a1b      	lsrs	r3, r3, #8
 8007900:	b29b      	uxth	r3, r3
 8007902:	b2db      	uxtb	r3, r3
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff fea3 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Ystart & 0xff);
 800790a:	88bb      	ldrh	r3, [r7, #4]
 800790c:	b2db      	uxtb	r3, r3
 800790e:	4618      	mov	r0, r3
 8007910:	f7ff fe9e 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Yend - 1) >> 8);
 8007914:	883b      	ldrh	r3, [r7, #0]
 8007916:	3b01      	subs	r3, #1
 8007918:	121b      	asrs	r3, r3, #8
 800791a:	b2db      	uxtb	r3, r3
 800791c:	4618      	mov	r0, r3
 800791e:	f7ff fe97 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Yend - 1) & 0xff);
 8007922:	883b      	ldrh	r3, [r7, #0]
 8007924:	b2db      	uxtb	r3, r3
 8007926:	3b01      	subs	r3, #1
 8007928:	b2db      	uxtb	r3, r3
 800792a:	4618      	mov	r0, r3
 800792c:	f7ff fe90 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2C);
 8007930:	202c      	movs	r0, #44	@ 0x2c
 8007932:	f7ff fe71 	bl	8007618 <LCD_2IN_Write_Command>
}
 8007936:	bf00      	nop
 8007938:	370c      	adds	r7, #12
 800793a:	46bd      	mov	sp, r7
 800793c:	bd90      	pop	{r4, r7, pc}

0800793e <LCD_2IN_SetCursor>:
	  Xstart: 	Start UWORD x coordinate
	  Ystart:	Start UWORD y coordinate

******************************************************************************/
void LCD_2IN_SetCursor(UWORD X, UWORD Y)
{ 
 800793e:	b580      	push	{r7, lr}
 8007940:	b082      	sub	sp, #8
 8007942:	af00      	add	r7, sp, #0
 8007944:	4603      	mov	r3, r0
 8007946:	460a      	mov	r2, r1
 8007948:	80fb      	strh	r3, [r7, #6]
 800794a:	4613      	mov	r3, r2
 800794c:	80bb      	strh	r3, [r7, #4]
	LCD_2IN_Write_Command(0x2a);
 800794e:	202a      	movs	r0, #42	@ 0x2a
 8007950:	f7ff fe62 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(X >> 8);
 8007954:	88fb      	ldrh	r3, [r7, #6]
 8007956:	0a1b      	lsrs	r3, r3, #8
 8007958:	b29b      	uxth	r3, r3
 800795a:	b2db      	uxtb	r3, r3
 800795c:	4618      	mov	r0, r3
 800795e:	f7ff fe77 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X);
 8007962:	88fb      	ldrh	r3, [r7, #6]
 8007964:	b2db      	uxtb	r3, r3
 8007966:	4618      	mov	r0, r3
 8007968:	f7ff fe72 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X >> 8);
 800796c:	88fb      	ldrh	r3, [r7, #6]
 800796e:	0a1b      	lsrs	r3, r3, #8
 8007970:	b29b      	uxth	r3, r3
 8007972:	b2db      	uxtb	r3, r3
 8007974:	4618      	mov	r0, r3
 8007976:	f7ff fe6b 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X);
 800797a:	88fb      	ldrh	r3, [r7, #6]
 800797c:	b2db      	uxtb	r3, r3
 800797e:	4618      	mov	r0, r3
 8007980:	f7ff fe66 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2b);
 8007984:	202b      	movs	r0, #43	@ 0x2b
 8007986:	f7ff fe47 	bl	8007618 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Y >> 8);
 800798a:	88bb      	ldrh	r3, [r7, #4]
 800798c:	0a1b      	lsrs	r3, r3, #8
 800798e:	b29b      	uxth	r3, r3
 8007990:	b2db      	uxtb	r3, r3
 8007992:	4618      	mov	r0, r3
 8007994:	f7ff fe5c 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y);
 8007998:	88bb      	ldrh	r3, [r7, #4]
 800799a:	b2db      	uxtb	r3, r3
 800799c:	4618      	mov	r0, r3
 800799e:	f7ff fe57 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y >> 8);
 80079a2:	88bb      	ldrh	r3, [r7, #4]
 80079a4:	0a1b      	lsrs	r3, r3, #8
 80079a6:	b29b      	uxth	r3, r3
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	4618      	mov	r0, r3
 80079ac:	f7ff fe50 	bl	8007650 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y);
 80079b0:	88bb      	ldrh	r3, [r7, #4]
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	4618      	mov	r0, r3
 80079b6:	f7ff fe4b 	bl	8007650 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2C);
 80079ba:	202c      	movs	r0, #44	@ 0x2c
 80079bc:	f7ff fe2c 	bl	8007618 <LCD_2IN_Write_Command>
}
 80079c0:	bf00      	nop
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <LCD_2IN_Clear>:
function:	Clear screen function, refresh the screen to a certain color
parameter	:
	  Color :		The color you want to clear all the screen
******************************************************************************/
void LCD_2IN_Clear(UWORD Color)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b084      	sub	sp, #16
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	4603      	mov	r3, r0
 80079d0:	80fb      	strh	r3, [r7, #6]
    UWORD i,j;
    LCD_2IN_SetWindow(0, 0, LCD_2IN_WIDTH, LCD_2IN_HEIGHT);
 80079d2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80079d6:	22f0      	movs	r2, #240	@ 0xf0
 80079d8:	2100      	movs	r1, #0
 80079da:	2000      	movs	r0, #0
 80079dc:	f7ff ff5f 	bl	800789e <LCD_2IN_SetWindow>

	DEV_Digital_Write(DEV_DC_PIN, 1);
 80079e0:	2201      	movs	r2, #1
 80079e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80079e6:	480f      	ldr	r0, [pc, #60]	@ (8007a24 <LCD_2IN_Clear+0x5c>)
 80079e8:	f7fb ff18 	bl	800381c <HAL_GPIO_WritePin>
	for(i = 0; i < LCD_2IN_WIDTH; i++){
 80079ec:	2300      	movs	r3, #0
 80079ee:	81fb      	strh	r3, [r7, #14]
 80079f0:	e010      	b.n	8007a14 <LCD_2IN_Clear+0x4c>
		for(j = 0; j < LCD_2IN_HEIGHT; j++){
 80079f2:	2300      	movs	r3, #0
 80079f4:	81bb      	strh	r3, [r7, #12]
 80079f6:	e006      	b.n	8007a06 <LCD_2IN_Clear+0x3e>
			LCD_2IN_WriteData_Word(Color);
 80079f8:	88fb      	ldrh	r3, [r7, #6]
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7ff fe4a 	bl	8007694 <LCD_2IN_WriteData_Word>
		for(j = 0; j < LCD_2IN_HEIGHT; j++){
 8007a00:	89bb      	ldrh	r3, [r7, #12]
 8007a02:	3301      	adds	r3, #1
 8007a04:	81bb      	strh	r3, [r7, #12]
 8007a06:	89bb      	ldrh	r3, [r7, #12]
 8007a08:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007a0c:	d3f4      	bcc.n	80079f8 <LCD_2IN_Clear+0x30>
	for(i = 0; i < LCD_2IN_WIDTH; i++){
 8007a0e:	89fb      	ldrh	r3, [r7, #14]
 8007a10:	3301      	adds	r3, #1
 8007a12:	81fb      	strh	r3, [r7, #14]
 8007a14:	89fb      	ldrh	r3, [r7, #14]
 8007a16:	2bef      	cmp	r3, #239	@ 0xef
 8007a18:	d9eb      	bls.n	80079f2 <LCD_2IN_Clear+0x2a>
		}
	 }
}
 8007a1a:	bf00      	nop
 8007a1c:	bf00      	nop
 8007a1e:	3710      	adds	r7, #16
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	40020400 	.word	0x40020400

08007a28 <LCD_2IN_DrawPaint>:
	    X	: 	Set the X coordinate
	    Y	:	Set the Y coordinate
	  Color :	Set the color
******************************************************************************/
void LCD_2IN_DrawPaint(UWORD x, UWORD y, UWORD Color)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b082      	sub	sp, #8
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	4603      	mov	r3, r0
 8007a30:	80fb      	strh	r3, [r7, #6]
 8007a32:	460b      	mov	r3, r1
 8007a34:	80bb      	strh	r3, [r7, #4]
 8007a36:	4613      	mov	r3, r2
 8007a38:	807b      	strh	r3, [r7, #2]
	LCD_2IN_SetCursor(x, y);
 8007a3a:	88ba      	ldrh	r2, [r7, #4]
 8007a3c:	88fb      	ldrh	r3, [r7, #6]
 8007a3e:	4611      	mov	r1, r2
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7ff ff7c 	bl	800793e <LCD_2IN_SetCursor>
	LCD_2IN_WriteData_Word(Color); 	    
 8007a46:	887b      	ldrh	r3, [r7, #2]
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7ff fe23 	bl	8007694 <LCD_2IN_WriteData_Word>
}
 8007a4e:	bf00      	nop
 8007a50:	3708      	adds	r7, #8
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
	...

08007a58 <LCD_2IN_SetBackLight>:
	Setting backlight
parameter	:
	  value : Range 0~1000   Duty cycle is value/1000	
*******************************************************************************/
void LCD_2IN_SetBackLight(UWORD Value)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	4603      	mov	r3, r0
 8007a60:	80fb      	strh	r3, [r7, #6]
	DEV_Set_PWM(Value);
 8007a62:	4a04      	ldr	r2, [pc, #16]	@ (8007a74 <LCD_2IN_SetBackLight+0x1c>)
 8007a64:	88fb      	ldrh	r3, [r7, #6]
 8007a66:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8007a68:	bf00      	nop
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr
 8007a74:	40000800 	.word	0x40000800

08007a78 <malloc>:
 8007a78:	4b02      	ldr	r3, [pc, #8]	@ (8007a84 <malloc+0xc>)
 8007a7a:	4601      	mov	r1, r0
 8007a7c:	6818      	ldr	r0, [r3, #0]
 8007a7e:	f000 b825 	b.w	8007acc <_malloc_r>
 8007a82:	bf00      	nop
 8007a84:	2000004c 	.word	0x2000004c

08007a88 <sbrk_aligned>:
 8007a88:	b570      	push	{r4, r5, r6, lr}
 8007a8a:	4e0f      	ldr	r6, [pc, #60]	@ (8007ac8 <sbrk_aligned+0x40>)
 8007a8c:	460c      	mov	r4, r1
 8007a8e:	6831      	ldr	r1, [r6, #0]
 8007a90:	4605      	mov	r5, r0
 8007a92:	b911      	cbnz	r1, 8007a9a <sbrk_aligned+0x12>
 8007a94:	f001 f97c 	bl	8008d90 <_sbrk_r>
 8007a98:	6030      	str	r0, [r6, #0]
 8007a9a:	4621      	mov	r1, r4
 8007a9c:	4628      	mov	r0, r5
 8007a9e:	f001 f977 	bl	8008d90 <_sbrk_r>
 8007aa2:	1c43      	adds	r3, r0, #1
 8007aa4:	d103      	bne.n	8007aae <sbrk_aligned+0x26>
 8007aa6:	f04f 34ff 	mov.w	r4, #4294967295
 8007aaa:	4620      	mov	r0, r4
 8007aac:	bd70      	pop	{r4, r5, r6, pc}
 8007aae:	1cc4      	adds	r4, r0, #3
 8007ab0:	f024 0403 	bic.w	r4, r4, #3
 8007ab4:	42a0      	cmp	r0, r4
 8007ab6:	d0f8      	beq.n	8007aaa <sbrk_aligned+0x22>
 8007ab8:	1a21      	subs	r1, r4, r0
 8007aba:	4628      	mov	r0, r5
 8007abc:	f001 f968 	bl	8008d90 <_sbrk_r>
 8007ac0:	3001      	adds	r0, #1
 8007ac2:	d1f2      	bne.n	8007aaa <sbrk_aligned+0x22>
 8007ac4:	e7ef      	b.n	8007aa6 <sbrk_aligned+0x1e>
 8007ac6:	bf00      	nop
 8007ac8:	200004e0 	.word	0x200004e0

08007acc <_malloc_r>:
 8007acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ad0:	1ccd      	adds	r5, r1, #3
 8007ad2:	f025 0503 	bic.w	r5, r5, #3
 8007ad6:	3508      	adds	r5, #8
 8007ad8:	2d0c      	cmp	r5, #12
 8007ada:	bf38      	it	cc
 8007adc:	250c      	movcc	r5, #12
 8007ade:	2d00      	cmp	r5, #0
 8007ae0:	4606      	mov	r6, r0
 8007ae2:	db01      	blt.n	8007ae8 <_malloc_r+0x1c>
 8007ae4:	42a9      	cmp	r1, r5
 8007ae6:	d904      	bls.n	8007af2 <_malloc_r+0x26>
 8007ae8:	230c      	movs	r3, #12
 8007aea:	6033      	str	r3, [r6, #0]
 8007aec:	2000      	movs	r0, #0
 8007aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007af2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007bc8 <_malloc_r+0xfc>
 8007af6:	f000 f869 	bl	8007bcc <__malloc_lock>
 8007afa:	f8d8 3000 	ldr.w	r3, [r8]
 8007afe:	461c      	mov	r4, r3
 8007b00:	bb44      	cbnz	r4, 8007b54 <_malloc_r+0x88>
 8007b02:	4629      	mov	r1, r5
 8007b04:	4630      	mov	r0, r6
 8007b06:	f7ff ffbf 	bl	8007a88 <sbrk_aligned>
 8007b0a:	1c43      	adds	r3, r0, #1
 8007b0c:	4604      	mov	r4, r0
 8007b0e:	d158      	bne.n	8007bc2 <_malloc_r+0xf6>
 8007b10:	f8d8 4000 	ldr.w	r4, [r8]
 8007b14:	4627      	mov	r7, r4
 8007b16:	2f00      	cmp	r7, #0
 8007b18:	d143      	bne.n	8007ba2 <_malloc_r+0xd6>
 8007b1a:	2c00      	cmp	r4, #0
 8007b1c:	d04b      	beq.n	8007bb6 <_malloc_r+0xea>
 8007b1e:	6823      	ldr	r3, [r4, #0]
 8007b20:	4639      	mov	r1, r7
 8007b22:	4630      	mov	r0, r6
 8007b24:	eb04 0903 	add.w	r9, r4, r3
 8007b28:	f001 f932 	bl	8008d90 <_sbrk_r>
 8007b2c:	4581      	cmp	r9, r0
 8007b2e:	d142      	bne.n	8007bb6 <_malloc_r+0xea>
 8007b30:	6821      	ldr	r1, [r4, #0]
 8007b32:	1a6d      	subs	r5, r5, r1
 8007b34:	4629      	mov	r1, r5
 8007b36:	4630      	mov	r0, r6
 8007b38:	f7ff ffa6 	bl	8007a88 <sbrk_aligned>
 8007b3c:	3001      	adds	r0, #1
 8007b3e:	d03a      	beq.n	8007bb6 <_malloc_r+0xea>
 8007b40:	6823      	ldr	r3, [r4, #0]
 8007b42:	442b      	add	r3, r5
 8007b44:	6023      	str	r3, [r4, #0]
 8007b46:	f8d8 3000 	ldr.w	r3, [r8]
 8007b4a:	685a      	ldr	r2, [r3, #4]
 8007b4c:	bb62      	cbnz	r2, 8007ba8 <_malloc_r+0xdc>
 8007b4e:	f8c8 7000 	str.w	r7, [r8]
 8007b52:	e00f      	b.n	8007b74 <_malloc_r+0xa8>
 8007b54:	6822      	ldr	r2, [r4, #0]
 8007b56:	1b52      	subs	r2, r2, r5
 8007b58:	d420      	bmi.n	8007b9c <_malloc_r+0xd0>
 8007b5a:	2a0b      	cmp	r2, #11
 8007b5c:	d917      	bls.n	8007b8e <_malloc_r+0xc2>
 8007b5e:	1961      	adds	r1, r4, r5
 8007b60:	42a3      	cmp	r3, r4
 8007b62:	6025      	str	r5, [r4, #0]
 8007b64:	bf18      	it	ne
 8007b66:	6059      	strne	r1, [r3, #4]
 8007b68:	6863      	ldr	r3, [r4, #4]
 8007b6a:	bf08      	it	eq
 8007b6c:	f8c8 1000 	streq.w	r1, [r8]
 8007b70:	5162      	str	r2, [r4, r5]
 8007b72:	604b      	str	r3, [r1, #4]
 8007b74:	4630      	mov	r0, r6
 8007b76:	f000 f82f 	bl	8007bd8 <__malloc_unlock>
 8007b7a:	f104 000b 	add.w	r0, r4, #11
 8007b7e:	1d23      	adds	r3, r4, #4
 8007b80:	f020 0007 	bic.w	r0, r0, #7
 8007b84:	1ac2      	subs	r2, r0, r3
 8007b86:	bf1c      	itt	ne
 8007b88:	1a1b      	subne	r3, r3, r0
 8007b8a:	50a3      	strne	r3, [r4, r2]
 8007b8c:	e7af      	b.n	8007aee <_malloc_r+0x22>
 8007b8e:	6862      	ldr	r2, [r4, #4]
 8007b90:	42a3      	cmp	r3, r4
 8007b92:	bf0c      	ite	eq
 8007b94:	f8c8 2000 	streq.w	r2, [r8]
 8007b98:	605a      	strne	r2, [r3, #4]
 8007b9a:	e7eb      	b.n	8007b74 <_malloc_r+0xa8>
 8007b9c:	4623      	mov	r3, r4
 8007b9e:	6864      	ldr	r4, [r4, #4]
 8007ba0:	e7ae      	b.n	8007b00 <_malloc_r+0x34>
 8007ba2:	463c      	mov	r4, r7
 8007ba4:	687f      	ldr	r7, [r7, #4]
 8007ba6:	e7b6      	b.n	8007b16 <_malloc_r+0x4a>
 8007ba8:	461a      	mov	r2, r3
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	42a3      	cmp	r3, r4
 8007bae:	d1fb      	bne.n	8007ba8 <_malloc_r+0xdc>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	6053      	str	r3, [r2, #4]
 8007bb4:	e7de      	b.n	8007b74 <_malloc_r+0xa8>
 8007bb6:	230c      	movs	r3, #12
 8007bb8:	6033      	str	r3, [r6, #0]
 8007bba:	4630      	mov	r0, r6
 8007bbc:	f000 f80c 	bl	8007bd8 <__malloc_unlock>
 8007bc0:	e794      	b.n	8007aec <_malloc_r+0x20>
 8007bc2:	6005      	str	r5, [r0, #0]
 8007bc4:	e7d6      	b.n	8007b74 <_malloc_r+0xa8>
 8007bc6:	bf00      	nop
 8007bc8:	200004e4 	.word	0x200004e4

08007bcc <__malloc_lock>:
 8007bcc:	4801      	ldr	r0, [pc, #4]	@ (8007bd4 <__malloc_lock+0x8>)
 8007bce:	f001 b92c 	b.w	8008e2a <__retarget_lock_acquire_recursive>
 8007bd2:	bf00      	nop
 8007bd4:	20000628 	.word	0x20000628

08007bd8 <__malloc_unlock>:
 8007bd8:	4801      	ldr	r0, [pc, #4]	@ (8007be0 <__malloc_unlock+0x8>)
 8007bda:	f001 b927 	b.w	8008e2c <__retarget_lock_release_recursive>
 8007bde:	bf00      	nop
 8007be0:	20000628 	.word	0x20000628

08007be4 <__cvt>:
 8007be4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007be8:	ec57 6b10 	vmov	r6, r7, d0
 8007bec:	2f00      	cmp	r7, #0
 8007bee:	460c      	mov	r4, r1
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	463b      	mov	r3, r7
 8007bf4:	bfbb      	ittet	lt
 8007bf6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007bfa:	461f      	movlt	r7, r3
 8007bfc:	2300      	movge	r3, #0
 8007bfe:	232d      	movlt	r3, #45	@ 0x2d
 8007c00:	700b      	strb	r3, [r1, #0]
 8007c02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c04:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007c08:	4691      	mov	r9, r2
 8007c0a:	f023 0820 	bic.w	r8, r3, #32
 8007c0e:	bfbc      	itt	lt
 8007c10:	4632      	movlt	r2, r6
 8007c12:	4616      	movlt	r6, r2
 8007c14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007c18:	d005      	beq.n	8007c26 <__cvt+0x42>
 8007c1a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007c1e:	d100      	bne.n	8007c22 <__cvt+0x3e>
 8007c20:	3401      	adds	r4, #1
 8007c22:	2102      	movs	r1, #2
 8007c24:	e000      	b.n	8007c28 <__cvt+0x44>
 8007c26:	2103      	movs	r1, #3
 8007c28:	ab03      	add	r3, sp, #12
 8007c2a:	9301      	str	r3, [sp, #4]
 8007c2c:	ab02      	add	r3, sp, #8
 8007c2e:	9300      	str	r3, [sp, #0]
 8007c30:	ec47 6b10 	vmov	d0, r6, r7
 8007c34:	4653      	mov	r3, sl
 8007c36:	4622      	mov	r2, r4
 8007c38:	f001 f99e 	bl	8008f78 <_dtoa_r>
 8007c3c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007c40:	4605      	mov	r5, r0
 8007c42:	d119      	bne.n	8007c78 <__cvt+0x94>
 8007c44:	f019 0f01 	tst.w	r9, #1
 8007c48:	d00e      	beq.n	8007c68 <__cvt+0x84>
 8007c4a:	eb00 0904 	add.w	r9, r0, r4
 8007c4e:	2200      	movs	r2, #0
 8007c50:	2300      	movs	r3, #0
 8007c52:	4630      	mov	r0, r6
 8007c54:	4639      	mov	r1, r7
 8007c56:	f7f8 ff57 	bl	8000b08 <__aeabi_dcmpeq>
 8007c5a:	b108      	cbz	r0, 8007c60 <__cvt+0x7c>
 8007c5c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007c60:	2230      	movs	r2, #48	@ 0x30
 8007c62:	9b03      	ldr	r3, [sp, #12]
 8007c64:	454b      	cmp	r3, r9
 8007c66:	d31e      	bcc.n	8007ca6 <__cvt+0xc2>
 8007c68:	9b03      	ldr	r3, [sp, #12]
 8007c6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c6c:	1b5b      	subs	r3, r3, r5
 8007c6e:	4628      	mov	r0, r5
 8007c70:	6013      	str	r3, [r2, #0]
 8007c72:	b004      	add	sp, #16
 8007c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007c7c:	eb00 0904 	add.w	r9, r0, r4
 8007c80:	d1e5      	bne.n	8007c4e <__cvt+0x6a>
 8007c82:	7803      	ldrb	r3, [r0, #0]
 8007c84:	2b30      	cmp	r3, #48	@ 0x30
 8007c86:	d10a      	bne.n	8007c9e <__cvt+0xba>
 8007c88:	2200      	movs	r2, #0
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	4639      	mov	r1, r7
 8007c90:	f7f8 ff3a 	bl	8000b08 <__aeabi_dcmpeq>
 8007c94:	b918      	cbnz	r0, 8007c9e <__cvt+0xba>
 8007c96:	f1c4 0401 	rsb	r4, r4, #1
 8007c9a:	f8ca 4000 	str.w	r4, [sl]
 8007c9e:	f8da 3000 	ldr.w	r3, [sl]
 8007ca2:	4499      	add	r9, r3
 8007ca4:	e7d3      	b.n	8007c4e <__cvt+0x6a>
 8007ca6:	1c59      	adds	r1, r3, #1
 8007ca8:	9103      	str	r1, [sp, #12]
 8007caa:	701a      	strb	r2, [r3, #0]
 8007cac:	e7d9      	b.n	8007c62 <__cvt+0x7e>

08007cae <__exponent>:
 8007cae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cb0:	2900      	cmp	r1, #0
 8007cb2:	bfba      	itte	lt
 8007cb4:	4249      	neglt	r1, r1
 8007cb6:	232d      	movlt	r3, #45	@ 0x2d
 8007cb8:	232b      	movge	r3, #43	@ 0x2b
 8007cba:	2909      	cmp	r1, #9
 8007cbc:	7002      	strb	r2, [r0, #0]
 8007cbe:	7043      	strb	r3, [r0, #1]
 8007cc0:	dd29      	ble.n	8007d16 <__exponent+0x68>
 8007cc2:	f10d 0307 	add.w	r3, sp, #7
 8007cc6:	461d      	mov	r5, r3
 8007cc8:	270a      	movs	r7, #10
 8007cca:	461a      	mov	r2, r3
 8007ccc:	fbb1 f6f7 	udiv	r6, r1, r7
 8007cd0:	fb07 1416 	mls	r4, r7, r6, r1
 8007cd4:	3430      	adds	r4, #48	@ 0x30
 8007cd6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007cda:	460c      	mov	r4, r1
 8007cdc:	2c63      	cmp	r4, #99	@ 0x63
 8007cde:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ce2:	4631      	mov	r1, r6
 8007ce4:	dcf1      	bgt.n	8007cca <__exponent+0x1c>
 8007ce6:	3130      	adds	r1, #48	@ 0x30
 8007ce8:	1e94      	subs	r4, r2, #2
 8007cea:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007cee:	1c41      	adds	r1, r0, #1
 8007cf0:	4623      	mov	r3, r4
 8007cf2:	42ab      	cmp	r3, r5
 8007cf4:	d30a      	bcc.n	8007d0c <__exponent+0x5e>
 8007cf6:	f10d 0309 	add.w	r3, sp, #9
 8007cfa:	1a9b      	subs	r3, r3, r2
 8007cfc:	42ac      	cmp	r4, r5
 8007cfe:	bf88      	it	hi
 8007d00:	2300      	movhi	r3, #0
 8007d02:	3302      	adds	r3, #2
 8007d04:	4403      	add	r3, r0
 8007d06:	1a18      	subs	r0, r3, r0
 8007d08:	b003      	add	sp, #12
 8007d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d0c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007d10:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007d14:	e7ed      	b.n	8007cf2 <__exponent+0x44>
 8007d16:	2330      	movs	r3, #48	@ 0x30
 8007d18:	3130      	adds	r1, #48	@ 0x30
 8007d1a:	7083      	strb	r3, [r0, #2]
 8007d1c:	70c1      	strb	r1, [r0, #3]
 8007d1e:	1d03      	adds	r3, r0, #4
 8007d20:	e7f1      	b.n	8007d06 <__exponent+0x58>
	...

08007d24 <_printf_float>:
 8007d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d28:	b08d      	sub	sp, #52	@ 0x34
 8007d2a:	460c      	mov	r4, r1
 8007d2c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007d30:	4616      	mov	r6, r2
 8007d32:	461f      	mov	r7, r3
 8007d34:	4605      	mov	r5, r0
 8007d36:	f000 fff3 	bl	8008d20 <_localeconv_r>
 8007d3a:	6803      	ldr	r3, [r0, #0]
 8007d3c:	9304      	str	r3, [sp, #16]
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f7f8 fab6 	bl	80002b0 <strlen>
 8007d44:	2300      	movs	r3, #0
 8007d46:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d48:	f8d8 3000 	ldr.w	r3, [r8]
 8007d4c:	9005      	str	r0, [sp, #20]
 8007d4e:	3307      	adds	r3, #7
 8007d50:	f023 0307 	bic.w	r3, r3, #7
 8007d54:	f103 0208 	add.w	r2, r3, #8
 8007d58:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007d5c:	f8d4 b000 	ldr.w	fp, [r4]
 8007d60:	f8c8 2000 	str.w	r2, [r8]
 8007d64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d68:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007d6c:	9307      	str	r3, [sp, #28]
 8007d6e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007d72:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007d76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d7a:	4b9c      	ldr	r3, [pc, #624]	@ (8007fec <_printf_float+0x2c8>)
 8007d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d80:	f7f8 fef4 	bl	8000b6c <__aeabi_dcmpun>
 8007d84:	bb70      	cbnz	r0, 8007de4 <_printf_float+0xc0>
 8007d86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d8a:	4b98      	ldr	r3, [pc, #608]	@ (8007fec <_printf_float+0x2c8>)
 8007d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d90:	f7f8 fece 	bl	8000b30 <__aeabi_dcmple>
 8007d94:	bb30      	cbnz	r0, 8007de4 <_printf_float+0xc0>
 8007d96:	2200      	movs	r2, #0
 8007d98:	2300      	movs	r3, #0
 8007d9a:	4640      	mov	r0, r8
 8007d9c:	4649      	mov	r1, r9
 8007d9e:	f7f8 febd 	bl	8000b1c <__aeabi_dcmplt>
 8007da2:	b110      	cbz	r0, 8007daa <_printf_float+0x86>
 8007da4:	232d      	movs	r3, #45	@ 0x2d
 8007da6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007daa:	4a91      	ldr	r2, [pc, #580]	@ (8007ff0 <_printf_float+0x2cc>)
 8007dac:	4b91      	ldr	r3, [pc, #580]	@ (8007ff4 <_printf_float+0x2d0>)
 8007dae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007db2:	bf94      	ite	ls
 8007db4:	4690      	movls	r8, r2
 8007db6:	4698      	movhi	r8, r3
 8007db8:	2303      	movs	r3, #3
 8007dba:	6123      	str	r3, [r4, #16]
 8007dbc:	f02b 0304 	bic.w	r3, fp, #4
 8007dc0:	6023      	str	r3, [r4, #0]
 8007dc2:	f04f 0900 	mov.w	r9, #0
 8007dc6:	9700      	str	r7, [sp, #0]
 8007dc8:	4633      	mov	r3, r6
 8007dca:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007dcc:	4621      	mov	r1, r4
 8007dce:	4628      	mov	r0, r5
 8007dd0:	f000 f9d2 	bl	8008178 <_printf_common>
 8007dd4:	3001      	adds	r0, #1
 8007dd6:	f040 808d 	bne.w	8007ef4 <_printf_float+0x1d0>
 8007dda:	f04f 30ff 	mov.w	r0, #4294967295
 8007dde:	b00d      	add	sp, #52	@ 0x34
 8007de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de4:	4642      	mov	r2, r8
 8007de6:	464b      	mov	r3, r9
 8007de8:	4640      	mov	r0, r8
 8007dea:	4649      	mov	r1, r9
 8007dec:	f7f8 febe 	bl	8000b6c <__aeabi_dcmpun>
 8007df0:	b140      	cbz	r0, 8007e04 <_printf_float+0xe0>
 8007df2:	464b      	mov	r3, r9
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	bfbc      	itt	lt
 8007df8:	232d      	movlt	r3, #45	@ 0x2d
 8007dfa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007dfe:	4a7e      	ldr	r2, [pc, #504]	@ (8007ff8 <_printf_float+0x2d4>)
 8007e00:	4b7e      	ldr	r3, [pc, #504]	@ (8007ffc <_printf_float+0x2d8>)
 8007e02:	e7d4      	b.n	8007dae <_printf_float+0x8a>
 8007e04:	6863      	ldr	r3, [r4, #4]
 8007e06:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007e0a:	9206      	str	r2, [sp, #24]
 8007e0c:	1c5a      	adds	r2, r3, #1
 8007e0e:	d13b      	bne.n	8007e88 <_printf_float+0x164>
 8007e10:	2306      	movs	r3, #6
 8007e12:	6063      	str	r3, [r4, #4]
 8007e14:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007e18:	2300      	movs	r3, #0
 8007e1a:	6022      	str	r2, [r4, #0]
 8007e1c:	9303      	str	r3, [sp, #12]
 8007e1e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007e20:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007e24:	ab09      	add	r3, sp, #36	@ 0x24
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	6861      	ldr	r1, [r4, #4]
 8007e2a:	ec49 8b10 	vmov	d0, r8, r9
 8007e2e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007e32:	4628      	mov	r0, r5
 8007e34:	f7ff fed6 	bl	8007be4 <__cvt>
 8007e38:	9b06      	ldr	r3, [sp, #24]
 8007e3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007e3c:	2b47      	cmp	r3, #71	@ 0x47
 8007e3e:	4680      	mov	r8, r0
 8007e40:	d129      	bne.n	8007e96 <_printf_float+0x172>
 8007e42:	1cc8      	adds	r0, r1, #3
 8007e44:	db02      	blt.n	8007e4c <_printf_float+0x128>
 8007e46:	6863      	ldr	r3, [r4, #4]
 8007e48:	4299      	cmp	r1, r3
 8007e4a:	dd41      	ble.n	8007ed0 <_printf_float+0x1ac>
 8007e4c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007e50:	fa5f fa8a 	uxtb.w	sl, sl
 8007e54:	3901      	subs	r1, #1
 8007e56:	4652      	mov	r2, sl
 8007e58:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007e5c:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e5e:	f7ff ff26 	bl	8007cae <__exponent>
 8007e62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e64:	1813      	adds	r3, r2, r0
 8007e66:	2a01      	cmp	r2, #1
 8007e68:	4681      	mov	r9, r0
 8007e6a:	6123      	str	r3, [r4, #16]
 8007e6c:	dc02      	bgt.n	8007e74 <_printf_float+0x150>
 8007e6e:	6822      	ldr	r2, [r4, #0]
 8007e70:	07d2      	lsls	r2, r2, #31
 8007e72:	d501      	bpl.n	8007e78 <_printf_float+0x154>
 8007e74:	3301      	adds	r3, #1
 8007e76:	6123      	str	r3, [r4, #16]
 8007e78:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d0a2      	beq.n	8007dc6 <_printf_float+0xa2>
 8007e80:	232d      	movs	r3, #45	@ 0x2d
 8007e82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e86:	e79e      	b.n	8007dc6 <_printf_float+0xa2>
 8007e88:	9a06      	ldr	r2, [sp, #24]
 8007e8a:	2a47      	cmp	r2, #71	@ 0x47
 8007e8c:	d1c2      	bne.n	8007e14 <_printf_float+0xf0>
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d1c0      	bne.n	8007e14 <_printf_float+0xf0>
 8007e92:	2301      	movs	r3, #1
 8007e94:	e7bd      	b.n	8007e12 <_printf_float+0xee>
 8007e96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007e9a:	d9db      	bls.n	8007e54 <_printf_float+0x130>
 8007e9c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007ea0:	d118      	bne.n	8007ed4 <_printf_float+0x1b0>
 8007ea2:	2900      	cmp	r1, #0
 8007ea4:	6863      	ldr	r3, [r4, #4]
 8007ea6:	dd0b      	ble.n	8007ec0 <_printf_float+0x19c>
 8007ea8:	6121      	str	r1, [r4, #16]
 8007eaa:	b913      	cbnz	r3, 8007eb2 <_printf_float+0x18e>
 8007eac:	6822      	ldr	r2, [r4, #0]
 8007eae:	07d0      	lsls	r0, r2, #31
 8007eb0:	d502      	bpl.n	8007eb8 <_printf_float+0x194>
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	440b      	add	r3, r1
 8007eb6:	6123      	str	r3, [r4, #16]
 8007eb8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007eba:	f04f 0900 	mov.w	r9, #0
 8007ebe:	e7db      	b.n	8007e78 <_printf_float+0x154>
 8007ec0:	b913      	cbnz	r3, 8007ec8 <_printf_float+0x1a4>
 8007ec2:	6822      	ldr	r2, [r4, #0]
 8007ec4:	07d2      	lsls	r2, r2, #31
 8007ec6:	d501      	bpl.n	8007ecc <_printf_float+0x1a8>
 8007ec8:	3302      	adds	r3, #2
 8007eca:	e7f4      	b.n	8007eb6 <_printf_float+0x192>
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e7f2      	b.n	8007eb6 <_printf_float+0x192>
 8007ed0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ed6:	4299      	cmp	r1, r3
 8007ed8:	db05      	blt.n	8007ee6 <_printf_float+0x1c2>
 8007eda:	6823      	ldr	r3, [r4, #0]
 8007edc:	6121      	str	r1, [r4, #16]
 8007ede:	07d8      	lsls	r0, r3, #31
 8007ee0:	d5ea      	bpl.n	8007eb8 <_printf_float+0x194>
 8007ee2:	1c4b      	adds	r3, r1, #1
 8007ee4:	e7e7      	b.n	8007eb6 <_printf_float+0x192>
 8007ee6:	2900      	cmp	r1, #0
 8007ee8:	bfd4      	ite	le
 8007eea:	f1c1 0202 	rsble	r2, r1, #2
 8007eee:	2201      	movgt	r2, #1
 8007ef0:	4413      	add	r3, r2
 8007ef2:	e7e0      	b.n	8007eb6 <_printf_float+0x192>
 8007ef4:	6823      	ldr	r3, [r4, #0]
 8007ef6:	055a      	lsls	r2, r3, #21
 8007ef8:	d407      	bmi.n	8007f0a <_printf_float+0x1e6>
 8007efa:	6923      	ldr	r3, [r4, #16]
 8007efc:	4642      	mov	r2, r8
 8007efe:	4631      	mov	r1, r6
 8007f00:	4628      	mov	r0, r5
 8007f02:	47b8      	blx	r7
 8007f04:	3001      	adds	r0, #1
 8007f06:	d12b      	bne.n	8007f60 <_printf_float+0x23c>
 8007f08:	e767      	b.n	8007dda <_printf_float+0xb6>
 8007f0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f0e:	f240 80dd 	bls.w	80080cc <_printf_float+0x3a8>
 8007f12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f16:	2200      	movs	r2, #0
 8007f18:	2300      	movs	r3, #0
 8007f1a:	f7f8 fdf5 	bl	8000b08 <__aeabi_dcmpeq>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	d033      	beq.n	8007f8a <_printf_float+0x266>
 8007f22:	4a37      	ldr	r2, [pc, #220]	@ (8008000 <_printf_float+0x2dc>)
 8007f24:	2301      	movs	r3, #1
 8007f26:	4631      	mov	r1, r6
 8007f28:	4628      	mov	r0, r5
 8007f2a:	47b8      	blx	r7
 8007f2c:	3001      	adds	r0, #1
 8007f2e:	f43f af54 	beq.w	8007dda <_printf_float+0xb6>
 8007f32:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007f36:	4543      	cmp	r3, r8
 8007f38:	db02      	blt.n	8007f40 <_printf_float+0x21c>
 8007f3a:	6823      	ldr	r3, [r4, #0]
 8007f3c:	07d8      	lsls	r0, r3, #31
 8007f3e:	d50f      	bpl.n	8007f60 <_printf_float+0x23c>
 8007f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f44:	4631      	mov	r1, r6
 8007f46:	4628      	mov	r0, r5
 8007f48:	47b8      	blx	r7
 8007f4a:	3001      	adds	r0, #1
 8007f4c:	f43f af45 	beq.w	8007dda <_printf_float+0xb6>
 8007f50:	f04f 0900 	mov.w	r9, #0
 8007f54:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f58:	f104 0a1a 	add.w	sl, r4, #26
 8007f5c:	45c8      	cmp	r8, r9
 8007f5e:	dc09      	bgt.n	8007f74 <_printf_float+0x250>
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	079b      	lsls	r3, r3, #30
 8007f64:	f100 8103 	bmi.w	800816e <_printf_float+0x44a>
 8007f68:	68e0      	ldr	r0, [r4, #12]
 8007f6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f6c:	4298      	cmp	r0, r3
 8007f6e:	bfb8      	it	lt
 8007f70:	4618      	movlt	r0, r3
 8007f72:	e734      	b.n	8007dde <_printf_float+0xba>
 8007f74:	2301      	movs	r3, #1
 8007f76:	4652      	mov	r2, sl
 8007f78:	4631      	mov	r1, r6
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	47b8      	blx	r7
 8007f7e:	3001      	adds	r0, #1
 8007f80:	f43f af2b 	beq.w	8007dda <_printf_float+0xb6>
 8007f84:	f109 0901 	add.w	r9, r9, #1
 8007f88:	e7e8      	b.n	8007f5c <_printf_float+0x238>
 8007f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	dc39      	bgt.n	8008004 <_printf_float+0x2e0>
 8007f90:	4a1b      	ldr	r2, [pc, #108]	@ (8008000 <_printf_float+0x2dc>)
 8007f92:	2301      	movs	r3, #1
 8007f94:	4631      	mov	r1, r6
 8007f96:	4628      	mov	r0, r5
 8007f98:	47b8      	blx	r7
 8007f9a:	3001      	adds	r0, #1
 8007f9c:	f43f af1d 	beq.w	8007dda <_printf_float+0xb6>
 8007fa0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007fa4:	ea59 0303 	orrs.w	r3, r9, r3
 8007fa8:	d102      	bne.n	8007fb0 <_printf_float+0x28c>
 8007faa:	6823      	ldr	r3, [r4, #0]
 8007fac:	07d9      	lsls	r1, r3, #31
 8007fae:	d5d7      	bpl.n	8007f60 <_printf_float+0x23c>
 8007fb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fb4:	4631      	mov	r1, r6
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	47b8      	blx	r7
 8007fba:	3001      	adds	r0, #1
 8007fbc:	f43f af0d 	beq.w	8007dda <_printf_float+0xb6>
 8007fc0:	f04f 0a00 	mov.w	sl, #0
 8007fc4:	f104 0b1a 	add.w	fp, r4, #26
 8007fc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fca:	425b      	negs	r3, r3
 8007fcc:	4553      	cmp	r3, sl
 8007fce:	dc01      	bgt.n	8007fd4 <_printf_float+0x2b0>
 8007fd0:	464b      	mov	r3, r9
 8007fd2:	e793      	b.n	8007efc <_printf_float+0x1d8>
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	465a      	mov	r2, fp
 8007fd8:	4631      	mov	r1, r6
 8007fda:	4628      	mov	r0, r5
 8007fdc:	47b8      	blx	r7
 8007fde:	3001      	adds	r0, #1
 8007fe0:	f43f aefb 	beq.w	8007dda <_printf_float+0xb6>
 8007fe4:	f10a 0a01 	add.w	sl, sl, #1
 8007fe8:	e7ee      	b.n	8007fc8 <_printf_float+0x2a4>
 8007fea:	bf00      	nop
 8007fec:	7fefffff 	.word	0x7fefffff
 8007ff0:	0800fbdc 	.word	0x0800fbdc
 8007ff4:	0800fbe0 	.word	0x0800fbe0
 8007ff8:	0800fbe4 	.word	0x0800fbe4
 8007ffc:	0800fbe8 	.word	0x0800fbe8
 8008000:	0800fbec 	.word	0x0800fbec
 8008004:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008006:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800800a:	4553      	cmp	r3, sl
 800800c:	bfa8      	it	ge
 800800e:	4653      	movge	r3, sl
 8008010:	2b00      	cmp	r3, #0
 8008012:	4699      	mov	r9, r3
 8008014:	dc36      	bgt.n	8008084 <_printf_float+0x360>
 8008016:	f04f 0b00 	mov.w	fp, #0
 800801a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800801e:	f104 021a 	add.w	r2, r4, #26
 8008022:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008024:	9306      	str	r3, [sp, #24]
 8008026:	eba3 0309 	sub.w	r3, r3, r9
 800802a:	455b      	cmp	r3, fp
 800802c:	dc31      	bgt.n	8008092 <_printf_float+0x36e>
 800802e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008030:	459a      	cmp	sl, r3
 8008032:	dc3a      	bgt.n	80080aa <_printf_float+0x386>
 8008034:	6823      	ldr	r3, [r4, #0]
 8008036:	07da      	lsls	r2, r3, #31
 8008038:	d437      	bmi.n	80080aa <_printf_float+0x386>
 800803a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800803c:	ebaa 0903 	sub.w	r9, sl, r3
 8008040:	9b06      	ldr	r3, [sp, #24]
 8008042:	ebaa 0303 	sub.w	r3, sl, r3
 8008046:	4599      	cmp	r9, r3
 8008048:	bfa8      	it	ge
 800804a:	4699      	movge	r9, r3
 800804c:	f1b9 0f00 	cmp.w	r9, #0
 8008050:	dc33      	bgt.n	80080ba <_printf_float+0x396>
 8008052:	f04f 0800 	mov.w	r8, #0
 8008056:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800805a:	f104 0b1a 	add.w	fp, r4, #26
 800805e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008060:	ebaa 0303 	sub.w	r3, sl, r3
 8008064:	eba3 0309 	sub.w	r3, r3, r9
 8008068:	4543      	cmp	r3, r8
 800806a:	f77f af79 	ble.w	8007f60 <_printf_float+0x23c>
 800806e:	2301      	movs	r3, #1
 8008070:	465a      	mov	r2, fp
 8008072:	4631      	mov	r1, r6
 8008074:	4628      	mov	r0, r5
 8008076:	47b8      	blx	r7
 8008078:	3001      	adds	r0, #1
 800807a:	f43f aeae 	beq.w	8007dda <_printf_float+0xb6>
 800807e:	f108 0801 	add.w	r8, r8, #1
 8008082:	e7ec      	b.n	800805e <_printf_float+0x33a>
 8008084:	4642      	mov	r2, r8
 8008086:	4631      	mov	r1, r6
 8008088:	4628      	mov	r0, r5
 800808a:	47b8      	blx	r7
 800808c:	3001      	adds	r0, #1
 800808e:	d1c2      	bne.n	8008016 <_printf_float+0x2f2>
 8008090:	e6a3      	b.n	8007dda <_printf_float+0xb6>
 8008092:	2301      	movs	r3, #1
 8008094:	4631      	mov	r1, r6
 8008096:	4628      	mov	r0, r5
 8008098:	9206      	str	r2, [sp, #24]
 800809a:	47b8      	blx	r7
 800809c:	3001      	adds	r0, #1
 800809e:	f43f ae9c 	beq.w	8007dda <_printf_float+0xb6>
 80080a2:	9a06      	ldr	r2, [sp, #24]
 80080a4:	f10b 0b01 	add.w	fp, fp, #1
 80080a8:	e7bb      	b.n	8008022 <_printf_float+0x2fe>
 80080aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080ae:	4631      	mov	r1, r6
 80080b0:	4628      	mov	r0, r5
 80080b2:	47b8      	blx	r7
 80080b4:	3001      	adds	r0, #1
 80080b6:	d1c0      	bne.n	800803a <_printf_float+0x316>
 80080b8:	e68f      	b.n	8007dda <_printf_float+0xb6>
 80080ba:	9a06      	ldr	r2, [sp, #24]
 80080bc:	464b      	mov	r3, r9
 80080be:	4442      	add	r2, r8
 80080c0:	4631      	mov	r1, r6
 80080c2:	4628      	mov	r0, r5
 80080c4:	47b8      	blx	r7
 80080c6:	3001      	adds	r0, #1
 80080c8:	d1c3      	bne.n	8008052 <_printf_float+0x32e>
 80080ca:	e686      	b.n	8007dda <_printf_float+0xb6>
 80080cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80080d0:	f1ba 0f01 	cmp.w	sl, #1
 80080d4:	dc01      	bgt.n	80080da <_printf_float+0x3b6>
 80080d6:	07db      	lsls	r3, r3, #31
 80080d8:	d536      	bpl.n	8008148 <_printf_float+0x424>
 80080da:	2301      	movs	r3, #1
 80080dc:	4642      	mov	r2, r8
 80080de:	4631      	mov	r1, r6
 80080e0:	4628      	mov	r0, r5
 80080e2:	47b8      	blx	r7
 80080e4:	3001      	adds	r0, #1
 80080e6:	f43f ae78 	beq.w	8007dda <_printf_float+0xb6>
 80080ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080ee:	4631      	mov	r1, r6
 80080f0:	4628      	mov	r0, r5
 80080f2:	47b8      	blx	r7
 80080f4:	3001      	adds	r0, #1
 80080f6:	f43f ae70 	beq.w	8007dda <_printf_float+0xb6>
 80080fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80080fe:	2200      	movs	r2, #0
 8008100:	2300      	movs	r3, #0
 8008102:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008106:	f7f8 fcff 	bl	8000b08 <__aeabi_dcmpeq>
 800810a:	b9c0      	cbnz	r0, 800813e <_printf_float+0x41a>
 800810c:	4653      	mov	r3, sl
 800810e:	f108 0201 	add.w	r2, r8, #1
 8008112:	4631      	mov	r1, r6
 8008114:	4628      	mov	r0, r5
 8008116:	47b8      	blx	r7
 8008118:	3001      	adds	r0, #1
 800811a:	d10c      	bne.n	8008136 <_printf_float+0x412>
 800811c:	e65d      	b.n	8007dda <_printf_float+0xb6>
 800811e:	2301      	movs	r3, #1
 8008120:	465a      	mov	r2, fp
 8008122:	4631      	mov	r1, r6
 8008124:	4628      	mov	r0, r5
 8008126:	47b8      	blx	r7
 8008128:	3001      	adds	r0, #1
 800812a:	f43f ae56 	beq.w	8007dda <_printf_float+0xb6>
 800812e:	f108 0801 	add.w	r8, r8, #1
 8008132:	45d0      	cmp	r8, sl
 8008134:	dbf3      	blt.n	800811e <_printf_float+0x3fa>
 8008136:	464b      	mov	r3, r9
 8008138:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800813c:	e6df      	b.n	8007efe <_printf_float+0x1da>
 800813e:	f04f 0800 	mov.w	r8, #0
 8008142:	f104 0b1a 	add.w	fp, r4, #26
 8008146:	e7f4      	b.n	8008132 <_printf_float+0x40e>
 8008148:	2301      	movs	r3, #1
 800814a:	4642      	mov	r2, r8
 800814c:	e7e1      	b.n	8008112 <_printf_float+0x3ee>
 800814e:	2301      	movs	r3, #1
 8008150:	464a      	mov	r2, r9
 8008152:	4631      	mov	r1, r6
 8008154:	4628      	mov	r0, r5
 8008156:	47b8      	blx	r7
 8008158:	3001      	adds	r0, #1
 800815a:	f43f ae3e 	beq.w	8007dda <_printf_float+0xb6>
 800815e:	f108 0801 	add.w	r8, r8, #1
 8008162:	68e3      	ldr	r3, [r4, #12]
 8008164:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008166:	1a5b      	subs	r3, r3, r1
 8008168:	4543      	cmp	r3, r8
 800816a:	dcf0      	bgt.n	800814e <_printf_float+0x42a>
 800816c:	e6fc      	b.n	8007f68 <_printf_float+0x244>
 800816e:	f04f 0800 	mov.w	r8, #0
 8008172:	f104 0919 	add.w	r9, r4, #25
 8008176:	e7f4      	b.n	8008162 <_printf_float+0x43e>

08008178 <_printf_common>:
 8008178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800817c:	4616      	mov	r6, r2
 800817e:	4698      	mov	r8, r3
 8008180:	688a      	ldr	r2, [r1, #8]
 8008182:	690b      	ldr	r3, [r1, #16]
 8008184:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008188:	4293      	cmp	r3, r2
 800818a:	bfb8      	it	lt
 800818c:	4613      	movlt	r3, r2
 800818e:	6033      	str	r3, [r6, #0]
 8008190:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008194:	4607      	mov	r7, r0
 8008196:	460c      	mov	r4, r1
 8008198:	b10a      	cbz	r2, 800819e <_printf_common+0x26>
 800819a:	3301      	adds	r3, #1
 800819c:	6033      	str	r3, [r6, #0]
 800819e:	6823      	ldr	r3, [r4, #0]
 80081a0:	0699      	lsls	r1, r3, #26
 80081a2:	bf42      	ittt	mi
 80081a4:	6833      	ldrmi	r3, [r6, #0]
 80081a6:	3302      	addmi	r3, #2
 80081a8:	6033      	strmi	r3, [r6, #0]
 80081aa:	6825      	ldr	r5, [r4, #0]
 80081ac:	f015 0506 	ands.w	r5, r5, #6
 80081b0:	d106      	bne.n	80081c0 <_printf_common+0x48>
 80081b2:	f104 0a19 	add.w	sl, r4, #25
 80081b6:	68e3      	ldr	r3, [r4, #12]
 80081b8:	6832      	ldr	r2, [r6, #0]
 80081ba:	1a9b      	subs	r3, r3, r2
 80081bc:	42ab      	cmp	r3, r5
 80081be:	dc26      	bgt.n	800820e <_printf_common+0x96>
 80081c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80081c4:	6822      	ldr	r2, [r4, #0]
 80081c6:	3b00      	subs	r3, #0
 80081c8:	bf18      	it	ne
 80081ca:	2301      	movne	r3, #1
 80081cc:	0692      	lsls	r2, r2, #26
 80081ce:	d42b      	bmi.n	8008228 <_printf_common+0xb0>
 80081d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80081d4:	4641      	mov	r1, r8
 80081d6:	4638      	mov	r0, r7
 80081d8:	47c8      	blx	r9
 80081da:	3001      	adds	r0, #1
 80081dc:	d01e      	beq.n	800821c <_printf_common+0xa4>
 80081de:	6823      	ldr	r3, [r4, #0]
 80081e0:	6922      	ldr	r2, [r4, #16]
 80081e2:	f003 0306 	and.w	r3, r3, #6
 80081e6:	2b04      	cmp	r3, #4
 80081e8:	bf02      	ittt	eq
 80081ea:	68e5      	ldreq	r5, [r4, #12]
 80081ec:	6833      	ldreq	r3, [r6, #0]
 80081ee:	1aed      	subeq	r5, r5, r3
 80081f0:	68a3      	ldr	r3, [r4, #8]
 80081f2:	bf0c      	ite	eq
 80081f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081f8:	2500      	movne	r5, #0
 80081fa:	4293      	cmp	r3, r2
 80081fc:	bfc4      	itt	gt
 80081fe:	1a9b      	subgt	r3, r3, r2
 8008200:	18ed      	addgt	r5, r5, r3
 8008202:	2600      	movs	r6, #0
 8008204:	341a      	adds	r4, #26
 8008206:	42b5      	cmp	r5, r6
 8008208:	d11a      	bne.n	8008240 <_printf_common+0xc8>
 800820a:	2000      	movs	r0, #0
 800820c:	e008      	b.n	8008220 <_printf_common+0xa8>
 800820e:	2301      	movs	r3, #1
 8008210:	4652      	mov	r2, sl
 8008212:	4641      	mov	r1, r8
 8008214:	4638      	mov	r0, r7
 8008216:	47c8      	blx	r9
 8008218:	3001      	adds	r0, #1
 800821a:	d103      	bne.n	8008224 <_printf_common+0xac>
 800821c:	f04f 30ff 	mov.w	r0, #4294967295
 8008220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008224:	3501      	adds	r5, #1
 8008226:	e7c6      	b.n	80081b6 <_printf_common+0x3e>
 8008228:	18e1      	adds	r1, r4, r3
 800822a:	1c5a      	adds	r2, r3, #1
 800822c:	2030      	movs	r0, #48	@ 0x30
 800822e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008232:	4422      	add	r2, r4
 8008234:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008238:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800823c:	3302      	adds	r3, #2
 800823e:	e7c7      	b.n	80081d0 <_printf_common+0x58>
 8008240:	2301      	movs	r3, #1
 8008242:	4622      	mov	r2, r4
 8008244:	4641      	mov	r1, r8
 8008246:	4638      	mov	r0, r7
 8008248:	47c8      	blx	r9
 800824a:	3001      	adds	r0, #1
 800824c:	d0e6      	beq.n	800821c <_printf_common+0xa4>
 800824e:	3601      	adds	r6, #1
 8008250:	e7d9      	b.n	8008206 <_printf_common+0x8e>
	...

08008254 <_printf_i>:
 8008254:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008258:	7e0f      	ldrb	r7, [r1, #24]
 800825a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800825c:	2f78      	cmp	r7, #120	@ 0x78
 800825e:	4691      	mov	r9, r2
 8008260:	4680      	mov	r8, r0
 8008262:	460c      	mov	r4, r1
 8008264:	469a      	mov	sl, r3
 8008266:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800826a:	d807      	bhi.n	800827c <_printf_i+0x28>
 800826c:	2f62      	cmp	r7, #98	@ 0x62
 800826e:	d80a      	bhi.n	8008286 <_printf_i+0x32>
 8008270:	2f00      	cmp	r7, #0
 8008272:	f000 80d2 	beq.w	800841a <_printf_i+0x1c6>
 8008276:	2f58      	cmp	r7, #88	@ 0x58
 8008278:	f000 80b9 	beq.w	80083ee <_printf_i+0x19a>
 800827c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008280:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008284:	e03a      	b.n	80082fc <_printf_i+0xa8>
 8008286:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800828a:	2b15      	cmp	r3, #21
 800828c:	d8f6      	bhi.n	800827c <_printf_i+0x28>
 800828e:	a101      	add	r1, pc, #4	@ (adr r1, 8008294 <_printf_i+0x40>)
 8008290:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008294:	080082ed 	.word	0x080082ed
 8008298:	08008301 	.word	0x08008301
 800829c:	0800827d 	.word	0x0800827d
 80082a0:	0800827d 	.word	0x0800827d
 80082a4:	0800827d 	.word	0x0800827d
 80082a8:	0800827d 	.word	0x0800827d
 80082ac:	08008301 	.word	0x08008301
 80082b0:	0800827d 	.word	0x0800827d
 80082b4:	0800827d 	.word	0x0800827d
 80082b8:	0800827d 	.word	0x0800827d
 80082bc:	0800827d 	.word	0x0800827d
 80082c0:	08008401 	.word	0x08008401
 80082c4:	0800832b 	.word	0x0800832b
 80082c8:	080083bb 	.word	0x080083bb
 80082cc:	0800827d 	.word	0x0800827d
 80082d0:	0800827d 	.word	0x0800827d
 80082d4:	08008423 	.word	0x08008423
 80082d8:	0800827d 	.word	0x0800827d
 80082dc:	0800832b 	.word	0x0800832b
 80082e0:	0800827d 	.word	0x0800827d
 80082e4:	0800827d 	.word	0x0800827d
 80082e8:	080083c3 	.word	0x080083c3
 80082ec:	6833      	ldr	r3, [r6, #0]
 80082ee:	1d1a      	adds	r2, r3, #4
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6032      	str	r2, [r6, #0]
 80082f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80082fc:	2301      	movs	r3, #1
 80082fe:	e09d      	b.n	800843c <_printf_i+0x1e8>
 8008300:	6833      	ldr	r3, [r6, #0]
 8008302:	6820      	ldr	r0, [r4, #0]
 8008304:	1d19      	adds	r1, r3, #4
 8008306:	6031      	str	r1, [r6, #0]
 8008308:	0606      	lsls	r6, r0, #24
 800830a:	d501      	bpl.n	8008310 <_printf_i+0xbc>
 800830c:	681d      	ldr	r5, [r3, #0]
 800830e:	e003      	b.n	8008318 <_printf_i+0xc4>
 8008310:	0645      	lsls	r5, r0, #25
 8008312:	d5fb      	bpl.n	800830c <_printf_i+0xb8>
 8008314:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008318:	2d00      	cmp	r5, #0
 800831a:	da03      	bge.n	8008324 <_printf_i+0xd0>
 800831c:	232d      	movs	r3, #45	@ 0x2d
 800831e:	426d      	negs	r5, r5
 8008320:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008324:	4859      	ldr	r0, [pc, #356]	@ (800848c <_printf_i+0x238>)
 8008326:	230a      	movs	r3, #10
 8008328:	e011      	b.n	800834e <_printf_i+0xfa>
 800832a:	6821      	ldr	r1, [r4, #0]
 800832c:	6833      	ldr	r3, [r6, #0]
 800832e:	0608      	lsls	r0, r1, #24
 8008330:	f853 5b04 	ldr.w	r5, [r3], #4
 8008334:	d402      	bmi.n	800833c <_printf_i+0xe8>
 8008336:	0649      	lsls	r1, r1, #25
 8008338:	bf48      	it	mi
 800833a:	b2ad      	uxthmi	r5, r5
 800833c:	2f6f      	cmp	r7, #111	@ 0x6f
 800833e:	4853      	ldr	r0, [pc, #332]	@ (800848c <_printf_i+0x238>)
 8008340:	6033      	str	r3, [r6, #0]
 8008342:	bf14      	ite	ne
 8008344:	230a      	movne	r3, #10
 8008346:	2308      	moveq	r3, #8
 8008348:	2100      	movs	r1, #0
 800834a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800834e:	6866      	ldr	r6, [r4, #4]
 8008350:	60a6      	str	r6, [r4, #8]
 8008352:	2e00      	cmp	r6, #0
 8008354:	bfa2      	ittt	ge
 8008356:	6821      	ldrge	r1, [r4, #0]
 8008358:	f021 0104 	bicge.w	r1, r1, #4
 800835c:	6021      	strge	r1, [r4, #0]
 800835e:	b90d      	cbnz	r5, 8008364 <_printf_i+0x110>
 8008360:	2e00      	cmp	r6, #0
 8008362:	d04b      	beq.n	80083fc <_printf_i+0x1a8>
 8008364:	4616      	mov	r6, r2
 8008366:	fbb5 f1f3 	udiv	r1, r5, r3
 800836a:	fb03 5711 	mls	r7, r3, r1, r5
 800836e:	5dc7      	ldrb	r7, [r0, r7]
 8008370:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008374:	462f      	mov	r7, r5
 8008376:	42bb      	cmp	r3, r7
 8008378:	460d      	mov	r5, r1
 800837a:	d9f4      	bls.n	8008366 <_printf_i+0x112>
 800837c:	2b08      	cmp	r3, #8
 800837e:	d10b      	bne.n	8008398 <_printf_i+0x144>
 8008380:	6823      	ldr	r3, [r4, #0]
 8008382:	07df      	lsls	r7, r3, #31
 8008384:	d508      	bpl.n	8008398 <_printf_i+0x144>
 8008386:	6923      	ldr	r3, [r4, #16]
 8008388:	6861      	ldr	r1, [r4, #4]
 800838a:	4299      	cmp	r1, r3
 800838c:	bfde      	ittt	le
 800838e:	2330      	movle	r3, #48	@ 0x30
 8008390:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008394:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008398:	1b92      	subs	r2, r2, r6
 800839a:	6122      	str	r2, [r4, #16]
 800839c:	f8cd a000 	str.w	sl, [sp]
 80083a0:	464b      	mov	r3, r9
 80083a2:	aa03      	add	r2, sp, #12
 80083a4:	4621      	mov	r1, r4
 80083a6:	4640      	mov	r0, r8
 80083a8:	f7ff fee6 	bl	8008178 <_printf_common>
 80083ac:	3001      	adds	r0, #1
 80083ae:	d14a      	bne.n	8008446 <_printf_i+0x1f2>
 80083b0:	f04f 30ff 	mov.w	r0, #4294967295
 80083b4:	b004      	add	sp, #16
 80083b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	f043 0320 	orr.w	r3, r3, #32
 80083c0:	6023      	str	r3, [r4, #0]
 80083c2:	4833      	ldr	r0, [pc, #204]	@ (8008490 <_printf_i+0x23c>)
 80083c4:	2778      	movs	r7, #120	@ 0x78
 80083c6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80083ca:	6823      	ldr	r3, [r4, #0]
 80083cc:	6831      	ldr	r1, [r6, #0]
 80083ce:	061f      	lsls	r7, r3, #24
 80083d0:	f851 5b04 	ldr.w	r5, [r1], #4
 80083d4:	d402      	bmi.n	80083dc <_printf_i+0x188>
 80083d6:	065f      	lsls	r7, r3, #25
 80083d8:	bf48      	it	mi
 80083da:	b2ad      	uxthmi	r5, r5
 80083dc:	6031      	str	r1, [r6, #0]
 80083de:	07d9      	lsls	r1, r3, #31
 80083e0:	bf44      	itt	mi
 80083e2:	f043 0320 	orrmi.w	r3, r3, #32
 80083e6:	6023      	strmi	r3, [r4, #0]
 80083e8:	b11d      	cbz	r5, 80083f2 <_printf_i+0x19e>
 80083ea:	2310      	movs	r3, #16
 80083ec:	e7ac      	b.n	8008348 <_printf_i+0xf4>
 80083ee:	4827      	ldr	r0, [pc, #156]	@ (800848c <_printf_i+0x238>)
 80083f0:	e7e9      	b.n	80083c6 <_printf_i+0x172>
 80083f2:	6823      	ldr	r3, [r4, #0]
 80083f4:	f023 0320 	bic.w	r3, r3, #32
 80083f8:	6023      	str	r3, [r4, #0]
 80083fa:	e7f6      	b.n	80083ea <_printf_i+0x196>
 80083fc:	4616      	mov	r6, r2
 80083fe:	e7bd      	b.n	800837c <_printf_i+0x128>
 8008400:	6833      	ldr	r3, [r6, #0]
 8008402:	6825      	ldr	r5, [r4, #0]
 8008404:	6961      	ldr	r1, [r4, #20]
 8008406:	1d18      	adds	r0, r3, #4
 8008408:	6030      	str	r0, [r6, #0]
 800840a:	062e      	lsls	r6, r5, #24
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	d501      	bpl.n	8008414 <_printf_i+0x1c0>
 8008410:	6019      	str	r1, [r3, #0]
 8008412:	e002      	b.n	800841a <_printf_i+0x1c6>
 8008414:	0668      	lsls	r0, r5, #25
 8008416:	d5fb      	bpl.n	8008410 <_printf_i+0x1bc>
 8008418:	8019      	strh	r1, [r3, #0]
 800841a:	2300      	movs	r3, #0
 800841c:	6123      	str	r3, [r4, #16]
 800841e:	4616      	mov	r6, r2
 8008420:	e7bc      	b.n	800839c <_printf_i+0x148>
 8008422:	6833      	ldr	r3, [r6, #0]
 8008424:	1d1a      	adds	r2, r3, #4
 8008426:	6032      	str	r2, [r6, #0]
 8008428:	681e      	ldr	r6, [r3, #0]
 800842a:	6862      	ldr	r2, [r4, #4]
 800842c:	2100      	movs	r1, #0
 800842e:	4630      	mov	r0, r6
 8008430:	f7f7 feee 	bl	8000210 <memchr>
 8008434:	b108      	cbz	r0, 800843a <_printf_i+0x1e6>
 8008436:	1b80      	subs	r0, r0, r6
 8008438:	6060      	str	r0, [r4, #4]
 800843a:	6863      	ldr	r3, [r4, #4]
 800843c:	6123      	str	r3, [r4, #16]
 800843e:	2300      	movs	r3, #0
 8008440:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008444:	e7aa      	b.n	800839c <_printf_i+0x148>
 8008446:	6923      	ldr	r3, [r4, #16]
 8008448:	4632      	mov	r2, r6
 800844a:	4649      	mov	r1, r9
 800844c:	4640      	mov	r0, r8
 800844e:	47d0      	blx	sl
 8008450:	3001      	adds	r0, #1
 8008452:	d0ad      	beq.n	80083b0 <_printf_i+0x15c>
 8008454:	6823      	ldr	r3, [r4, #0]
 8008456:	079b      	lsls	r3, r3, #30
 8008458:	d413      	bmi.n	8008482 <_printf_i+0x22e>
 800845a:	68e0      	ldr	r0, [r4, #12]
 800845c:	9b03      	ldr	r3, [sp, #12]
 800845e:	4298      	cmp	r0, r3
 8008460:	bfb8      	it	lt
 8008462:	4618      	movlt	r0, r3
 8008464:	e7a6      	b.n	80083b4 <_printf_i+0x160>
 8008466:	2301      	movs	r3, #1
 8008468:	4632      	mov	r2, r6
 800846a:	4649      	mov	r1, r9
 800846c:	4640      	mov	r0, r8
 800846e:	47d0      	blx	sl
 8008470:	3001      	adds	r0, #1
 8008472:	d09d      	beq.n	80083b0 <_printf_i+0x15c>
 8008474:	3501      	adds	r5, #1
 8008476:	68e3      	ldr	r3, [r4, #12]
 8008478:	9903      	ldr	r1, [sp, #12]
 800847a:	1a5b      	subs	r3, r3, r1
 800847c:	42ab      	cmp	r3, r5
 800847e:	dcf2      	bgt.n	8008466 <_printf_i+0x212>
 8008480:	e7eb      	b.n	800845a <_printf_i+0x206>
 8008482:	2500      	movs	r5, #0
 8008484:	f104 0619 	add.w	r6, r4, #25
 8008488:	e7f5      	b.n	8008476 <_printf_i+0x222>
 800848a:	bf00      	nop
 800848c:	0800fbee 	.word	0x0800fbee
 8008490:	0800fbff 	.word	0x0800fbff

08008494 <_scanf_float>:
 8008494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008498:	b087      	sub	sp, #28
 800849a:	4617      	mov	r7, r2
 800849c:	9303      	str	r3, [sp, #12]
 800849e:	688b      	ldr	r3, [r1, #8]
 80084a0:	1e5a      	subs	r2, r3, #1
 80084a2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80084a6:	bf81      	itttt	hi
 80084a8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80084ac:	eb03 0b05 	addhi.w	fp, r3, r5
 80084b0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80084b4:	608b      	strhi	r3, [r1, #8]
 80084b6:	680b      	ldr	r3, [r1, #0]
 80084b8:	460a      	mov	r2, r1
 80084ba:	f04f 0500 	mov.w	r5, #0
 80084be:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80084c2:	f842 3b1c 	str.w	r3, [r2], #28
 80084c6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80084ca:	4680      	mov	r8, r0
 80084cc:	460c      	mov	r4, r1
 80084ce:	bf98      	it	ls
 80084d0:	f04f 0b00 	movls.w	fp, #0
 80084d4:	9201      	str	r2, [sp, #4]
 80084d6:	4616      	mov	r6, r2
 80084d8:	46aa      	mov	sl, r5
 80084da:	46a9      	mov	r9, r5
 80084dc:	9502      	str	r5, [sp, #8]
 80084de:	68a2      	ldr	r2, [r4, #8]
 80084e0:	b152      	cbz	r2, 80084f8 <_scanf_float+0x64>
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	2b4e      	cmp	r3, #78	@ 0x4e
 80084e8:	d864      	bhi.n	80085b4 <_scanf_float+0x120>
 80084ea:	2b40      	cmp	r3, #64	@ 0x40
 80084ec:	d83c      	bhi.n	8008568 <_scanf_float+0xd4>
 80084ee:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80084f2:	b2c8      	uxtb	r0, r1
 80084f4:	280e      	cmp	r0, #14
 80084f6:	d93a      	bls.n	800856e <_scanf_float+0xda>
 80084f8:	f1b9 0f00 	cmp.w	r9, #0
 80084fc:	d003      	beq.n	8008506 <_scanf_float+0x72>
 80084fe:	6823      	ldr	r3, [r4, #0]
 8008500:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	f10a 3aff 	add.w	sl, sl, #4294967295
 800850a:	f1ba 0f01 	cmp.w	sl, #1
 800850e:	f200 8117 	bhi.w	8008740 <_scanf_float+0x2ac>
 8008512:	9b01      	ldr	r3, [sp, #4]
 8008514:	429e      	cmp	r6, r3
 8008516:	f200 8108 	bhi.w	800872a <_scanf_float+0x296>
 800851a:	2001      	movs	r0, #1
 800851c:	b007      	add	sp, #28
 800851e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008522:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008526:	2a0d      	cmp	r2, #13
 8008528:	d8e6      	bhi.n	80084f8 <_scanf_float+0x64>
 800852a:	a101      	add	r1, pc, #4	@ (adr r1, 8008530 <_scanf_float+0x9c>)
 800852c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008530:	08008677 	.word	0x08008677
 8008534:	080084f9 	.word	0x080084f9
 8008538:	080084f9 	.word	0x080084f9
 800853c:	080084f9 	.word	0x080084f9
 8008540:	080086d7 	.word	0x080086d7
 8008544:	080086af 	.word	0x080086af
 8008548:	080084f9 	.word	0x080084f9
 800854c:	080084f9 	.word	0x080084f9
 8008550:	08008685 	.word	0x08008685
 8008554:	080084f9 	.word	0x080084f9
 8008558:	080084f9 	.word	0x080084f9
 800855c:	080084f9 	.word	0x080084f9
 8008560:	080084f9 	.word	0x080084f9
 8008564:	0800863d 	.word	0x0800863d
 8008568:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800856c:	e7db      	b.n	8008526 <_scanf_float+0x92>
 800856e:	290e      	cmp	r1, #14
 8008570:	d8c2      	bhi.n	80084f8 <_scanf_float+0x64>
 8008572:	a001      	add	r0, pc, #4	@ (adr r0, 8008578 <_scanf_float+0xe4>)
 8008574:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008578:	0800862d 	.word	0x0800862d
 800857c:	080084f9 	.word	0x080084f9
 8008580:	0800862d 	.word	0x0800862d
 8008584:	080086c3 	.word	0x080086c3
 8008588:	080084f9 	.word	0x080084f9
 800858c:	080085d5 	.word	0x080085d5
 8008590:	08008613 	.word	0x08008613
 8008594:	08008613 	.word	0x08008613
 8008598:	08008613 	.word	0x08008613
 800859c:	08008613 	.word	0x08008613
 80085a0:	08008613 	.word	0x08008613
 80085a4:	08008613 	.word	0x08008613
 80085a8:	08008613 	.word	0x08008613
 80085ac:	08008613 	.word	0x08008613
 80085b0:	08008613 	.word	0x08008613
 80085b4:	2b6e      	cmp	r3, #110	@ 0x6e
 80085b6:	d809      	bhi.n	80085cc <_scanf_float+0x138>
 80085b8:	2b60      	cmp	r3, #96	@ 0x60
 80085ba:	d8b2      	bhi.n	8008522 <_scanf_float+0x8e>
 80085bc:	2b54      	cmp	r3, #84	@ 0x54
 80085be:	d07b      	beq.n	80086b8 <_scanf_float+0x224>
 80085c0:	2b59      	cmp	r3, #89	@ 0x59
 80085c2:	d199      	bne.n	80084f8 <_scanf_float+0x64>
 80085c4:	2d07      	cmp	r5, #7
 80085c6:	d197      	bne.n	80084f8 <_scanf_float+0x64>
 80085c8:	2508      	movs	r5, #8
 80085ca:	e02c      	b.n	8008626 <_scanf_float+0x192>
 80085cc:	2b74      	cmp	r3, #116	@ 0x74
 80085ce:	d073      	beq.n	80086b8 <_scanf_float+0x224>
 80085d0:	2b79      	cmp	r3, #121	@ 0x79
 80085d2:	e7f6      	b.n	80085c2 <_scanf_float+0x12e>
 80085d4:	6821      	ldr	r1, [r4, #0]
 80085d6:	05c8      	lsls	r0, r1, #23
 80085d8:	d51b      	bpl.n	8008612 <_scanf_float+0x17e>
 80085da:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80085de:	6021      	str	r1, [r4, #0]
 80085e0:	f109 0901 	add.w	r9, r9, #1
 80085e4:	f1bb 0f00 	cmp.w	fp, #0
 80085e8:	d003      	beq.n	80085f2 <_scanf_float+0x15e>
 80085ea:	3201      	adds	r2, #1
 80085ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80085f0:	60a2      	str	r2, [r4, #8]
 80085f2:	68a3      	ldr	r3, [r4, #8]
 80085f4:	3b01      	subs	r3, #1
 80085f6:	60a3      	str	r3, [r4, #8]
 80085f8:	6923      	ldr	r3, [r4, #16]
 80085fa:	3301      	adds	r3, #1
 80085fc:	6123      	str	r3, [r4, #16]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	3b01      	subs	r3, #1
 8008602:	2b00      	cmp	r3, #0
 8008604:	607b      	str	r3, [r7, #4]
 8008606:	f340 8087 	ble.w	8008718 <_scanf_float+0x284>
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	3301      	adds	r3, #1
 800860e:	603b      	str	r3, [r7, #0]
 8008610:	e765      	b.n	80084de <_scanf_float+0x4a>
 8008612:	eb1a 0105 	adds.w	r1, sl, r5
 8008616:	f47f af6f 	bne.w	80084f8 <_scanf_float+0x64>
 800861a:	6822      	ldr	r2, [r4, #0]
 800861c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008620:	6022      	str	r2, [r4, #0]
 8008622:	460d      	mov	r5, r1
 8008624:	468a      	mov	sl, r1
 8008626:	f806 3b01 	strb.w	r3, [r6], #1
 800862a:	e7e2      	b.n	80085f2 <_scanf_float+0x15e>
 800862c:	6822      	ldr	r2, [r4, #0]
 800862e:	0610      	lsls	r0, r2, #24
 8008630:	f57f af62 	bpl.w	80084f8 <_scanf_float+0x64>
 8008634:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008638:	6022      	str	r2, [r4, #0]
 800863a:	e7f4      	b.n	8008626 <_scanf_float+0x192>
 800863c:	f1ba 0f00 	cmp.w	sl, #0
 8008640:	d10e      	bne.n	8008660 <_scanf_float+0x1cc>
 8008642:	f1b9 0f00 	cmp.w	r9, #0
 8008646:	d10e      	bne.n	8008666 <_scanf_float+0x1d2>
 8008648:	6822      	ldr	r2, [r4, #0]
 800864a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800864e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008652:	d108      	bne.n	8008666 <_scanf_float+0x1d2>
 8008654:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008658:	6022      	str	r2, [r4, #0]
 800865a:	f04f 0a01 	mov.w	sl, #1
 800865e:	e7e2      	b.n	8008626 <_scanf_float+0x192>
 8008660:	f1ba 0f02 	cmp.w	sl, #2
 8008664:	d055      	beq.n	8008712 <_scanf_float+0x27e>
 8008666:	2d01      	cmp	r5, #1
 8008668:	d002      	beq.n	8008670 <_scanf_float+0x1dc>
 800866a:	2d04      	cmp	r5, #4
 800866c:	f47f af44 	bne.w	80084f8 <_scanf_float+0x64>
 8008670:	3501      	adds	r5, #1
 8008672:	b2ed      	uxtb	r5, r5
 8008674:	e7d7      	b.n	8008626 <_scanf_float+0x192>
 8008676:	f1ba 0f01 	cmp.w	sl, #1
 800867a:	f47f af3d 	bne.w	80084f8 <_scanf_float+0x64>
 800867e:	f04f 0a02 	mov.w	sl, #2
 8008682:	e7d0      	b.n	8008626 <_scanf_float+0x192>
 8008684:	b97d      	cbnz	r5, 80086a6 <_scanf_float+0x212>
 8008686:	f1b9 0f00 	cmp.w	r9, #0
 800868a:	f47f af38 	bne.w	80084fe <_scanf_float+0x6a>
 800868e:	6822      	ldr	r2, [r4, #0]
 8008690:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008694:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008698:	f040 8108 	bne.w	80088ac <_scanf_float+0x418>
 800869c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80086a0:	6022      	str	r2, [r4, #0]
 80086a2:	2501      	movs	r5, #1
 80086a4:	e7bf      	b.n	8008626 <_scanf_float+0x192>
 80086a6:	2d03      	cmp	r5, #3
 80086a8:	d0e2      	beq.n	8008670 <_scanf_float+0x1dc>
 80086aa:	2d05      	cmp	r5, #5
 80086ac:	e7de      	b.n	800866c <_scanf_float+0x1d8>
 80086ae:	2d02      	cmp	r5, #2
 80086b0:	f47f af22 	bne.w	80084f8 <_scanf_float+0x64>
 80086b4:	2503      	movs	r5, #3
 80086b6:	e7b6      	b.n	8008626 <_scanf_float+0x192>
 80086b8:	2d06      	cmp	r5, #6
 80086ba:	f47f af1d 	bne.w	80084f8 <_scanf_float+0x64>
 80086be:	2507      	movs	r5, #7
 80086c0:	e7b1      	b.n	8008626 <_scanf_float+0x192>
 80086c2:	6822      	ldr	r2, [r4, #0]
 80086c4:	0591      	lsls	r1, r2, #22
 80086c6:	f57f af17 	bpl.w	80084f8 <_scanf_float+0x64>
 80086ca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80086ce:	6022      	str	r2, [r4, #0]
 80086d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80086d4:	e7a7      	b.n	8008626 <_scanf_float+0x192>
 80086d6:	6822      	ldr	r2, [r4, #0]
 80086d8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80086dc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80086e0:	d006      	beq.n	80086f0 <_scanf_float+0x25c>
 80086e2:	0550      	lsls	r0, r2, #21
 80086e4:	f57f af08 	bpl.w	80084f8 <_scanf_float+0x64>
 80086e8:	f1b9 0f00 	cmp.w	r9, #0
 80086ec:	f000 80de 	beq.w	80088ac <_scanf_float+0x418>
 80086f0:	0591      	lsls	r1, r2, #22
 80086f2:	bf58      	it	pl
 80086f4:	9902      	ldrpl	r1, [sp, #8]
 80086f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80086fa:	bf58      	it	pl
 80086fc:	eba9 0101 	subpl.w	r1, r9, r1
 8008700:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008704:	bf58      	it	pl
 8008706:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800870a:	6022      	str	r2, [r4, #0]
 800870c:	f04f 0900 	mov.w	r9, #0
 8008710:	e789      	b.n	8008626 <_scanf_float+0x192>
 8008712:	f04f 0a03 	mov.w	sl, #3
 8008716:	e786      	b.n	8008626 <_scanf_float+0x192>
 8008718:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800871c:	4639      	mov	r1, r7
 800871e:	4640      	mov	r0, r8
 8008720:	4798      	blx	r3
 8008722:	2800      	cmp	r0, #0
 8008724:	f43f aedb 	beq.w	80084de <_scanf_float+0x4a>
 8008728:	e6e6      	b.n	80084f8 <_scanf_float+0x64>
 800872a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800872e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008732:	463a      	mov	r2, r7
 8008734:	4640      	mov	r0, r8
 8008736:	4798      	blx	r3
 8008738:	6923      	ldr	r3, [r4, #16]
 800873a:	3b01      	subs	r3, #1
 800873c:	6123      	str	r3, [r4, #16]
 800873e:	e6e8      	b.n	8008512 <_scanf_float+0x7e>
 8008740:	1e6b      	subs	r3, r5, #1
 8008742:	2b06      	cmp	r3, #6
 8008744:	d824      	bhi.n	8008790 <_scanf_float+0x2fc>
 8008746:	2d02      	cmp	r5, #2
 8008748:	d836      	bhi.n	80087b8 <_scanf_float+0x324>
 800874a:	9b01      	ldr	r3, [sp, #4]
 800874c:	429e      	cmp	r6, r3
 800874e:	f67f aee4 	bls.w	800851a <_scanf_float+0x86>
 8008752:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008756:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800875a:	463a      	mov	r2, r7
 800875c:	4640      	mov	r0, r8
 800875e:	4798      	blx	r3
 8008760:	6923      	ldr	r3, [r4, #16]
 8008762:	3b01      	subs	r3, #1
 8008764:	6123      	str	r3, [r4, #16]
 8008766:	e7f0      	b.n	800874a <_scanf_float+0x2b6>
 8008768:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800876c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008770:	463a      	mov	r2, r7
 8008772:	4640      	mov	r0, r8
 8008774:	4798      	blx	r3
 8008776:	6923      	ldr	r3, [r4, #16]
 8008778:	3b01      	subs	r3, #1
 800877a:	6123      	str	r3, [r4, #16]
 800877c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008780:	fa5f fa8a 	uxtb.w	sl, sl
 8008784:	f1ba 0f02 	cmp.w	sl, #2
 8008788:	d1ee      	bne.n	8008768 <_scanf_float+0x2d4>
 800878a:	3d03      	subs	r5, #3
 800878c:	b2ed      	uxtb	r5, r5
 800878e:	1b76      	subs	r6, r6, r5
 8008790:	6823      	ldr	r3, [r4, #0]
 8008792:	05da      	lsls	r2, r3, #23
 8008794:	d530      	bpl.n	80087f8 <_scanf_float+0x364>
 8008796:	055b      	lsls	r3, r3, #21
 8008798:	d511      	bpl.n	80087be <_scanf_float+0x32a>
 800879a:	9b01      	ldr	r3, [sp, #4]
 800879c:	429e      	cmp	r6, r3
 800879e:	f67f aebc 	bls.w	800851a <_scanf_float+0x86>
 80087a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80087aa:	463a      	mov	r2, r7
 80087ac:	4640      	mov	r0, r8
 80087ae:	4798      	blx	r3
 80087b0:	6923      	ldr	r3, [r4, #16]
 80087b2:	3b01      	subs	r3, #1
 80087b4:	6123      	str	r3, [r4, #16]
 80087b6:	e7f0      	b.n	800879a <_scanf_float+0x306>
 80087b8:	46aa      	mov	sl, r5
 80087ba:	46b3      	mov	fp, r6
 80087bc:	e7de      	b.n	800877c <_scanf_float+0x2e8>
 80087be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80087c2:	6923      	ldr	r3, [r4, #16]
 80087c4:	2965      	cmp	r1, #101	@ 0x65
 80087c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80087ca:	f106 35ff 	add.w	r5, r6, #4294967295
 80087ce:	6123      	str	r3, [r4, #16]
 80087d0:	d00c      	beq.n	80087ec <_scanf_float+0x358>
 80087d2:	2945      	cmp	r1, #69	@ 0x45
 80087d4:	d00a      	beq.n	80087ec <_scanf_float+0x358>
 80087d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087da:	463a      	mov	r2, r7
 80087dc:	4640      	mov	r0, r8
 80087de:	4798      	blx	r3
 80087e0:	6923      	ldr	r3, [r4, #16]
 80087e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80087e6:	3b01      	subs	r3, #1
 80087e8:	1eb5      	subs	r5, r6, #2
 80087ea:	6123      	str	r3, [r4, #16]
 80087ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087f0:	463a      	mov	r2, r7
 80087f2:	4640      	mov	r0, r8
 80087f4:	4798      	blx	r3
 80087f6:	462e      	mov	r6, r5
 80087f8:	6822      	ldr	r2, [r4, #0]
 80087fa:	f012 0210 	ands.w	r2, r2, #16
 80087fe:	d001      	beq.n	8008804 <_scanf_float+0x370>
 8008800:	2000      	movs	r0, #0
 8008802:	e68b      	b.n	800851c <_scanf_float+0x88>
 8008804:	7032      	strb	r2, [r6, #0]
 8008806:	6823      	ldr	r3, [r4, #0]
 8008808:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800880c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008810:	d11c      	bne.n	800884c <_scanf_float+0x3b8>
 8008812:	9b02      	ldr	r3, [sp, #8]
 8008814:	454b      	cmp	r3, r9
 8008816:	eba3 0209 	sub.w	r2, r3, r9
 800881a:	d123      	bne.n	8008864 <_scanf_float+0x3d0>
 800881c:	9901      	ldr	r1, [sp, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	4640      	mov	r0, r8
 8008822:	f002 fc6d 	bl	800b100 <_strtod_r>
 8008826:	9b03      	ldr	r3, [sp, #12]
 8008828:	6821      	ldr	r1, [r4, #0]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f011 0f02 	tst.w	r1, #2
 8008830:	ec57 6b10 	vmov	r6, r7, d0
 8008834:	f103 0204 	add.w	r2, r3, #4
 8008838:	d01f      	beq.n	800887a <_scanf_float+0x3e6>
 800883a:	9903      	ldr	r1, [sp, #12]
 800883c:	600a      	str	r2, [r1, #0]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	e9c3 6700 	strd	r6, r7, [r3]
 8008844:	68e3      	ldr	r3, [r4, #12]
 8008846:	3301      	adds	r3, #1
 8008848:	60e3      	str	r3, [r4, #12]
 800884a:	e7d9      	b.n	8008800 <_scanf_float+0x36c>
 800884c:	9b04      	ldr	r3, [sp, #16]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d0e4      	beq.n	800881c <_scanf_float+0x388>
 8008852:	9905      	ldr	r1, [sp, #20]
 8008854:	230a      	movs	r3, #10
 8008856:	3101      	adds	r1, #1
 8008858:	4640      	mov	r0, r8
 800885a:	f002 fcd1 	bl	800b200 <_strtol_r>
 800885e:	9b04      	ldr	r3, [sp, #16]
 8008860:	9e05      	ldr	r6, [sp, #20]
 8008862:	1ac2      	subs	r2, r0, r3
 8008864:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008868:	429e      	cmp	r6, r3
 800886a:	bf28      	it	cs
 800886c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008870:	4910      	ldr	r1, [pc, #64]	@ (80088b4 <_scanf_float+0x420>)
 8008872:	4630      	mov	r0, r6
 8008874:	f000 f954 	bl	8008b20 <siprintf>
 8008878:	e7d0      	b.n	800881c <_scanf_float+0x388>
 800887a:	f011 0f04 	tst.w	r1, #4
 800887e:	9903      	ldr	r1, [sp, #12]
 8008880:	600a      	str	r2, [r1, #0]
 8008882:	d1dc      	bne.n	800883e <_scanf_float+0x3aa>
 8008884:	681d      	ldr	r5, [r3, #0]
 8008886:	4632      	mov	r2, r6
 8008888:	463b      	mov	r3, r7
 800888a:	4630      	mov	r0, r6
 800888c:	4639      	mov	r1, r7
 800888e:	f7f8 f96d 	bl	8000b6c <__aeabi_dcmpun>
 8008892:	b128      	cbz	r0, 80088a0 <_scanf_float+0x40c>
 8008894:	4808      	ldr	r0, [pc, #32]	@ (80088b8 <_scanf_float+0x424>)
 8008896:	f000 fae1 	bl	8008e5c <nanf>
 800889a:	ed85 0a00 	vstr	s0, [r5]
 800889e:	e7d1      	b.n	8008844 <_scanf_float+0x3b0>
 80088a0:	4630      	mov	r0, r6
 80088a2:	4639      	mov	r1, r7
 80088a4:	f7f8 f9c0 	bl	8000c28 <__aeabi_d2f>
 80088a8:	6028      	str	r0, [r5, #0]
 80088aa:	e7cb      	b.n	8008844 <_scanf_float+0x3b0>
 80088ac:	f04f 0900 	mov.w	r9, #0
 80088b0:	e629      	b.n	8008506 <_scanf_float+0x72>
 80088b2:	bf00      	nop
 80088b4:	0800fc10 	.word	0x0800fc10
 80088b8:	0800ffa5 	.word	0x0800ffa5

080088bc <std>:
 80088bc:	2300      	movs	r3, #0
 80088be:	b510      	push	{r4, lr}
 80088c0:	4604      	mov	r4, r0
 80088c2:	e9c0 3300 	strd	r3, r3, [r0]
 80088c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80088ca:	6083      	str	r3, [r0, #8]
 80088cc:	8181      	strh	r1, [r0, #12]
 80088ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80088d0:	81c2      	strh	r2, [r0, #14]
 80088d2:	6183      	str	r3, [r0, #24]
 80088d4:	4619      	mov	r1, r3
 80088d6:	2208      	movs	r2, #8
 80088d8:	305c      	adds	r0, #92	@ 0x5c
 80088da:	f000 fa19 	bl	8008d10 <memset>
 80088de:	4b0d      	ldr	r3, [pc, #52]	@ (8008914 <std+0x58>)
 80088e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80088e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008918 <std+0x5c>)
 80088e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80088e6:	4b0d      	ldr	r3, [pc, #52]	@ (800891c <std+0x60>)
 80088e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80088ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008920 <std+0x64>)
 80088ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80088ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008924 <std+0x68>)
 80088f0:	6224      	str	r4, [r4, #32]
 80088f2:	429c      	cmp	r4, r3
 80088f4:	d006      	beq.n	8008904 <std+0x48>
 80088f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80088fa:	4294      	cmp	r4, r2
 80088fc:	d002      	beq.n	8008904 <std+0x48>
 80088fe:	33d0      	adds	r3, #208	@ 0xd0
 8008900:	429c      	cmp	r4, r3
 8008902:	d105      	bne.n	8008910 <std+0x54>
 8008904:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800890c:	f000 ba8c 	b.w	8008e28 <__retarget_lock_init_recursive>
 8008910:	bd10      	pop	{r4, pc}
 8008912:	bf00      	nop
 8008914:	08008b61 	.word	0x08008b61
 8008918:	08008b83 	.word	0x08008b83
 800891c:	08008bbb 	.word	0x08008bbb
 8008920:	08008bdf 	.word	0x08008bdf
 8008924:	200004e8 	.word	0x200004e8

08008928 <stdio_exit_handler>:
 8008928:	4a02      	ldr	r2, [pc, #8]	@ (8008934 <stdio_exit_handler+0xc>)
 800892a:	4903      	ldr	r1, [pc, #12]	@ (8008938 <stdio_exit_handler+0x10>)
 800892c:	4803      	ldr	r0, [pc, #12]	@ (800893c <stdio_exit_handler+0x14>)
 800892e:	f000 b869 	b.w	8008a04 <_fwalk_sglue>
 8008932:	bf00      	nop
 8008934:	20000040 	.word	0x20000040
 8008938:	0800b841 	.word	0x0800b841
 800893c:	20000050 	.word	0x20000050

08008940 <cleanup_stdio>:
 8008940:	6841      	ldr	r1, [r0, #4]
 8008942:	4b0c      	ldr	r3, [pc, #48]	@ (8008974 <cleanup_stdio+0x34>)
 8008944:	4299      	cmp	r1, r3
 8008946:	b510      	push	{r4, lr}
 8008948:	4604      	mov	r4, r0
 800894a:	d001      	beq.n	8008950 <cleanup_stdio+0x10>
 800894c:	f002 ff78 	bl	800b840 <_fflush_r>
 8008950:	68a1      	ldr	r1, [r4, #8]
 8008952:	4b09      	ldr	r3, [pc, #36]	@ (8008978 <cleanup_stdio+0x38>)
 8008954:	4299      	cmp	r1, r3
 8008956:	d002      	beq.n	800895e <cleanup_stdio+0x1e>
 8008958:	4620      	mov	r0, r4
 800895a:	f002 ff71 	bl	800b840 <_fflush_r>
 800895e:	68e1      	ldr	r1, [r4, #12]
 8008960:	4b06      	ldr	r3, [pc, #24]	@ (800897c <cleanup_stdio+0x3c>)
 8008962:	4299      	cmp	r1, r3
 8008964:	d004      	beq.n	8008970 <cleanup_stdio+0x30>
 8008966:	4620      	mov	r0, r4
 8008968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800896c:	f002 bf68 	b.w	800b840 <_fflush_r>
 8008970:	bd10      	pop	{r4, pc}
 8008972:	bf00      	nop
 8008974:	200004e8 	.word	0x200004e8
 8008978:	20000550 	.word	0x20000550
 800897c:	200005b8 	.word	0x200005b8

08008980 <global_stdio_init.part.0>:
 8008980:	b510      	push	{r4, lr}
 8008982:	4b0b      	ldr	r3, [pc, #44]	@ (80089b0 <global_stdio_init.part.0+0x30>)
 8008984:	4c0b      	ldr	r4, [pc, #44]	@ (80089b4 <global_stdio_init.part.0+0x34>)
 8008986:	4a0c      	ldr	r2, [pc, #48]	@ (80089b8 <global_stdio_init.part.0+0x38>)
 8008988:	601a      	str	r2, [r3, #0]
 800898a:	4620      	mov	r0, r4
 800898c:	2200      	movs	r2, #0
 800898e:	2104      	movs	r1, #4
 8008990:	f7ff ff94 	bl	80088bc <std>
 8008994:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008998:	2201      	movs	r2, #1
 800899a:	2109      	movs	r1, #9
 800899c:	f7ff ff8e 	bl	80088bc <std>
 80089a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80089a4:	2202      	movs	r2, #2
 80089a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089aa:	2112      	movs	r1, #18
 80089ac:	f7ff bf86 	b.w	80088bc <std>
 80089b0:	20000620 	.word	0x20000620
 80089b4:	200004e8 	.word	0x200004e8
 80089b8:	08008929 	.word	0x08008929

080089bc <__sfp_lock_acquire>:
 80089bc:	4801      	ldr	r0, [pc, #4]	@ (80089c4 <__sfp_lock_acquire+0x8>)
 80089be:	f000 ba34 	b.w	8008e2a <__retarget_lock_acquire_recursive>
 80089c2:	bf00      	nop
 80089c4:	20000629 	.word	0x20000629

080089c8 <__sfp_lock_release>:
 80089c8:	4801      	ldr	r0, [pc, #4]	@ (80089d0 <__sfp_lock_release+0x8>)
 80089ca:	f000 ba2f 	b.w	8008e2c <__retarget_lock_release_recursive>
 80089ce:	bf00      	nop
 80089d0:	20000629 	.word	0x20000629

080089d4 <__sinit>:
 80089d4:	b510      	push	{r4, lr}
 80089d6:	4604      	mov	r4, r0
 80089d8:	f7ff fff0 	bl	80089bc <__sfp_lock_acquire>
 80089dc:	6a23      	ldr	r3, [r4, #32]
 80089de:	b11b      	cbz	r3, 80089e8 <__sinit+0x14>
 80089e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e4:	f7ff bff0 	b.w	80089c8 <__sfp_lock_release>
 80089e8:	4b04      	ldr	r3, [pc, #16]	@ (80089fc <__sinit+0x28>)
 80089ea:	6223      	str	r3, [r4, #32]
 80089ec:	4b04      	ldr	r3, [pc, #16]	@ (8008a00 <__sinit+0x2c>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1f5      	bne.n	80089e0 <__sinit+0xc>
 80089f4:	f7ff ffc4 	bl	8008980 <global_stdio_init.part.0>
 80089f8:	e7f2      	b.n	80089e0 <__sinit+0xc>
 80089fa:	bf00      	nop
 80089fc:	08008941 	.word	0x08008941
 8008a00:	20000620 	.word	0x20000620

08008a04 <_fwalk_sglue>:
 8008a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a08:	4607      	mov	r7, r0
 8008a0a:	4688      	mov	r8, r1
 8008a0c:	4614      	mov	r4, r2
 8008a0e:	2600      	movs	r6, #0
 8008a10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a14:	f1b9 0901 	subs.w	r9, r9, #1
 8008a18:	d505      	bpl.n	8008a26 <_fwalk_sglue+0x22>
 8008a1a:	6824      	ldr	r4, [r4, #0]
 8008a1c:	2c00      	cmp	r4, #0
 8008a1e:	d1f7      	bne.n	8008a10 <_fwalk_sglue+0xc>
 8008a20:	4630      	mov	r0, r6
 8008a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a26:	89ab      	ldrh	r3, [r5, #12]
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d907      	bls.n	8008a3c <_fwalk_sglue+0x38>
 8008a2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a30:	3301      	adds	r3, #1
 8008a32:	d003      	beq.n	8008a3c <_fwalk_sglue+0x38>
 8008a34:	4629      	mov	r1, r5
 8008a36:	4638      	mov	r0, r7
 8008a38:	47c0      	blx	r8
 8008a3a:	4306      	orrs	r6, r0
 8008a3c:	3568      	adds	r5, #104	@ 0x68
 8008a3e:	e7e9      	b.n	8008a14 <_fwalk_sglue+0x10>

08008a40 <iprintf>:
 8008a40:	b40f      	push	{r0, r1, r2, r3}
 8008a42:	b507      	push	{r0, r1, r2, lr}
 8008a44:	4906      	ldr	r1, [pc, #24]	@ (8008a60 <iprintf+0x20>)
 8008a46:	ab04      	add	r3, sp, #16
 8008a48:	6808      	ldr	r0, [r1, #0]
 8008a4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a4e:	6881      	ldr	r1, [r0, #8]
 8008a50:	9301      	str	r3, [sp, #4]
 8008a52:	f002 fd59 	bl	800b508 <_vfiprintf_r>
 8008a56:	b003      	add	sp, #12
 8008a58:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a5c:	b004      	add	sp, #16
 8008a5e:	4770      	bx	lr
 8008a60:	2000004c 	.word	0x2000004c

08008a64 <_puts_r>:
 8008a64:	6a03      	ldr	r3, [r0, #32]
 8008a66:	b570      	push	{r4, r5, r6, lr}
 8008a68:	6884      	ldr	r4, [r0, #8]
 8008a6a:	4605      	mov	r5, r0
 8008a6c:	460e      	mov	r6, r1
 8008a6e:	b90b      	cbnz	r3, 8008a74 <_puts_r+0x10>
 8008a70:	f7ff ffb0 	bl	80089d4 <__sinit>
 8008a74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a76:	07db      	lsls	r3, r3, #31
 8008a78:	d405      	bmi.n	8008a86 <_puts_r+0x22>
 8008a7a:	89a3      	ldrh	r3, [r4, #12]
 8008a7c:	0598      	lsls	r0, r3, #22
 8008a7e:	d402      	bmi.n	8008a86 <_puts_r+0x22>
 8008a80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a82:	f000 f9d2 	bl	8008e2a <__retarget_lock_acquire_recursive>
 8008a86:	89a3      	ldrh	r3, [r4, #12]
 8008a88:	0719      	lsls	r1, r3, #28
 8008a8a:	d502      	bpl.n	8008a92 <_puts_r+0x2e>
 8008a8c:	6923      	ldr	r3, [r4, #16]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d135      	bne.n	8008afe <_puts_r+0x9a>
 8008a92:	4621      	mov	r1, r4
 8008a94:	4628      	mov	r0, r5
 8008a96:	f000 f8e5 	bl	8008c64 <__swsetup_r>
 8008a9a:	b380      	cbz	r0, 8008afe <_puts_r+0x9a>
 8008a9c:	f04f 35ff 	mov.w	r5, #4294967295
 8008aa0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008aa2:	07da      	lsls	r2, r3, #31
 8008aa4:	d405      	bmi.n	8008ab2 <_puts_r+0x4e>
 8008aa6:	89a3      	ldrh	r3, [r4, #12]
 8008aa8:	059b      	lsls	r3, r3, #22
 8008aaa:	d402      	bmi.n	8008ab2 <_puts_r+0x4e>
 8008aac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008aae:	f000 f9bd 	bl	8008e2c <__retarget_lock_release_recursive>
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	bd70      	pop	{r4, r5, r6, pc}
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	da04      	bge.n	8008ac4 <_puts_r+0x60>
 8008aba:	69a2      	ldr	r2, [r4, #24]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	dc17      	bgt.n	8008af0 <_puts_r+0x8c>
 8008ac0:	290a      	cmp	r1, #10
 8008ac2:	d015      	beq.n	8008af0 <_puts_r+0x8c>
 8008ac4:	6823      	ldr	r3, [r4, #0]
 8008ac6:	1c5a      	adds	r2, r3, #1
 8008ac8:	6022      	str	r2, [r4, #0]
 8008aca:	7019      	strb	r1, [r3, #0]
 8008acc:	68a3      	ldr	r3, [r4, #8]
 8008ace:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	60a3      	str	r3, [r4, #8]
 8008ad6:	2900      	cmp	r1, #0
 8008ad8:	d1ed      	bne.n	8008ab6 <_puts_r+0x52>
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	da11      	bge.n	8008b02 <_puts_r+0x9e>
 8008ade:	4622      	mov	r2, r4
 8008ae0:	210a      	movs	r1, #10
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	f000 f87f 	bl	8008be6 <__swbuf_r>
 8008ae8:	3001      	adds	r0, #1
 8008aea:	d0d7      	beq.n	8008a9c <_puts_r+0x38>
 8008aec:	250a      	movs	r5, #10
 8008aee:	e7d7      	b.n	8008aa0 <_puts_r+0x3c>
 8008af0:	4622      	mov	r2, r4
 8008af2:	4628      	mov	r0, r5
 8008af4:	f000 f877 	bl	8008be6 <__swbuf_r>
 8008af8:	3001      	adds	r0, #1
 8008afa:	d1e7      	bne.n	8008acc <_puts_r+0x68>
 8008afc:	e7ce      	b.n	8008a9c <_puts_r+0x38>
 8008afe:	3e01      	subs	r6, #1
 8008b00:	e7e4      	b.n	8008acc <_puts_r+0x68>
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	1c5a      	adds	r2, r3, #1
 8008b06:	6022      	str	r2, [r4, #0]
 8008b08:	220a      	movs	r2, #10
 8008b0a:	701a      	strb	r2, [r3, #0]
 8008b0c:	e7ee      	b.n	8008aec <_puts_r+0x88>
	...

08008b10 <puts>:
 8008b10:	4b02      	ldr	r3, [pc, #8]	@ (8008b1c <puts+0xc>)
 8008b12:	4601      	mov	r1, r0
 8008b14:	6818      	ldr	r0, [r3, #0]
 8008b16:	f7ff bfa5 	b.w	8008a64 <_puts_r>
 8008b1a:	bf00      	nop
 8008b1c:	2000004c 	.word	0x2000004c

08008b20 <siprintf>:
 8008b20:	b40e      	push	{r1, r2, r3}
 8008b22:	b500      	push	{lr}
 8008b24:	b09c      	sub	sp, #112	@ 0x70
 8008b26:	ab1d      	add	r3, sp, #116	@ 0x74
 8008b28:	9002      	str	r0, [sp, #8]
 8008b2a:	9006      	str	r0, [sp, #24]
 8008b2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008b30:	4809      	ldr	r0, [pc, #36]	@ (8008b58 <siprintf+0x38>)
 8008b32:	9107      	str	r1, [sp, #28]
 8008b34:	9104      	str	r1, [sp, #16]
 8008b36:	4909      	ldr	r1, [pc, #36]	@ (8008b5c <siprintf+0x3c>)
 8008b38:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b3c:	9105      	str	r1, [sp, #20]
 8008b3e:	6800      	ldr	r0, [r0, #0]
 8008b40:	9301      	str	r3, [sp, #4]
 8008b42:	a902      	add	r1, sp, #8
 8008b44:	f002 fbba 	bl	800b2bc <_svfiprintf_r>
 8008b48:	9b02      	ldr	r3, [sp, #8]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	701a      	strb	r2, [r3, #0]
 8008b4e:	b01c      	add	sp, #112	@ 0x70
 8008b50:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b54:	b003      	add	sp, #12
 8008b56:	4770      	bx	lr
 8008b58:	2000004c 	.word	0x2000004c
 8008b5c:	ffff0208 	.word	0xffff0208

08008b60 <__sread>:
 8008b60:	b510      	push	{r4, lr}
 8008b62:	460c      	mov	r4, r1
 8008b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b68:	f000 f900 	bl	8008d6c <_read_r>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	bfab      	itete	ge
 8008b70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b72:	89a3      	ldrhlt	r3, [r4, #12]
 8008b74:	181b      	addge	r3, r3, r0
 8008b76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008b7a:	bfac      	ite	ge
 8008b7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008b7e:	81a3      	strhlt	r3, [r4, #12]
 8008b80:	bd10      	pop	{r4, pc}

08008b82 <__swrite>:
 8008b82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b86:	461f      	mov	r7, r3
 8008b88:	898b      	ldrh	r3, [r1, #12]
 8008b8a:	05db      	lsls	r3, r3, #23
 8008b8c:	4605      	mov	r5, r0
 8008b8e:	460c      	mov	r4, r1
 8008b90:	4616      	mov	r6, r2
 8008b92:	d505      	bpl.n	8008ba0 <__swrite+0x1e>
 8008b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b98:	2302      	movs	r3, #2
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f000 f8d4 	bl	8008d48 <_lseek_r>
 8008ba0:	89a3      	ldrh	r3, [r4, #12]
 8008ba2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ba6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008baa:	81a3      	strh	r3, [r4, #12]
 8008bac:	4632      	mov	r2, r6
 8008bae:	463b      	mov	r3, r7
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb6:	f000 b8fb 	b.w	8008db0 <_write_r>

08008bba <__sseek>:
 8008bba:	b510      	push	{r4, lr}
 8008bbc:	460c      	mov	r4, r1
 8008bbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc2:	f000 f8c1 	bl	8008d48 <_lseek_r>
 8008bc6:	1c43      	adds	r3, r0, #1
 8008bc8:	89a3      	ldrh	r3, [r4, #12]
 8008bca:	bf15      	itete	ne
 8008bcc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008bce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008bd2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bd6:	81a3      	strheq	r3, [r4, #12]
 8008bd8:	bf18      	it	ne
 8008bda:	81a3      	strhne	r3, [r4, #12]
 8008bdc:	bd10      	pop	{r4, pc}

08008bde <__sclose>:
 8008bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008be2:	f000 b8a1 	b.w	8008d28 <_close_r>

08008be6 <__swbuf_r>:
 8008be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be8:	460e      	mov	r6, r1
 8008bea:	4614      	mov	r4, r2
 8008bec:	4605      	mov	r5, r0
 8008bee:	b118      	cbz	r0, 8008bf8 <__swbuf_r+0x12>
 8008bf0:	6a03      	ldr	r3, [r0, #32]
 8008bf2:	b90b      	cbnz	r3, 8008bf8 <__swbuf_r+0x12>
 8008bf4:	f7ff feee 	bl	80089d4 <__sinit>
 8008bf8:	69a3      	ldr	r3, [r4, #24]
 8008bfa:	60a3      	str	r3, [r4, #8]
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	071a      	lsls	r2, r3, #28
 8008c00:	d501      	bpl.n	8008c06 <__swbuf_r+0x20>
 8008c02:	6923      	ldr	r3, [r4, #16]
 8008c04:	b943      	cbnz	r3, 8008c18 <__swbuf_r+0x32>
 8008c06:	4621      	mov	r1, r4
 8008c08:	4628      	mov	r0, r5
 8008c0a:	f000 f82b 	bl	8008c64 <__swsetup_r>
 8008c0e:	b118      	cbz	r0, 8008c18 <__swbuf_r+0x32>
 8008c10:	f04f 37ff 	mov.w	r7, #4294967295
 8008c14:	4638      	mov	r0, r7
 8008c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c18:	6823      	ldr	r3, [r4, #0]
 8008c1a:	6922      	ldr	r2, [r4, #16]
 8008c1c:	1a98      	subs	r0, r3, r2
 8008c1e:	6963      	ldr	r3, [r4, #20]
 8008c20:	b2f6      	uxtb	r6, r6
 8008c22:	4283      	cmp	r3, r0
 8008c24:	4637      	mov	r7, r6
 8008c26:	dc05      	bgt.n	8008c34 <__swbuf_r+0x4e>
 8008c28:	4621      	mov	r1, r4
 8008c2a:	4628      	mov	r0, r5
 8008c2c:	f002 fe08 	bl	800b840 <_fflush_r>
 8008c30:	2800      	cmp	r0, #0
 8008c32:	d1ed      	bne.n	8008c10 <__swbuf_r+0x2a>
 8008c34:	68a3      	ldr	r3, [r4, #8]
 8008c36:	3b01      	subs	r3, #1
 8008c38:	60a3      	str	r3, [r4, #8]
 8008c3a:	6823      	ldr	r3, [r4, #0]
 8008c3c:	1c5a      	adds	r2, r3, #1
 8008c3e:	6022      	str	r2, [r4, #0]
 8008c40:	701e      	strb	r6, [r3, #0]
 8008c42:	6962      	ldr	r2, [r4, #20]
 8008c44:	1c43      	adds	r3, r0, #1
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d004      	beq.n	8008c54 <__swbuf_r+0x6e>
 8008c4a:	89a3      	ldrh	r3, [r4, #12]
 8008c4c:	07db      	lsls	r3, r3, #31
 8008c4e:	d5e1      	bpl.n	8008c14 <__swbuf_r+0x2e>
 8008c50:	2e0a      	cmp	r6, #10
 8008c52:	d1df      	bne.n	8008c14 <__swbuf_r+0x2e>
 8008c54:	4621      	mov	r1, r4
 8008c56:	4628      	mov	r0, r5
 8008c58:	f002 fdf2 	bl	800b840 <_fflush_r>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d0d9      	beq.n	8008c14 <__swbuf_r+0x2e>
 8008c60:	e7d6      	b.n	8008c10 <__swbuf_r+0x2a>
	...

08008c64 <__swsetup_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4b29      	ldr	r3, [pc, #164]	@ (8008d0c <__swsetup_r+0xa8>)
 8008c68:	4605      	mov	r5, r0
 8008c6a:	6818      	ldr	r0, [r3, #0]
 8008c6c:	460c      	mov	r4, r1
 8008c6e:	b118      	cbz	r0, 8008c78 <__swsetup_r+0x14>
 8008c70:	6a03      	ldr	r3, [r0, #32]
 8008c72:	b90b      	cbnz	r3, 8008c78 <__swsetup_r+0x14>
 8008c74:	f7ff feae 	bl	80089d4 <__sinit>
 8008c78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c7c:	0719      	lsls	r1, r3, #28
 8008c7e:	d422      	bmi.n	8008cc6 <__swsetup_r+0x62>
 8008c80:	06da      	lsls	r2, r3, #27
 8008c82:	d407      	bmi.n	8008c94 <__swsetup_r+0x30>
 8008c84:	2209      	movs	r2, #9
 8008c86:	602a      	str	r2, [r5, #0]
 8008c88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c8c:	81a3      	strh	r3, [r4, #12]
 8008c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c92:	e033      	b.n	8008cfc <__swsetup_r+0x98>
 8008c94:	0758      	lsls	r0, r3, #29
 8008c96:	d512      	bpl.n	8008cbe <__swsetup_r+0x5a>
 8008c98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c9a:	b141      	cbz	r1, 8008cae <__swsetup_r+0x4a>
 8008c9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ca0:	4299      	cmp	r1, r3
 8008ca2:	d002      	beq.n	8008caa <__swsetup_r+0x46>
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	f000 ff2b 	bl	8009b00 <_free_r>
 8008caa:	2300      	movs	r3, #0
 8008cac:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cae:	89a3      	ldrh	r3, [r4, #12]
 8008cb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008cb4:	81a3      	strh	r3, [r4, #12]
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	6063      	str	r3, [r4, #4]
 8008cba:	6923      	ldr	r3, [r4, #16]
 8008cbc:	6023      	str	r3, [r4, #0]
 8008cbe:	89a3      	ldrh	r3, [r4, #12]
 8008cc0:	f043 0308 	orr.w	r3, r3, #8
 8008cc4:	81a3      	strh	r3, [r4, #12]
 8008cc6:	6923      	ldr	r3, [r4, #16]
 8008cc8:	b94b      	cbnz	r3, 8008cde <__swsetup_r+0x7a>
 8008cca:	89a3      	ldrh	r3, [r4, #12]
 8008ccc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cd4:	d003      	beq.n	8008cde <__swsetup_r+0x7a>
 8008cd6:	4621      	mov	r1, r4
 8008cd8:	4628      	mov	r0, r5
 8008cda:	f002 fdff 	bl	800b8dc <__smakebuf_r>
 8008cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ce2:	f013 0201 	ands.w	r2, r3, #1
 8008ce6:	d00a      	beq.n	8008cfe <__swsetup_r+0x9a>
 8008ce8:	2200      	movs	r2, #0
 8008cea:	60a2      	str	r2, [r4, #8]
 8008cec:	6962      	ldr	r2, [r4, #20]
 8008cee:	4252      	negs	r2, r2
 8008cf0:	61a2      	str	r2, [r4, #24]
 8008cf2:	6922      	ldr	r2, [r4, #16]
 8008cf4:	b942      	cbnz	r2, 8008d08 <__swsetup_r+0xa4>
 8008cf6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008cfa:	d1c5      	bne.n	8008c88 <__swsetup_r+0x24>
 8008cfc:	bd38      	pop	{r3, r4, r5, pc}
 8008cfe:	0799      	lsls	r1, r3, #30
 8008d00:	bf58      	it	pl
 8008d02:	6962      	ldrpl	r2, [r4, #20]
 8008d04:	60a2      	str	r2, [r4, #8]
 8008d06:	e7f4      	b.n	8008cf2 <__swsetup_r+0x8e>
 8008d08:	2000      	movs	r0, #0
 8008d0a:	e7f7      	b.n	8008cfc <__swsetup_r+0x98>
 8008d0c:	2000004c 	.word	0x2000004c

08008d10 <memset>:
 8008d10:	4402      	add	r2, r0
 8008d12:	4603      	mov	r3, r0
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d100      	bne.n	8008d1a <memset+0xa>
 8008d18:	4770      	bx	lr
 8008d1a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d1e:	e7f9      	b.n	8008d14 <memset+0x4>

08008d20 <_localeconv_r>:
 8008d20:	4800      	ldr	r0, [pc, #0]	@ (8008d24 <_localeconv_r+0x4>)
 8008d22:	4770      	bx	lr
 8008d24:	2000018c 	.word	0x2000018c

08008d28 <_close_r>:
 8008d28:	b538      	push	{r3, r4, r5, lr}
 8008d2a:	4d06      	ldr	r5, [pc, #24]	@ (8008d44 <_close_r+0x1c>)
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	4604      	mov	r4, r0
 8008d30:	4608      	mov	r0, r1
 8008d32:	602b      	str	r3, [r5, #0]
 8008d34:	f7f9 fcde 	bl	80026f4 <_close>
 8008d38:	1c43      	adds	r3, r0, #1
 8008d3a:	d102      	bne.n	8008d42 <_close_r+0x1a>
 8008d3c:	682b      	ldr	r3, [r5, #0]
 8008d3e:	b103      	cbz	r3, 8008d42 <_close_r+0x1a>
 8008d40:	6023      	str	r3, [r4, #0]
 8008d42:	bd38      	pop	{r3, r4, r5, pc}
 8008d44:	20000624 	.word	0x20000624

08008d48 <_lseek_r>:
 8008d48:	b538      	push	{r3, r4, r5, lr}
 8008d4a:	4d07      	ldr	r5, [pc, #28]	@ (8008d68 <_lseek_r+0x20>)
 8008d4c:	4604      	mov	r4, r0
 8008d4e:	4608      	mov	r0, r1
 8008d50:	4611      	mov	r1, r2
 8008d52:	2200      	movs	r2, #0
 8008d54:	602a      	str	r2, [r5, #0]
 8008d56:	461a      	mov	r2, r3
 8008d58:	f7f9 fcf3 	bl	8002742 <_lseek>
 8008d5c:	1c43      	adds	r3, r0, #1
 8008d5e:	d102      	bne.n	8008d66 <_lseek_r+0x1e>
 8008d60:	682b      	ldr	r3, [r5, #0]
 8008d62:	b103      	cbz	r3, 8008d66 <_lseek_r+0x1e>
 8008d64:	6023      	str	r3, [r4, #0]
 8008d66:	bd38      	pop	{r3, r4, r5, pc}
 8008d68:	20000624 	.word	0x20000624

08008d6c <_read_r>:
 8008d6c:	b538      	push	{r3, r4, r5, lr}
 8008d6e:	4d07      	ldr	r5, [pc, #28]	@ (8008d8c <_read_r+0x20>)
 8008d70:	4604      	mov	r4, r0
 8008d72:	4608      	mov	r0, r1
 8008d74:	4611      	mov	r1, r2
 8008d76:	2200      	movs	r2, #0
 8008d78:	602a      	str	r2, [r5, #0]
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	f7f9 fc81 	bl	8002682 <_read>
 8008d80:	1c43      	adds	r3, r0, #1
 8008d82:	d102      	bne.n	8008d8a <_read_r+0x1e>
 8008d84:	682b      	ldr	r3, [r5, #0]
 8008d86:	b103      	cbz	r3, 8008d8a <_read_r+0x1e>
 8008d88:	6023      	str	r3, [r4, #0]
 8008d8a:	bd38      	pop	{r3, r4, r5, pc}
 8008d8c:	20000624 	.word	0x20000624

08008d90 <_sbrk_r>:
 8008d90:	b538      	push	{r3, r4, r5, lr}
 8008d92:	4d06      	ldr	r5, [pc, #24]	@ (8008dac <_sbrk_r+0x1c>)
 8008d94:	2300      	movs	r3, #0
 8008d96:	4604      	mov	r4, r0
 8008d98:	4608      	mov	r0, r1
 8008d9a:	602b      	str	r3, [r5, #0]
 8008d9c:	f7f9 fcde 	bl	800275c <_sbrk>
 8008da0:	1c43      	adds	r3, r0, #1
 8008da2:	d102      	bne.n	8008daa <_sbrk_r+0x1a>
 8008da4:	682b      	ldr	r3, [r5, #0]
 8008da6:	b103      	cbz	r3, 8008daa <_sbrk_r+0x1a>
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	bd38      	pop	{r3, r4, r5, pc}
 8008dac:	20000624 	.word	0x20000624

08008db0 <_write_r>:
 8008db0:	b538      	push	{r3, r4, r5, lr}
 8008db2:	4d07      	ldr	r5, [pc, #28]	@ (8008dd0 <_write_r+0x20>)
 8008db4:	4604      	mov	r4, r0
 8008db6:	4608      	mov	r0, r1
 8008db8:	4611      	mov	r1, r2
 8008dba:	2200      	movs	r2, #0
 8008dbc:	602a      	str	r2, [r5, #0]
 8008dbe:	461a      	mov	r2, r3
 8008dc0:	f7f9 fc7c 	bl	80026bc <_write>
 8008dc4:	1c43      	adds	r3, r0, #1
 8008dc6:	d102      	bne.n	8008dce <_write_r+0x1e>
 8008dc8:	682b      	ldr	r3, [r5, #0]
 8008dca:	b103      	cbz	r3, 8008dce <_write_r+0x1e>
 8008dcc:	6023      	str	r3, [r4, #0]
 8008dce:	bd38      	pop	{r3, r4, r5, pc}
 8008dd0:	20000624 	.word	0x20000624

08008dd4 <__errno>:
 8008dd4:	4b01      	ldr	r3, [pc, #4]	@ (8008ddc <__errno+0x8>)
 8008dd6:	6818      	ldr	r0, [r3, #0]
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	2000004c 	.word	0x2000004c

08008de0 <__libc_init_array>:
 8008de0:	b570      	push	{r4, r5, r6, lr}
 8008de2:	4d0d      	ldr	r5, [pc, #52]	@ (8008e18 <__libc_init_array+0x38>)
 8008de4:	4c0d      	ldr	r4, [pc, #52]	@ (8008e1c <__libc_init_array+0x3c>)
 8008de6:	1b64      	subs	r4, r4, r5
 8008de8:	10a4      	asrs	r4, r4, #2
 8008dea:	2600      	movs	r6, #0
 8008dec:	42a6      	cmp	r6, r4
 8008dee:	d109      	bne.n	8008e04 <__libc_init_array+0x24>
 8008df0:	4d0b      	ldr	r5, [pc, #44]	@ (8008e20 <__libc_init_array+0x40>)
 8008df2:	4c0c      	ldr	r4, [pc, #48]	@ (8008e24 <__libc_init_array+0x44>)
 8008df4:	f003 fa22 	bl	800c23c <_init>
 8008df8:	1b64      	subs	r4, r4, r5
 8008dfa:	10a4      	asrs	r4, r4, #2
 8008dfc:	2600      	movs	r6, #0
 8008dfe:	42a6      	cmp	r6, r4
 8008e00:	d105      	bne.n	8008e0e <__libc_init_array+0x2e>
 8008e02:	bd70      	pop	{r4, r5, r6, pc}
 8008e04:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e08:	4798      	blx	r3
 8008e0a:	3601      	adds	r6, #1
 8008e0c:	e7ee      	b.n	8008dec <__libc_init_array+0xc>
 8008e0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e12:	4798      	blx	r3
 8008e14:	3601      	adds	r6, #1
 8008e16:	e7f2      	b.n	8008dfe <__libc_init_array+0x1e>
 8008e18:	08010010 	.word	0x08010010
 8008e1c:	08010010 	.word	0x08010010
 8008e20:	08010010 	.word	0x08010010
 8008e24:	08010014 	.word	0x08010014

08008e28 <__retarget_lock_init_recursive>:
 8008e28:	4770      	bx	lr

08008e2a <__retarget_lock_acquire_recursive>:
 8008e2a:	4770      	bx	lr

08008e2c <__retarget_lock_release_recursive>:
 8008e2c:	4770      	bx	lr

08008e2e <strcpy>:
 8008e2e:	4603      	mov	r3, r0
 8008e30:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e34:	f803 2b01 	strb.w	r2, [r3], #1
 8008e38:	2a00      	cmp	r2, #0
 8008e3a:	d1f9      	bne.n	8008e30 <strcpy+0x2>
 8008e3c:	4770      	bx	lr

08008e3e <memcpy>:
 8008e3e:	440a      	add	r2, r1
 8008e40:	4291      	cmp	r1, r2
 8008e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e46:	d100      	bne.n	8008e4a <memcpy+0xc>
 8008e48:	4770      	bx	lr
 8008e4a:	b510      	push	{r4, lr}
 8008e4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e54:	4291      	cmp	r1, r2
 8008e56:	d1f9      	bne.n	8008e4c <memcpy+0xe>
 8008e58:	bd10      	pop	{r4, pc}
	...

08008e5c <nanf>:
 8008e5c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008e64 <nanf+0x8>
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	7fc00000 	.word	0x7fc00000

08008e68 <quorem>:
 8008e68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e6c:	6903      	ldr	r3, [r0, #16]
 8008e6e:	690c      	ldr	r4, [r1, #16]
 8008e70:	42a3      	cmp	r3, r4
 8008e72:	4607      	mov	r7, r0
 8008e74:	db7e      	blt.n	8008f74 <quorem+0x10c>
 8008e76:	3c01      	subs	r4, #1
 8008e78:	f101 0814 	add.w	r8, r1, #20
 8008e7c:	00a3      	lsls	r3, r4, #2
 8008e7e:	f100 0514 	add.w	r5, r0, #20
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e88:	9301      	str	r3, [sp, #4]
 8008e8a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e92:	3301      	adds	r3, #1
 8008e94:	429a      	cmp	r2, r3
 8008e96:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e9a:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e9e:	d32e      	bcc.n	8008efe <quorem+0x96>
 8008ea0:	f04f 0a00 	mov.w	sl, #0
 8008ea4:	46c4      	mov	ip, r8
 8008ea6:	46ae      	mov	lr, r5
 8008ea8:	46d3      	mov	fp, sl
 8008eaa:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008eae:	b298      	uxth	r0, r3
 8008eb0:	fb06 a000 	mla	r0, r6, r0, sl
 8008eb4:	0c02      	lsrs	r2, r0, #16
 8008eb6:	0c1b      	lsrs	r3, r3, #16
 8008eb8:	fb06 2303 	mla	r3, r6, r3, r2
 8008ebc:	f8de 2000 	ldr.w	r2, [lr]
 8008ec0:	b280      	uxth	r0, r0
 8008ec2:	b292      	uxth	r2, r2
 8008ec4:	1a12      	subs	r2, r2, r0
 8008ec6:	445a      	add	r2, fp
 8008ec8:	f8de 0000 	ldr.w	r0, [lr]
 8008ecc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008ed6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008eda:	b292      	uxth	r2, r2
 8008edc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008ee0:	45e1      	cmp	r9, ip
 8008ee2:	f84e 2b04 	str.w	r2, [lr], #4
 8008ee6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008eea:	d2de      	bcs.n	8008eaa <quorem+0x42>
 8008eec:	9b00      	ldr	r3, [sp, #0]
 8008eee:	58eb      	ldr	r3, [r5, r3]
 8008ef0:	b92b      	cbnz	r3, 8008efe <quorem+0x96>
 8008ef2:	9b01      	ldr	r3, [sp, #4]
 8008ef4:	3b04      	subs	r3, #4
 8008ef6:	429d      	cmp	r5, r3
 8008ef8:	461a      	mov	r2, r3
 8008efa:	d32f      	bcc.n	8008f5c <quorem+0xf4>
 8008efc:	613c      	str	r4, [r7, #16]
 8008efe:	4638      	mov	r0, r7
 8008f00:	f001 f90c 	bl	800a11c <__mcmp>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	db25      	blt.n	8008f54 <quorem+0xec>
 8008f08:	4629      	mov	r1, r5
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f10:	f8d1 c000 	ldr.w	ip, [r1]
 8008f14:	fa1f fe82 	uxth.w	lr, r2
 8008f18:	fa1f f38c 	uxth.w	r3, ip
 8008f1c:	eba3 030e 	sub.w	r3, r3, lr
 8008f20:	4403      	add	r3, r0
 8008f22:	0c12      	lsrs	r2, r2, #16
 8008f24:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008f28:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f32:	45c1      	cmp	r9, r8
 8008f34:	f841 3b04 	str.w	r3, [r1], #4
 8008f38:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008f3c:	d2e6      	bcs.n	8008f0c <quorem+0xa4>
 8008f3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f46:	b922      	cbnz	r2, 8008f52 <quorem+0xea>
 8008f48:	3b04      	subs	r3, #4
 8008f4a:	429d      	cmp	r5, r3
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	d30b      	bcc.n	8008f68 <quorem+0x100>
 8008f50:	613c      	str	r4, [r7, #16]
 8008f52:	3601      	adds	r6, #1
 8008f54:	4630      	mov	r0, r6
 8008f56:	b003      	add	sp, #12
 8008f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5c:	6812      	ldr	r2, [r2, #0]
 8008f5e:	3b04      	subs	r3, #4
 8008f60:	2a00      	cmp	r2, #0
 8008f62:	d1cb      	bne.n	8008efc <quorem+0x94>
 8008f64:	3c01      	subs	r4, #1
 8008f66:	e7c6      	b.n	8008ef6 <quorem+0x8e>
 8008f68:	6812      	ldr	r2, [r2, #0]
 8008f6a:	3b04      	subs	r3, #4
 8008f6c:	2a00      	cmp	r2, #0
 8008f6e:	d1ef      	bne.n	8008f50 <quorem+0xe8>
 8008f70:	3c01      	subs	r4, #1
 8008f72:	e7ea      	b.n	8008f4a <quorem+0xe2>
 8008f74:	2000      	movs	r0, #0
 8008f76:	e7ee      	b.n	8008f56 <quorem+0xee>

08008f78 <_dtoa_r>:
 8008f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f7c:	69c7      	ldr	r7, [r0, #28]
 8008f7e:	b099      	sub	sp, #100	@ 0x64
 8008f80:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008f84:	ec55 4b10 	vmov	r4, r5, d0
 8008f88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008f8a:	9109      	str	r1, [sp, #36]	@ 0x24
 8008f8c:	4683      	mov	fp, r0
 8008f8e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008f90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f92:	b97f      	cbnz	r7, 8008fb4 <_dtoa_r+0x3c>
 8008f94:	2010      	movs	r0, #16
 8008f96:	f7fe fd6f 	bl	8007a78 <malloc>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008fa0:	b920      	cbnz	r0, 8008fac <_dtoa_r+0x34>
 8008fa2:	4ba7      	ldr	r3, [pc, #668]	@ (8009240 <_dtoa_r+0x2c8>)
 8008fa4:	21ef      	movs	r1, #239	@ 0xef
 8008fa6:	48a7      	ldr	r0, [pc, #668]	@ (8009244 <_dtoa_r+0x2cc>)
 8008fa8:	f002 fd2a 	bl	800ba00 <__assert_func>
 8008fac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008fb0:	6007      	str	r7, [r0, #0]
 8008fb2:	60c7      	str	r7, [r0, #12]
 8008fb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008fb8:	6819      	ldr	r1, [r3, #0]
 8008fba:	b159      	cbz	r1, 8008fd4 <_dtoa_r+0x5c>
 8008fbc:	685a      	ldr	r2, [r3, #4]
 8008fbe:	604a      	str	r2, [r1, #4]
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	4093      	lsls	r3, r2
 8008fc4:	608b      	str	r3, [r1, #8]
 8008fc6:	4658      	mov	r0, fp
 8008fc8:	f000 fe24 	bl	8009c14 <_Bfree>
 8008fcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	601a      	str	r2, [r3, #0]
 8008fd4:	1e2b      	subs	r3, r5, #0
 8008fd6:	bfb9      	ittee	lt
 8008fd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008fdc:	9303      	strlt	r3, [sp, #12]
 8008fde:	2300      	movge	r3, #0
 8008fe0:	6033      	strge	r3, [r6, #0]
 8008fe2:	9f03      	ldr	r7, [sp, #12]
 8008fe4:	4b98      	ldr	r3, [pc, #608]	@ (8009248 <_dtoa_r+0x2d0>)
 8008fe6:	bfbc      	itt	lt
 8008fe8:	2201      	movlt	r2, #1
 8008fea:	6032      	strlt	r2, [r6, #0]
 8008fec:	43bb      	bics	r3, r7
 8008fee:	d112      	bne.n	8009016 <_dtoa_r+0x9e>
 8008ff0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008ff2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008ff6:	6013      	str	r3, [r2, #0]
 8008ff8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008ffc:	4323      	orrs	r3, r4
 8008ffe:	f000 854d 	beq.w	8009a9c <_dtoa_r+0xb24>
 8009002:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009004:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800925c <_dtoa_r+0x2e4>
 8009008:	2b00      	cmp	r3, #0
 800900a:	f000 854f 	beq.w	8009aac <_dtoa_r+0xb34>
 800900e:	f10a 0303 	add.w	r3, sl, #3
 8009012:	f000 bd49 	b.w	8009aa8 <_dtoa_r+0xb30>
 8009016:	ed9d 7b02 	vldr	d7, [sp, #8]
 800901a:	2200      	movs	r2, #0
 800901c:	ec51 0b17 	vmov	r0, r1, d7
 8009020:	2300      	movs	r3, #0
 8009022:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009026:	f7f7 fd6f 	bl	8000b08 <__aeabi_dcmpeq>
 800902a:	4680      	mov	r8, r0
 800902c:	b158      	cbz	r0, 8009046 <_dtoa_r+0xce>
 800902e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009030:	2301      	movs	r3, #1
 8009032:	6013      	str	r3, [r2, #0]
 8009034:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009036:	b113      	cbz	r3, 800903e <_dtoa_r+0xc6>
 8009038:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800903a:	4b84      	ldr	r3, [pc, #528]	@ (800924c <_dtoa_r+0x2d4>)
 800903c:	6013      	str	r3, [r2, #0]
 800903e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009260 <_dtoa_r+0x2e8>
 8009042:	f000 bd33 	b.w	8009aac <_dtoa_r+0xb34>
 8009046:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800904a:	aa16      	add	r2, sp, #88	@ 0x58
 800904c:	a917      	add	r1, sp, #92	@ 0x5c
 800904e:	4658      	mov	r0, fp
 8009050:	f001 f984 	bl	800a35c <__d2b>
 8009054:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009058:	4681      	mov	r9, r0
 800905a:	2e00      	cmp	r6, #0
 800905c:	d077      	beq.n	800914e <_dtoa_r+0x1d6>
 800905e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009060:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009068:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800906c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009070:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009074:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009078:	4619      	mov	r1, r3
 800907a:	2200      	movs	r2, #0
 800907c:	4b74      	ldr	r3, [pc, #464]	@ (8009250 <_dtoa_r+0x2d8>)
 800907e:	f7f7 f923 	bl	80002c8 <__aeabi_dsub>
 8009082:	a369      	add	r3, pc, #420	@ (adr r3, 8009228 <_dtoa_r+0x2b0>)
 8009084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009088:	f7f7 fad6 	bl	8000638 <__aeabi_dmul>
 800908c:	a368      	add	r3, pc, #416	@ (adr r3, 8009230 <_dtoa_r+0x2b8>)
 800908e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009092:	f7f7 f91b 	bl	80002cc <__adddf3>
 8009096:	4604      	mov	r4, r0
 8009098:	4630      	mov	r0, r6
 800909a:	460d      	mov	r5, r1
 800909c:	f7f7 fa62 	bl	8000564 <__aeabi_i2d>
 80090a0:	a365      	add	r3, pc, #404	@ (adr r3, 8009238 <_dtoa_r+0x2c0>)
 80090a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a6:	f7f7 fac7 	bl	8000638 <__aeabi_dmul>
 80090aa:	4602      	mov	r2, r0
 80090ac:	460b      	mov	r3, r1
 80090ae:	4620      	mov	r0, r4
 80090b0:	4629      	mov	r1, r5
 80090b2:	f7f7 f90b 	bl	80002cc <__adddf3>
 80090b6:	4604      	mov	r4, r0
 80090b8:	460d      	mov	r5, r1
 80090ba:	f7f7 fd6d 	bl	8000b98 <__aeabi_d2iz>
 80090be:	2200      	movs	r2, #0
 80090c0:	4607      	mov	r7, r0
 80090c2:	2300      	movs	r3, #0
 80090c4:	4620      	mov	r0, r4
 80090c6:	4629      	mov	r1, r5
 80090c8:	f7f7 fd28 	bl	8000b1c <__aeabi_dcmplt>
 80090cc:	b140      	cbz	r0, 80090e0 <_dtoa_r+0x168>
 80090ce:	4638      	mov	r0, r7
 80090d0:	f7f7 fa48 	bl	8000564 <__aeabi_i2d>
 80090d4:	4622      	mov	r2, r4
 80090d6:	462b      	mov	r3, r5
 80090d8:	f7f7 fd16 	bl	8000b08 <__aeabi_dcmpeq>
 80090dc:	b900      	cbnz	r0, 80090e0 <_dtoa_r+0x168>
 80090de:	3f01      	subs	r7, #1
 80090e0:	2f16      	cmp	r7, #22
 80090e2:	d851      	bhi.n	8009188 <_dtoa_r+0x210>
 80090e4:	4b5b      	ldr	r3, [pc, #364]	@ (8009254 <_dtoa_r+0x2dc>)
 80090e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80090ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090f2:	f7f7 fd13 	bl	8000b1c <__aeabi_dcmplt>
 80090f6:	2800      	cmp	r0, #0
 80090f8:	d048      	beq.n	800918c <_dtoa_r+0x214>
 80090fa:	3f01      	subs	r7, #1
 80090fc:	2300      	movs	r3, #0
 80090fe:	9312      	str	r3, [sp, #72]	@ 0x48
 8009100:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009102:	1b9b      	subs	r3, r3, r6
 8009104:	1e5a      	subs	r2, r3, #1
 8009106:	bf44      	itt	mi
 8009108:	f1c3 0801 	rsbmi	r8, r3, #1
 800910c:	2300      	movmi	r3, #0
 800910e:	9208      	str	r2, [sp, #32]
 8009110:	bf54      	ite	pl
 8009112:	f04f 0800 	movpl.w	r8, #0
 8009116:	9308      	strmi	r3, [sp, #32]
 8009118:	2f00      	cmp	r7, #0
 800911a:	db39      	blt.n	8009190 <_dtoa_r+0x218>
 800911c:	9b08      	ldr	r3, [sp, #32]
 800911e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009120:	443b      	add	r3, r7
 8009122:	9308      	str	r3, [sp, #32]
 8009124:	2300      	movs	r3, #0
 8009126:	930a      	str	r3, [sp, #40]	@ 0x28
 8009128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800912a:	2b09      	cmp	r3, #9
 800912c:	d864      	bhi.n	80091f8 <_dtoa_r+0x280>
 800912e:	2b05      	cmp	r3, #5
 8009130:	bfc4      	itt	gt
 8009132:	3b04      	subgt	r3, #4
 8009134:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009138:	f1a3 0302 	sub.w	r3, r3, #2
 800913c:	bfcc      	ite	gt
 800913e:	2400      	movgt	r4, #0
 8009140:	2401      	movle	r4, #1
 8009142:	2b03      	cmp	r3, #3
 8009144:	d863      	bhi.n	800920e <_dtoa_r+0x296>
 8009146:	e8df f003 	tbb	[pc, r3]
 800914a:	372a      	.short	0x372a
 800914c:	5535      	.short	0x5535
 800914e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009152:	441e      	add	r6, r3
 8009154:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009158:	2b20      	cmp	r3, #32
 800915a:	bfc1      	itttt	gt
 800915c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009160:	409f      	lslgt	r7, r3
 8009162:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009166:	fa24 f303 	lsrgt.w	r3, r4, r3
 800916a:	bfd6      	itet	le
 800916c:	f1c3 0320 	rsble	r3, r3, #32
 8009170:	ea47 0003 	orrgt.w	r0, r7, r3
 8009174:	fa04 f003 	lslle.w	r0, r4, r3
 8009178:	f7f7 f9e4 	bl	8000544 <__aeabi_ui2d>
 800917c:	2201      	movs	r2, #1
 800917e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009182:	3e01      	subs	r6, #1
 8009184:	9214      	str	r2, [sp, #80]	@ 0x50
 8009186:	e777      	b.n	8009078 <_dtoa_r+0x100>
 8009188:	2301      	movs	r3, #1
 800918a:	e7b8      	b.n	80090fe <_dtoa_r+0x186>
 800918c:	9012      	str	r0, [sp, #72]	@ 0x48
 800918e:	e7b7      	b.n	8009100 <_dtoa_r+0x188>
 8009190:	427b      	negs	r3, r7
 8009192:	930a      	str	r3, [sp, #40]	@ 0x28
 8009194:	2300      	movs	r3, #0
 8009196:	eba8 0807 	sub.w	r8, r8, r7
 800919a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800919c:	e7c4      	b.n	8009128 <_dtoa_r+0x1b0>
 800919e:	2300      	movs	r3, #0
 80091a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80091a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	dc35      	bgt.n	8009214 <_dtoa_r+0x29c>
 80091a8:	2301      	movs	r3, #1
 80091aa:	9300      	str	r3, [sp, #0]
 80091ac:	9307      	str	r3, [sp, #28]
 80091ae:	461a      	mov	r2, r3
 80091b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80091b2:	e00b      	b.n	80091cc <_dtoa_r+0x254>
 80091b4:	2301      	movs	r3, #1
 80091b6:	e7f3      	b.n	80091a0 <_dtoa_r+0x228>
 80091b8:	2300      	movs	r3, #0
 80091ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80091bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091be:	18fb      	adds	r3, r7, r3
 80091c0:	9300      	str	r3, [sp, #0]
 80091c2:	3301      	adds	r3, #1
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	9307      	str	r3, [sp, #28]
 80091c8:	bfb8      	it	lt
 80091ca:	2301      	movlt	r3, #1
 80091cc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80091d0:	2100      	movs	r1, #0
 80091d2:	2204      	movs	r2, #4
 80091d4:	f102 0514 	add.w	r5, r2, #20
 80091d8:	429d      	cmp	r5, r3
 80091da:	d91f      	bls.n	800921c <_dtoa_r+0x2a4>
 80091dc:	6041      	str	r1, [r0, #4]
 80091de:	4658      	mov	r0, fp
 80091e0:	f000 fcd8 	bl	8009b94 <_Balloc>
 80091e4:	4682      	mov	sl, r0
 80091e6:	2800      	cmp	r0, #0
 80091e8:	d13c      	bne.n	8009264 <_dtoa_r+0x2ec>
 80091ea:	4b1b      	ldr	r3, [pc, #108]	@ (8009258 <_dtoa_r+0x2e0>)
 80091ec:	4602      	mov	r2, r0
 80091ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80091f2:	e6d8      	b.n	8008fa6 <_dtoa_r+0x2e>
 80091f4:	2301      	movs	r3, #1
 80091f6:	e7e0      	b.n	80091ba <_dtoa_r+0x242>
 80091f8:	2401      	movs	r4, #1
 80091fa:	2300      	movs	r3, #0
 80091fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80091fe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009200:	f04f 33ff 	mov.w	r3, #4294967295
 8009204:	9300      	str	r3, [sp, #0]
 8009206:	9307      	str	r3, [sp, #28]
 8009208:	2200      	movs	r2, #0
 800920a:	2312      	movs	r3, #18
 800920c:	e7d0      	b.n	80091b0 <_dtoa_r+0x238>
 800920e:	2301      	movs	r3, #1
 8009210:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009212:	e7f5      	b.n	8009200 <_dtoa_r+0x288>
 8009214:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009216:	9300      	str	r3, [sp, #0]
 8009218:	9307      	str	r3, [sp, #28]
 800921a:	e7d7      	b.n	80091cc <_dtoa_r+0x254>
 800921c:	3101      	adds	r1, #1
 800921e:	0052      	lsls	r2, r2, #1
 8009220:	e7d8      	b.n	80091d4 <_dtoa_r+0x25c>
 8009222:	bf00      	nop
 8009224:	f3af 8000 	nop.w
 8009228:	636f4361 	.word	0x636f4361
 800922c:	3fd287a7 	.word	0x3fd287a7
 8009230:	8b60c8b3 	.word	0x8b60c8b3
 8009234:	3fc68a28 	.word	0x3fc68a28
 8009238:	509f79fb 	.word	0x509f79fb
 800923c:	3fd34413 	.word	0x3fd34413
 8009240:	0800fc22 	.word	0x0800fc22
 8009244:	0800fc39 	.word	0x0800fc39
 8009248:	7ff00000 	.word	0x7ff00000
 800924c:	0800fbed 	.word	0x0800fbed
 8009250:	3ff80000 	.word	0x3ff80000
 8009254:	0800fd30 	.word	0x0800fd30
 8009258:	0800fc91 	.word	0x0800fc91
 800925c:	0800fc1e 	.word	0x0800fc1e
 8009260:	0800fbec 	.word	0x0800fbec
 8009264:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009268:	6018      	str	r0, [r3, #0]
 800926a:	9b07      	ldr	r3, [sp, #28]
 800926c:	2b0e      	cmp	r3, #14
 800926e:	f200 80a4 	bhi.w	80093ba <_dtoa_r+0x442>
 8009272:	2c00      	cmp	r4, #0
 8009274:	f000 80a1 	beq.w	80093ba <_dtoa_r+0x442>
 8009278:	2f00      	cmp	r7, #0
 800927a:	dd33      	ble.n	80092e4 <_dtoa_r+0x36c>
 800927c:	4bad      	ldr	r3, [pc, #692]	@ (8009534 <_dtoa_r+0x5bc>)
 800927e:	f007 020f 	and.w	r2, r7, #15
 8009282:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009286:	ed93 7b00 	vldr	d7, [r3]
 800928a:	05f8      	lsls	r0, r7, #23
 800928c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009290:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009294:	d516      	bpl.n	80092c4 <_dtoa_r+0x34c>
 8009296:	4ba8      	ldr	r3, [pc, #672]	@ (8009538 <_dtoa_r+0x5c0>)
 8009298:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800929c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092a0:	f7f7 faf4 	bl	800088c <__aeabi_ddiv>
 80092a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092a8:	f004 040f 	and.w	r4, r4, #15
 80092ac:	2603      	movs	r6, #3
 80092ae:	4da2      	ldr	r5, [pc, #648]	@ (8009538 <_dtoa_r+0x5c0>)
 80092b0:	b954      	cbnz	r4, 80092c8 <_dtoa_r+0x350>
 80092b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092ba:	f7f7 fae7 	bl	800088c <__aeabi_ddiv>
 80092be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092c2:	e028      	b.n	8009316 <_dtoa_r+0x39e>
 80092c4:	2602      	movs	r6, #2
 80092c6:	e7f2      	b.n	80092ae <_dtoa_r+0x336>
 80092c8:	07e1      	lsls	r1, r4, #31
 80092ca:	d508      	bpl.n	80092de <_dtoa_r+0x366>
 80092cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092d4:	f7f7 f9b0 	bl	8000638 <__aeabi_dmul>
 80092d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092dc:	3601      	adds	r6, #1
 80092de:	1064      	asrs	r4, r4, #1
 80092e0:	3508      	adds	r5, #8
 80092e2:	e7e5      	b.n	80092b0 <_dtoa_r+0x338>
 80092e4:	f000 80d2 	beq.w	800948c <_dtoa_r+0x514>
 80092e8:	427c      	negs	r4, r7
 80092ea:	4b92      	ldr	r3, [pc, #584]	@ (8009534 <_dtoa_r+0x5bc>)
 80092ec:	4d92      	ldr	r5, [pc, #584]	@ (8009538 <_dtoa_r+0x5c0>)
 80092ee:	f004 020f 	and.w	r2, r4, #15
 80092f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092fe:	f7f7 f99b 	bl	8000638 <__aeabi_dmul>
 8009302:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009306:	1124      	asrs	r4, r4, #4
 8009308:	2300      	movs	r3, #0
 800930a:	2602      	movs	r6, #2
 800930c:	2c00      	cmp	r4, #0
 800930e:	f040 80b2 	bne.w	8009476 <_dtoa_r+0x4fe>
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1d3      	bne.n	80092be <_dtoa_r+0x346>
 8009316:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009318:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 80b7 	beq.w	8009490 <_dtoa_r+0x518>
 8009322:	4b86      	ldr	r3, [pc, #536]	@ (800953c <_dtoa_r+0x5c4>)
 8009324:	2200      	movs	r2, #0
 8009326:	4620      	mov	r0, r4
 8009328:	4629      	mov	r1, r5
 800932a:	f7f7 fbf7 	bl	8000b1c <__aeabi_dcmplt>
 800932e:	2800      	cmp	r0, #0
 8009330:	f000 80ae 	beq.w	8009490 <_dtoa_r+0x518>
 8009334:	9b07      	ldr	r3, [sp, #28]
 8009336:	2b00      	cmp	r3, #0
 8009338:	f000 80aa 	beq.w	8009490 <_dtoa_r+0x518>
 800933c:	9b00      	ldr	r3, [sp, #0]
 800933e:	2b00      	cmp	r3, #0
 8009340:	dd37      	ble.n	80093b2 <_dtoa_r+0x43a>
 8009342:	1e7b      	subs	r3, r7, #1
 8009344:	9304      	str	r3, [sp, #16]
 8009346:	4620      	mov	r0, r4
 8009348:	4b7d      	ldr	r3, [pc, #500]	@ (8009540 <_dtoa_r+0x5c8>)
 800934a:	2200      	movs	r2, #0
 800934c:	4629      	mov	r1, r5
 800934e:	f7f7 f973 	bl	8000638 <__aeabi_dmul>
 8009352:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009356:	9c00      	ldr	r4, [sp, #0]
 8009358:	3601      	adds	r6, #1
 800935a:	4630      	mov	r0, r6
 800935c:	f7f7 f902 	bl	8000564 <__aeabi_i2d>
 8009360:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009364:	f7f7 f968 	bl	8000638 <__aeabi_dmul>
 8009368:	4b76      	ldr	r3, [pc, #472]	@ (8009544 <_dtoa_r+0x5cc>)
 800936a:	2200      	movs	r2, #0
 800936c:	f7f6 ffae 	bl	80002cc <__adddf3>
 8009370:	4605      	mov	r5, r0
 8009372:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009376:	2c00      	cmp	r4, #0
 8009378:	f040 808d 	bne.w	8009496 <_dtoa_r+0x51e>
 800937c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009380:	4b71      	ldr	r3, [pc, #452]	@ (8009548 <_dtoa_r+0x5d0>)
 8009382:	2200      	movs	r2, #0
 8009384:	f7f6 ffa0 	bl	80002c8 <__aeabi_dsub>
 8009388:	4602      	mov	r2, r0
 800938a:	460b      	mov	r3, r1
 800938c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009390:	462a      	mov	r2, r5
 8009392:	4633      	mov	r3, r6
 8009394:	f7f7 fbe0 	bl	8000b58 <__aeabi_dcmpgt>
 8009398:	2800      	cmp	r0, #0
 800939a:	f040 828b 	bne.w	80098b4 <_dtoa_r+0x93c>
 800939e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093a2:	462a      	mov	r2, r5
 80093a4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80093a8:	f7f7 fbb8 	bl	8000b1c <__aeabi_dcmplt>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	f040 8128 	bne.w	8009602 <_dtoa_r+0x68a>
 80093b2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80093b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80093ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f2c0 815a 	blt.w	8009676 <_dtoa_r+0x6fe>
 80093c2:	2f0e      	cmp	r7, #14
 80093c4:	f300 8157 	bgt.w	8009676 <_dtoa_r+0x6fe>
 80093c8:	4b5a      	ldr	r3, [pc, #360]	@ (8009534 <_dtoa_r+0x5bc>)
 80093ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80093ce:	ed93 7b00 	vldr	d7, [r3]
 80093d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	ed8d 7b00 	vstr	d7, [sp]
 80093da:	da03      	bge.n	80093e4 <_dtoa_r+0x46c>
 80093dc:	9b07      	ldr	r3, [sp, #28]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f340 8101 	ble.w	80095e6 <_dtoa_r+0x66e>
 80093e4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80093e8:	4656      	mov	r6, sl
 80093ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093ee:	4620      	mov	r0, r4
 80093f0:	4629      	mov	r1, r5
 80093f2:	f7f7 fa4b 	bl	800088c <__aeabi_ddiv>
 80093f6:	f7f7 fbcf 	bl	8000b98 <__aeabi_d2iz>
 80093fa:	4680      	mov	r8, r0
 80093fc:	f7f7 f8b2 	bl	8000564 <__aeabi_i2d>
 8009400:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009404:	f7f7 f918 	bl	8000638 <__aeabi_dmul>
 8009408:	4602      	mov	r2, r0
 800940a:	460b      	mov	r3, r1
 800940c:	4620      	mov	r0, r4
 800940e:	4629      	mov	r1, r5
 8009410:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009414:	f7f6 ff58 	bl	80002c8 <__aeabi_dsub>
 8009418:	f806 4b01 	strb.w	r4, [r6], #1
 800941c:	9d07      	ldr	r5, [sp, #28]
 800941e:	eba6 040a 	sub.w	r4, r6, sl
 8009422:	42a5      	cmp	r5, r4
 8009424:	4602      	mov	r2, r0
 8009426:	460b      	mov	r3, r1
 8009428:	f040 8117 	bne.w	800965a <_dtoa_r+0x6e2>
 800942c:	f7f6 ff4e 	bl	80002cc <__adddf3>
 8009430:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009434:	4604      	mov	r4, r0
 8009436:	460d      	mov	r5, r1
 8009438:	f7f7 fb8e 	bl	8000b58 <__aeabi_dcmpgt>
 800943c:	2800      	cmp	r0, #0
 800943e:	f040 80f9 	bne.w	8009634 <_dtoa_r+0x6bc>
 8009442:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009446:	4620      	mov	r0, r4
 8009448:	4629      	mov	r1, r5
 800944a:	f7f7 fb5d 	bl	8000b08 <__aeabi_dcmpeq>
 800944e:	b118      	cbz	r0, 8009458 <_dtoa_r+0x4e0>
 8009450:	f018 0f01 	tst.w	r8, #1
 8009454:	f040 80ee 	bne.w	8009634 <_dtoa_r+0x6bc>
 8009458:	4649      	mov	r1, r9
 800945a:	4658      	mov	r0, fp
 800945c:	f000 fbda 	bl	8009c14 <_Bfree>
 8009460:	2300      	movs	r3, #0
 8009462:	7033      	strb	r3, [r6, #0]
 8009464:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009466:	3701      	adds	r7, #1
 8009468:	601f      	str	r7, [r3, #0]
 800946a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800946c:	2b00      	cmp	r3, #0
 800946e:	f000 831d 	beq.w	8009aac <_dtoa_r+0xb34>
 8009472:	601e      	str	r6, [r3, #0]
 8009474:	e31a      	b.n	8009aac <_dtoa_r+0xb34>
 8009476:	07e2      	lsls	r2, r4, #31
 8009478:	d505      	bpl.n	8009486 <_dtoa_r+0x50e>
 800947a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800947e:	f7f7 f8db 	bl	8000638 <__aeabi_dmul>
 8009482:	3601      	adds	r6, #1
 8009484:	2301      	movs	r3, #1
 8009486:	1064      	asrs	r4, r4, #1
 8009488:	3508      	adds	r5, #8
 800948a:	e73f      	b.n	800930c <_dtoa_r+0x394>
 800948c:	2602      	movs	r6, #2
 800948e:	e742      	b.n	8009316 <_dtoa_r+0x39e>
 8009490:	9c07      	ldr	r4, [sp, #28]
 8009492:	9704      	str	r7, [sp, #16]
 8009494:	e761      	b.n	800935a <_dtoa_r+0x3e2>
 8009496:	4b27      	ldr	r3, [pc, #156]	@ (8009534 <_dtoa_r+0x5bc>)
 8009498:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800949a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800949e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80094a2:	4454      	add	r4, sl
 80094a4:	2900      	cmp	r1, #0
 80094a6:	d053      	beq.n	8009550 <_dtoa_r+0x5d8>
 80094a8:	4928      	ldr	r1, [pc, #160]	@ (800954c <_dtoa_r+0x5d4>)
 80094aa:	2000      	movs	r0, #0
 80094ac:	f7f7 f9ee 	bl	800088c <__aeabi_ddiv>
 80094b0:	4633      	mov	r3, r6
 80094b2:	462a      	mov	r2, r5
 80094b4:	f7f6 ff08 	bl	80002c8 <__aeabi_dsub>
 80094b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80094bc:	4656      	mov	r6, sl
 80094be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094c2:	f7f7 fb69 	bl	8000b98 <__aeabi_d2iz>
 80094c6:	4605      	mov	r5, r0
 80094c8:	f7f7 f84c 	bl	8000564 <__aeabi_i2d>
 80094cc:	4602      	mov	r2, r0
 80094ce:	460b      	mov	r3, r1
 80094d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094d4:	f7f6 fef8 	bl	80002c8 <__aeabi_dsub>
 80094d8:	3530      	adds	r5, #48	@ 0x30
 80094da:	4602      	mov	r2, r0
 80094dc:	460b      	mov	r3, r1
 80094de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80094e2:	f806 5b01 	strb.w	r5, [r6], #1
 80094e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80094ea:	f7f7 fb17 	bl	8000b1c <__aeabi_dcmplt>
 80094ee:	2800      	cmp	r0, #0
 80094f0:	d171      	bne.n	80095d6 <_dtoa_r+0x65e>
 80094f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80094f6:	4911      	ldr	r1, [pc, #68]	@ (800953c <_dtoa_r+0x5c4>)
 80094f8:	2000      	movs	r0, #0
 80094fa:	f7f6 fee5 	bl	80002c8 <__aeabi_dsub>
 80094fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009502:	f7f7 fb0b 	bl	8000b1c <__aeabi_dcmplt>
 8009506:	2800      	cmp	r0, #0
 8009508:	f040 8095 	bne.w	8009636 <_dtoa_r+0x6be>
 800950c:	42a6      	cmp	r6, r4
 800950e:	f43f af50 	beq.w	80093b2 <_dtoa_r+0x43a>
 8009512:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009516:	4b0a      	ldr	r3, [pc, #40]	@ (8009540 <_dtoa_r+0x5c8>)
 8009518:	2200      	movs	r2, #0
 800951a:	f7f7 f88d 	bl	8000638 <__aeabi_dmul>
 800951e:	4b08      	ldr	r3, [pc, #32]	@ (8009540 <_dtoa_r+0x5c8>)
 8009520:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009524:	2200      	movs	r2, #0
 8009526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800952a:	f7f7 f885 	bl	8000638 <__aeabi_dmul>
 800952e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009532:	e7c4      	b.n	80094be <_dtoa_r+0x546>
 8009534:	0800fd30 	.word	0x0800fd30
 8009538:	0800fd08 	.word	0x0800fd08
 800953c:	3ff00000 	.word	0x3ff00000
 8009540:	40240000 	.word	0x40240000
 8009544:	401c0000 	.word	0x401c0000
 8009548:	40140000 	.word	0x40140000
 800954c:	3fe00000 	.word	0x3fe00000
 8009550:	4631      	mov	r1, r6
 8009552:	4628      	mov	r0, r5
 8009554:	f7f7 f870 	bl	8000638 <__aeabi_dmul>
 8009558:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800955c:	9415      	str	r4, [sp, #84]	@ 0x54
 800955e:	4656      	mov	r6, sl
 8009560:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009564:	f7f7 fb18 	bl	8000b98 <__aeabi_d2iz>
 8009568:	4605      	mov	r5, r0
 800956a:	f7f6 fffb 	bl	8000564 <__aeabi_i2d>
 800956e:	4602      	mov	r2, r0
 8009570:	460b      	mov	r3, r1
 8009572:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009576:	f7f6 fea7 	bl	80002c8 <__aeabi_dsub>
 800957a:	3530      	adds	r5, #48	@ 0x30
 800957c:	f806 5b01 	strb.w	r5, [r6], #1
 8009580:	4602      	mov	r2, r0
 8009582:	460b      	mov	r3, r1
 8009584:	42a6      	cmp	r6, r4
 8009586:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800958a:	f04f 0200 	mov.w	r2, #0
 800958e:	d124      	bne.n	80095da <_dtoa_r+0x662>
 8009590:	4bac      	ldr	r3, [pc, #688]	@ (8009844 <_dtoa_r+0x8cc>)
 8009592:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009596:	f7f6 fe99 	bl	80002cc <__adddf3>
 800959a:	4602      	mov	r2, r0
 800959c:	460b      	mov	r3, r1
 800959e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095a2:	f7f7 fad9 	bl	8000b58 <__aeabi_dcmpgt>
 80095a6:	2800      	cmp	r0, #0
 80095a8:	d145      	bne.n	8009636 <_dtoa_r+0x6be>
 80095aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80095ae:	49a5      	ldr	r1, [pc, #660]	@ (8009844 <_dtoa_r+0x8cc>)
 80095b0:	2000      	movs	r0, #0
 80095b2:	f7f6 fe89 	bl	80002c8 <__aeabi_dsub>
 80095b6:	4602      	mov	r2, r0
 80095b8:	460b      	mov	r3, r1
 80095ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095be:	f7f7 faad 	bl	8000b1c <__aeabi_dcmplt>
 80095c2:	2800      	cmp	r0, #0
 80095c4:	f43f aef5 	beq.w	80093b2 <_dtoa_r+0x43a>
 80095c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80095ca:	1e73      	subs	r3, r6, #1
 80095cc:	9315      	str	r3, [sp, #84]	@ 0x54
 80095ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80095d2:	2b30      	cmp	r3, #48	@ 0x30
 80095d4:	d0f8      	beq.n	80095c8 <_dtoa_r+0x650>
 80095d6:	9f04      	ldr	r7, [sp, #16]
 80095d8:	e73e      	b.n	8009458 <_dtoa_r+0x4e0>
 80095da:	4b9b      	ldr	r3, [pc, #620]	@ (8009848 <_dtoa_r+0x8d0>)
 80095dc:	f7f7 f82c 	bl	8000638 <__aeabi_dmul>
 80095e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095e4:	e7bc      	b.n	8009560 <_dtoa_r+0x5e8>
 80095e6:	d10c      	bne.n	8009602 <_dtoa_r+0x68a>
 80095e8:	4b98      	ldr	r3, [pc, #608]	@ (800984c <_dtoa_r+0x8d4>)
 80095ea:	2200      	movs	r2, #0
 80095ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095f0:	f7f7 f822 	bl	8000638 <__aeabi_dmul>
 80095f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095f8:	f7f7 faa4 	bl	8000b44 <__aeabi_dcmpge>
 80095fc:	2800      	cmp	r0, #0
 80095fe:	f000 8157 	beq.w	80098b0 <_dtoa_r+0x938>
 8009602:	2400      	movs	r4, #0
 8009604:	4625      	mov	r5, r4
 8009606:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009608:	43db      	mvns	r3, r3
 800960a:	9304      	str	r3, [sp, #16]
 800960c:	4656      	mov	r6, sl
 800960e:	2700      	movs	r7, #0
 8009610:	4621      	mov	r1, r4
 8009612:	4658      	mov	r0, fp
 8009614:	f000 fafe 	bl	8009c14 <_Bfree>
 8009618:	2d00      	cmp	r5, #0
 800961a:	d0dc      	beq.n	80095d6 <_dtoa_r+0x65e>
 800961c:	b12f      	cbz	r7, 800962a <_dtoa_r+0x6b2>
 800961e:	42af      	cmp	r7, r5
 8009620:	d003      	beq.n	800962a <_dtoa_r+0x6b2>
 8009622:	4639      	mov	r1, r7
 8009624:	4658      	mov	r0, fp
 8009626:	f000 faf5 	bl	8009c14 <_Bfree>
 800962a:	4629      	mov	r1, r5
 800962c:	4658      	mov	r0, fp
 800962e:	f000 faf1 	bl	8009c14 <_Bfree>
 8009632:	e7d0      	b.n	80095d6 <_dtoa_r+0x65e>
 8009634:	9704      	str	r7, [sp, #16]
 8009636:	4633      	mov	r3, r6
 8009638:	461e      	mov	r6, r3
 800963a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800963e:	2a39      	cmp	r2, #57	@ 0x39
 8009640:	d107      	bne.n	8009652 <_dtoa_r+0x6da>
 8009642:	459a      	cmp	sl, r3
 8009644:	d1f8      	bne.n	8009638 <_dtoa_r+0x6c0>
 8009646:	9a04      	ldr	r2, [sp, #16]
 8009648:	3201      	adds	r2, #1
 800964a:	9204      	str	r2, [sp, #16]
 800964c:	2230      	movs	r2, #48	@ 0x30
 800964e:	f88a 2000 	strb.w	r2, [sl]
 8009652:	781a      	ldrb	r2, [r3, #0]
 8009654:	3201      	adds	r2, #1
 8009656:	701a      	strb	r2, [r3, #0]
 8009658:	e7bd      	b.n	80095d6 <_dtoa_r+0x65e>
 800965a:	4b7b      	ldr	r3, [pc, #492]	@ (8009848 <_dtoa_r+0x8d0>)
 800965c:	2200      	movs	r2, #0
 800965e:	f7f6 ffeb 	bl	8000638 <__aeabi_dmul>
 8009662:	2200      	movs	r2, #0
 8009664:	2300      	movs	r3, #0
 8009666:	4604      	mov	r4, r0
 8009668:	460d      	mov	r5, r1
 800966a:	f7f7 fa4d 	bl	8000b08 <__aeabi_dcmpeq>
 800966e:	2800      	cmp	r0, #0
 8009670:	f43f aebb 	beq.w	80093ea <_dtoa_r+0x472>
 8009674:	e6f0      	b.n	8009458 <_dtoa_r+0x4e0>
 8009676:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009678:	2a00      	cmp	r2, #0
 800967a:	f000 80db 	beq.w	8009834 <_dtoa_r+0x8bc>
 800967e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009680:	2a01      	cmp	r2, #1
 8009682:	f300 80bf 	bgt.w	8009804 <_dtoa_r+0x88c>
 8009686:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009688:	2a00      	cmp	r2, #0
 800968a:	f000 80b7 	beq.w	80097fc <_dtoa_r+0x884>
 800968e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009692:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009694:	4646      	mov	r6, r8
 8009696:	9a08      	ldr	r2, [sp, #32]
 8009698:	2101      	movs	r1, #1
 800969a:	441a      	add	r2, r3
 800969c:	4658      	mov	r0, fp
 800969e:	4498      	add	r8, r3
 80096a0:	9208      	str	r2, [sp, #32]
 80096a2:	f000 fbb5 	bl	8009e10 <__i2b>
 80096a6:	4605      	mov	r5, r0
 80096a8:	b15e      	cbz	r6, 80096c2 <_dtoa_r+0x74a>
 80096aa:	9b08      	ldr	r3, [sp, #32]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	dd08      	ble.n	80096c2 <_dtoa_r+0x74a>
 80096b0:	42b3      	cmp	r3, r6
 80096b2:	9a08      	ldr	r2, [sp, #32]
 80096b4:	bfa8      	it	ge
 80096b6:	4633      	movge	r3, r6
 80096b8:	eba8 0803 	sub.w	r8, r8, r3
 80096bc:	1af6      	subs	r6, r6, r3
 80096be:	1ad3      	subs	r3, r2, r3
 80096c0:	9308      	str	r3, [sp, #32]
 80096c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096c4:	b1f3      	cbz	r3, 8009704 <_dtoa_r+0x78c>
 80096c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f000 80b7 	beq.w	800983c <_dtoa_r+0x8c4>
 80096ce:	b18c      	cbz	r4, 80096f4 <_dtoa_r+0x77c>
 80096d0:	4629      	mov	r1, r5
 80096d2:	4622      	mov	r2, r4
 80096d4:	4658      	mov	r0, fp
 80096d6:	f000 fc5b 	bl	8009f90 <__pow5mult>
 80096da:	464a      	mov	r2, r9
 80096dc:	4601      	mov	r1, r0
 80096de:	4605      	mov	r5, r0
 80096e0:	4658      	mov	r0, fp
 80096e2:	f000 fbab 	bl	8009e3c <__multiply>
 80096e6:	4649      	mov	r1, r9
 80096e8:	9004      	str	r0, [sp, #16]
 80096ea:	4658      	mov	r0, fp
 80096ec:	f000 fa92 	bl	8009c14 <_Bfree>
 80096f0:	9b04      	ldr	r3, [sp, #16]
 80096f2:	4699      	mov	r9, r3
 80096f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096f6:	1b1a      	subs	r2, r3, r4
 80096f8:	d004      	beq.n	8009704 <_dtoa_r+0x78c>
 80096fa:	4649      	mov	r1, r9
 80096fc:	4658      	mov	r0, fp
 80096fe:	f000 fc47 	bl	8009f90 <__pow5mult>
 8009702:	4681      	mov	r9, r0
 8009704:	2101      	movs	r1, #1
 8009706:	4658      	mov	r0, fp
 8009708:	f000 fb82 	bl	8009e10 <__i2b>
 800970c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800970e:	4604      	mov	r4, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	f000 81cf 	beq.w	8009ab4 <_dtoa_r+0xb3c>
 8009716:	461a      	mov	r2, r3
 8009718:	4601      	mov	r1, r0
 800971a:	4658      	mov	r0, fp
 800971c:	f000 fc38 	bl	8009f90 <__pow5mult>
 8009720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009722:	2b01      	cmp	r3, #1
 8009724:	4604      	mov	r4, r0
 8009726:	f300 8095 	bgt.w	8009854 <_dtoa_r+0x8dc>
 800972a:	9b02      	ldr	r3, [sp, #8]
 800972c:	2b00      	cmp	r3, #0
 800972e:	f040 8087 	bne.w	8009840 <_dtoa_r+0x8c8>
 8009732:	9b03      	ldr	r3, [sp, #12]
 8009734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009738:	2b00      	cmp	r3, #0
 800973a:	f040 8089 	bne.w	8009850 <_dtoa_r+0x8d8>
 800973e:	9b03      	ldr	r3, [sp, #12]
 8009740:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009744:	0d1b      	lsrs	r3, r3, #20
 8009746:	051b      	lsls	r3, r3, #20
 8009748:	b12b      	cbz	r3, 8009756 <_dtoa_r+0x7de>
 800974a:	9b08      	ldr	r3, [sp, #32]
 800974c:	3301      	adds	r3, #1
 800974e:	9308      	str	r3, [sp, #32]
 8009750:	f108 0801 	add.w	r8, r8, #1
 8009754:	2301      	movs	r3, #1
 8009756:	930a      	str	r3, [sp, #40]	@ 0x28
 8009758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800975a:	2b00      	cmp	r3, #0
 800975c:	f000 81b0 	beq.w	8009ac0 <_dtoa_r+0xb48>
 8009760:	6923      	ldr	r3, [r4, #16]
 8009762:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009766:	6918      	ldr	r0, [r3, #16]
 8009768:	f000 fb06 	bl	8009d78 <__hi0bits>
 800976c:	f1c0 0020 	rsb	r0, r0, #32
 8009770:	9b08      	ldr	r3, [sp, #32]
 8009772:	4418      	add	r0, r3
 8009774:	f010 001f 	ands.w	r0, r0, #31
 8009778:	d077      	beq.n	800986a <_dtoa_r+0x8f2>
 800977a:	f1c0 0320 	rsb	r3, r0, #32
 800977e:	2b04      	cmp	r3, #4
 8009780:	dd6b      	ble.n	800985a <_dtoa_r+0x8e2>
 8009782:	9b08      	ldr	r3, [sp, #32]
 8009784:	f1c0 001c 	rsb	r0, r0, #28
 8009788:	4403      	add	r3, r0
 800978a:	4480      	add	r8, r0
 800978c:	4406      	add	r6, r0
 800978e:	9308      	str	r3, [sp, #32]
 8009790:	f1b8 0f00 	cmp.w	r8, #0
 8009794:	dd05      	ble.n	80097a2 <_dtoa_r+0x82a>
 8009796:	4649      	mov	r1, r9
 8009798:	4642      	mov	r2, r8
 800979a:	4658      	mov	r0, fp
 800979c:	f000 fc52 	bl	800a044 <__lshift>
 80097a0:	4681      	mov	r9, r0
 80097a2:	9b08      	ldr	r3, [sp, #32]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	dd05      	ble.n	80097b4 <_dtoa_r+0x83c>
 80097a8:	4621      	mov	r1, r4
 80097aa:	461a      	mov	r2, r3
 80097ac:	4658      	mov	r0, fp
 80097ae:	f000 fc49 	bl	800a044 <__lshift>
 80097b2:	4604      	mov	r4, r0
 80097b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d059      	beq.n	800986e <_dtoa_r+0x8f6>
 80097ba:	4621      	mov	r1, r4
 80097bc:	4648      	mov	r0, r9
 80097be:	f000 fcad 	bl	800a11c <__mcmp>
 80097c2:	2800      	cmp	r0, #0
 80097c4:	da53      	bge.n	800986e <_dtoa_r+0x8f6>
 80097c6:	1e7b      	subs	r3, r7, #1
 80097c8:	9304      	str	r3, [sp, #16]
 80097ca:	4649      	mov	r1, r9
 80097cc:	2300      	movs	r3, #0
 80097ce:	220a      	movs	r2, #10
 80097d0:	4658      	mov	r0, fp
 80097d2:	f000 fa41 	bl	8009c58 <__multadd>
 80097d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097d8:	4681      	mov	r9, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	f000 8172 	beq.w	8009ac4 <_dtoa_r+0xb4c>
 80097e0:	2300      	movs	r3, #0
 80097e2:	4629      	mov	r1, r5
 80097e4:	220a      	movs	r2, #10
 80097e6:	4658      	mov	r0, fp
 80097e8:	f000 fa36 	bl	8009c58 <__multadd>
 80097ec:	9b00      	ldr	r3, [sp, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	4605      	mov	r5, r0
 80097f2:	dc67      	bgt.n	80098c4 <_dtoa_r+0x94c>
 80097f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	dc41      	bgt.n	800987e <_dtoa_r+0x906>
 80097fa:	e063      	b.n	80098c4 <_dtoa_r+0x94c>
 80097fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80097fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009802:	e746      	b.n	8009692 <_dtoa_r+0x71a>
 8009804:	9b07      	ldr	r3, [sp, #28]
 8009806:	1e5c      	subs	r4, r3, #1
 8009808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800980a:	42a3      	cmp	r3, r4
 800980c:	bfbf      	itttt	lt
 800980e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009810:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009812:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009814:	1ae3      	sublt	r3, r4, r3
 8009816:	bfb4      	ite	lt
 8009818:	18d2      	addlt	r2, r2, r3
 800981a:	1b1c      	subge	r4, r3, r4
 800981c:	9b07      	ldr	r3, [sp, #28]
 800981e:	bfbc      	itt	lt
 8009820:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009822:	2400      	movlt	r4, #0
 8009824:	2b00      	cmp	r3, #0
 8009826:	bfb5      	itete	lt
 8009828:	eba8 0603 	sublt.w	r6, r8, r3
 800982c:	9b07      	ldrge	r3, [sp, #28]
 800982e:	2300      	movlt	r3, #0
 8009830:	4646      	movge	r6, r8
 8009832:	e730      	b.n	8009696 <_dtoa_r+0x71e>
 8009834:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009836:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009838:	4646      	mov	r6, r8
 800983a:	e735      	b.n	80096a8 <_dtoa_r+0x730>
 800983c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800983e:	e75c      	b.n	80096fa <_dtoa_r+0x782>
 8009840:	2300      	movs	r3, #0
 8009842:	e788      	b.n	8009756 <_dtoa_r+0x7de>
 8009844:	3fe00000 	.word	0x3fe00000
 8009848:	40240000 	.word	0x40240000
 800984c:	40140000 	.word	0x40140000
 8009850:	9b02      	ldr	r3, [sp, #8]
 8009852:	e780      	b.n	8009756 <_dtoa_r+0x7de>
 8009854:	2300      	movs	r3, #0
 8009856:	930a      	str	r3, [sp, #40]	@ 0x28
 8009858:	e782      	b.n	8009760 <_dtoa_r+0x7e8>
 800985a:	d099      	beq.n	8009790 <_dtoa_r+0x818>
 800985c:	9a08      	ldr	r2, [sp, #32]
 800985e:	331c      	adds	r3, #28
 8009860:	441a      	add	r2, r3
 8009862:	4498      	add	r8, r3
 8009864:	441e      	add	r6, r3
 8009866:	9208      	str	r2, [sp, #32]
 8009868:	e792      	b.n	8009790 <_dtoa_r+0x818>
 800986a:	4603      	mov	r3, r0
 800986c:	e7f6      	b.n	800985c <_dtoa_r+0x8e4>
 800986e:	9b07      	ldr	r3, [sp, #28]
 8009870:	9704      	str	r7, [sp, #16]
 8009872:	2b00      	cmp	r3, #0
 8009874:	dc20      	bgt.n	80098b8 <_dtoa_r+0x940>
 8009876:	9300      	str	r3, [sp, #0]
 8009878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800987a:	2b02      	cmp	r3, #2
 800987c:	dd1e      	ble.n	80098bc <_dtoa_r+0x944>
 800987e:	9b00      	ldr	r3, [sp, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	f47f aec0 	bne.w	8009606 <_dtoa_r+0x68e>
 8009886:	4621      	mov	r1, r4
 8009888:	2205      	movs	r2, #5
 800988a:	4658      	mov	r0, fp
 800988c:	f000 f9e4 	bl	8009c58 <__multadd>
 8009890:	4601      	mov	r1, r0
 8009892:	4604      	mov	r4, r0
 8009894:	4648      	mov	r0, r9
 8009896:	f000 fc41 	bl	800a11c <__mcmp>
 800989a:	2800      	cmp	r0, #0
 800989c:	f77f aeb3 	ble.w	8009606 <_dtoa_r+0x68e>
 80098a0:	4656      	mov	r6, sl
 80098a2:	2331      	movs	r3, #49	@ 0x31
 80098a4:	f806 3b01 	strb.w	r3, [r6], #1
 80098a8:	9b04      	ldr	r3, [sp, #16]
 80098aa:	3301      	adds	r3, #1
 80098ac:	9304      	str	r3, [sp, #16]
 80098ae:	e6ae      	b.n	800960e <_dtoa_r+0x696>
 80098b0:	9c07      	ldr	r4, [sp, #28]
 80098b2:	9704      	str	r7, [sp, #16]
 80098b4:	4625      	mov	r5, r4
 80098b6:	e7f3      	b.n	80098a0 <_dtoa_r+0x928>
 80098b8:	9b07      	ldr	r3, [sp, #28]
 80098ba:	9300      	str	r3, [sp, #0]
 80098bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098be:	2b00      	cmp	r3, #0
 80098c0:	f000 8104 	beq.w	8009acc <_dtoa_r+0xb54>
 80098c4:	2e00      	cmp	r6, #0
 80098c6:	dd05      	ble.n	80098d4 <_dtoa_r+0x95c>
 80098c8:	4629      	mov	r1, r5
 80098ca:	4632      	mov	r2, r6
 80098cc:	4658      	mov	r0, fp
 80098ce:	f000 fbb9 	bl	800a044 <__lshift>
 80098d2:	4605      	mov	r5, r0
 80098d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d05a      	beq.n	8009990 <_dtoa_r+0xa18>
 80098da:	6869      	ldr	r1, [r5, #4]
 80098dc:	4658      	mov	r0, fp
 80098de:	f000 f959 	bl	8009b94 <_Balloc>
 80098e2:	4606      	mov	r6, r0
 80098e4:	b928      	cbnz	r0, 80098f2 <_dtoa_r+0x97a>
 80098e6:	4b84      	ldr	r3, [pc, #528]	@ (8009af8 <_dtoa_r+0xb80>)
 80098e8:	4602      	mov	r2, r0
 80098ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80098ee:	f7ff bb5a 	b.w	8008fa6 <_dtoa_r+0x2e>
 80098f2:	692a      	ldr	r2, [r5, #16]
 80098f4:	3202      	adds	r2, #2
 80098f6:	0092      	lsls	r2, r2, #2
 80098f8:	f105 010c 	add.w	r1, r5, #12
 80098fc:	300c      	adds	r0, #12
 80098fe:	f7ff fa9e 	bl	8008e3e <memcpy>
 8009902:	2201      	movs	r2, #1
 8009904:	4631      	mov	r1, r6
 8009906:	4658      	mov	r0, fp
 8009908:	f000 fb9c 	bl	800a044 <__lshift>
 800990c:	f10a 0301 	add.w	r3, sl, #1
 8009910:	9307      	str	r3, [sp, #28]
 8009912:	9b00      	ldr	r3, [sp, #0]
 8009914:	4453      	add	r3, sl
 8009916:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009918:	9b02      	ldr	r3, [sp, #8]
 800991a:	f003 0301 	and.w	r3, r3, #1
 800991e:	462f      	mov	r7, r5
 8009920:	930a      	str	r3, [sp, #40]	@ 0x28
 8009922:	4605      	mov	r5, r0
 8009924:	9b07      	ldr	r3, [sp, #28]
 8009926:	4621      	mov	r1, r4
 8009928:	3b01      	subs	r3, #1
 800992a:	4648      	mov	r0, r9
 800992c:	9300      	str	r3, [sp, #0]
 800992e:	f7ff fa9b 	bl	8008e68 <quorem>
 8009932:	4639      	mov	r1, r7
 8009934:	9002      	str	r0, [sp, #8]
 8009936:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800993a:	4648      	mov	r0, r9
 800993c:	f000 fbee 	bl	800a11c <__mcmp>
 8009940:	462a      	mov	r2, r5
 8009942:	9008      	str	r0, [sp, #32]
 8009944:	4621      	mov	r1, r4
 8009946:	4658      	mov	r0, fp
 8009948:	f000 fc04 	bl	800a154 <__mdiff>
 800994c:	68c2      	ldr	r2, [r0, #12]
 800994e:	4606      	mov	r6, r0
 8009950:	bb02      	cbnz	r2, 8009994 <_dtoa_r+0xa1c>
 8009952:	4601      	mov	r1, r0
 8009954:	4648      	mov	r0, r9
 8009956:	f000 fbe1 	bl	800a11c <__mcmp>
 800995a:	4602      	mov	r2, r0
 800995c:	4631      	mov	r1, r6
 800995e:	4658      	mov	r0, fp
 8009960:	920e      	str	r2, [sp, #56]	@ 0x38
 8009962:	f000 f957 	bl	8009c14 <_Bfree>
 8009966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009968:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800996a:	9e07      	ldr	r6, [sp, #28]
 800996c:	ea43 0102 	orr.w	r1, r3, r2
 8009970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009972:	4319      	orrs	r1, r3
 8009974:	d110      	bne.n	8009998 <_dtoa_r+0xa20>
 8009976:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800997a:	d029      	beq.n	80099d0 <_dtoa_r+0xa58>
 800997c:	9b08      	ldr	r3, [sp, #32]
 800997e:	2b00      	cmp	r3, #0
 8009980:	dd02      	ble.n	8009988 <_dtoa_r+0xa10>
 8009982:	9b02      	ldr	r3, [sp, #8]
 8009984:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009988:	9b00      	ldr	r3, [sp, #0]
 800998a:	f883 8000 	strb.w	r8, [r3]
 800998e:	e63f      	b.n	8009610 <_dtoa_r+0x698>
 8009990:	4628      	mov	r0, r5
 8009992:	e7bb      	b.n	800990c <_dtoa_r+0x994>
 8009994:	2201      	movs	r2, #1
 8009996:	e7e1      	b.n	800995c <_dtoa_r+0x9e4>
 8009998:	9b08      	ldr	r3, [sp, #32]
 800999a:	2b00      	cmp	r3, #0
 800999c:	db04      	blt.n	80099a8 <_dtoa_r+0xa30>
 800999e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80099a0:	430b      	orrs	r3, r1
 80099a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80099a4:	430b      	orrs	r3, r1
 80099a6:	d120      	bne.n	80099ea <_dtoa_r+0xa72>
 80099a8:	2a00      	cmp	r2, #0
 80099aa:	dded      	ble.n	8009988 <_dtoa_r+0xa10>
 80099ac:	4649      	mov	r1, r9
 80099ae:	2201      	movs	r2, #1
 80099b0:	4658      	mov	r0, fp
 80099b2:	f000 fb47 	bl	800a044 <__lshift>
 80099b6:	4621      	mov	r1, r4
 80099b8:	4681      	mov	r9, r0
 80099ba:	f000 fbaf 	bl	800a11c <__mcmp>
 80099be:	2800      	cmp	r0, #0
 80099c0:	dc03      	bgt.n	80099ca <_dtoa_r+0xa52>
 80099c2:	d1e1      	bne.n	8009988 <_dtoa_r+0xa10>
 80099c4:	f018 0f01 	tst.w	r8, #1
 80099c8:	d0de      	beq.n	8009988 <_dtoa_r+0xa10>
 80099ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80099ce:	d1d8      	bne.n	8009982 <_dtoa_r+0xa0a>
 80099d0:	9a00      	ldr	r2, [sp, #0]
 80099d2:	2339      	movs	r3, #57	@ 0x39
 80099d4:	7013      	strb	r3, [r2, #0]
 80099d6:	4633      	mov	r3, r6
 80099d8:	461e      	mov	r6, r3
 80099da:	3b01      	subs	r3, #1
 80099dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80099e0:	2a39      	cmp	r2, #57	@ 0x39
 80099e2:	d052      	beq.n	8009a8a <_dtoa_r+0xb12>
 80099e4:	3201      	adds	r2, #1
 80099e6:	701a      	strb	r2, [r3, #0]
 80099e8:	e612      	b.n	8009610 <_dtoa_r+0x698>
 80099ea:	2a00      	cmp	r2, #0
 80099ec:	dd07      	ble.n	80099fe <_dtoa_r+0xa86>
 80099ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80099f2:	d0ed      	beq.n	80099d0 <_dtoa_r+0xa58>
 80099f4:	9a00      	ldr	r2, [sp, #0]
 80099f6:	f108 0301 	add.w	r3, r8, #1
 80099fa:	7013      	strb	r3, [r2, #0]
 80099fc:	e608      	b.n	8009610 <_dtoa_r+0x698>
 80099fe:	9b07      	ldr	r3, [sp, #28]
 8009a00:	9a07      	ldr	r2, [sp, #28]
 8009a02:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d028      	beq.n	8009a5e <_dtoa_r+0xae6>
 8009a0c:	4649      	mov	r1, r9
 8009a0e:	2300      	movs	r3, #0
 8009a10:	220a      	movs	r2, #10
 8009a12:	4658      	mov	r0, fp
 8009a14:	f000 f920 	bl	8009c58 <__multadd>
 8009a18:	42af      	cmp	r7, r5
 8009a1a:	4681      	mov	r9, r0
 8009a1c:	f04f 0300 	mov.w	r3, #0
 8009a20:	f04f 020a 	mov.w	r2, #10
 8009a24:	4639      	mov	r1, r7
 8009a26:	4658      	mov	r0, fp
 8009a28:	d107      	bne.n	8009a3a <_dtoa_r+0xac2>
 8009a2a:	f000 f915 	bl	8009c58 <__multadd>
 8009a2e:	4607      	mov	r7, r0
 8009a30:	4605      	mov	r5, r0
 8009a32:	9b07      	ldr	r3, [sp, #28]
 8009a34:	3301      	adds	r3, #1
 8009a36:	9307      	str	r3, [sp, #28]
 8009a38:	e774      	b.n	8009924 <_dtoa_r+0x9ac>
 8009a3a:	f000 f90d 	bl	8009c58 <__multadd>
 8009a3e:	4629      	mov	r1, r5
 8009a40:	4607      	mov	r7, r0
 8009a42:	2300      	movs	r3, #0
 8009a44:	220a      	movs	r2, #10
 8009a46:	4658      	mov	r0, fp
 8009a48:	f000 f906 	bl	8009c58 <__multadd>
 8009a4c:	4605      	mov	r5, r0
 8009a4e:	e7f0      	b.n	8009a32 <_dtoa_r+0xaba>
 8009a50:	9b00      	ldr	r3, [sp, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	bfcc      	ite	gt
 8009a56:	461e      	movgt	r6, r3
 8009a58:	2601      	movle	r6, #1
 8009a5a:	4456      	add	r6, sl
 8009a5c:	2700      	movs	r7, #0
 8009a5e:	4649      	mov	r1, r9
 8009a60:	2201      	movs	r2, #1
 8009a62:	4658      	mov	r0, fp
 8009a64:	f000 faee 	bl	800a044 <__lshift>
 8009a68:	4621      	mov	r1, r4
 8009a6a:	4681      	mov	r9, r0
 8009a6c:	f000 fb56 	bl	800a11c <__mcmp>
 8009a70:	2800      	cmp	r0, #0
 8009a72:	dcb0      	bgt.n	80099d6 <_dtoa_r+0xa5e>
 8009a74:	d102      	bne.n	8009a7c <_dtoa_r+0xb04>
 8009a76:	f018 0f01 	tst.w	r8, #1
 8009a7a:	d1ac      	bne.n	80099d6 <_dtoa_r+0xa5e>
 8009a7c:	4633      	mov	r3, r6
 8009a7e:	461e      	mov	r6, r3
 8009a80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a84:	2a30      	cmp	r2, #48	@ 0x30
 8009a86:	d0fa      	beq.n	8009a7e <_dtoa_r+0xb06>
 8009a88:	e5c2      	b.n	8009610 <_dtoa_r+0x698>
 8009a8a:	459a      	cmp	sl, r3
 8009a8c:	d1a4      	bne.n	80099d8 <_dtoa_r+0xa60>
 8009a8e:	9b04      	ldr	r3, [sp, #16]
 8009a90:	3301      	adds	r3, #1
 8009a92:	9304      	str	r3, [sp, #16]
 8009a94:	2331      	movs	r3, #49	@ 0x31
 8009a96:	f88a 3000 	strb.w	r3, [sl]
 8009a9a:	e5b9      	b.n	8009610 <_dtoa_r+0x698>
 8009a9c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009a9e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009afc <_dtoa_r+0xb84>
 8009aa2:	b11b      	cbz	r3, 8009aac <_dtoa_r+0xb34>
 8009aa4:	f10a 0308 	add.w	r3, sl, #8
 8009aa8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009aaa:	6013      	str	r3, [r2, #0]
 8009aac:	4650      	mov	r0, sl
 8009aae:	b019      	add	sp, #100	@ 0x64
 8009ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	f77f ae37 	ble.w	800972a <_dtoa_r+0x7b2>
 8009abc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009abe:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ac0:	2001      	movs	r0, #1
 8009ac2:	e655      	b.n	8009770 <_dtoa_r+0x7f8>
 8009ac4:	9b00      	ldr	r3, [sp, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	f77f aed6 	ble.w	8009878 <_dtoa_r+0x900>
 8009acc:	4656      	mov	r6, sl
 8009ace:	4621      	mov	r1, r4
 8009ad0:	4648      	mov	r0, r9
 8009ad2:	f7ff f9c9 	bl	8008e68 <quorem>
 8009ad6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009ada:	f806 8b01 	strb.w	r8, [r6], #1
 8009ade:	9b00      	ldr	r3, [sp, #0]
 8009ae0:	eba6 020a 	sub.w	r2, r6, sl
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	ddb3      	ble.n	8009a50 <_dtoa_r+0xad8>
 8009ae8:	4649      	mov	r1, r9
 8009aea:	2300      	movs	r3, #0
 8009aec:	220a      	movs	r2, #10
 8009aee:	4658      	mov	r0, fp
 8009af0:	f000 f8b2 	bl	8009c58 <__multadd>
 8009af4:	4681      	mov	r9, r0
 8009af6:	e7ea      	b.n	8009ace <_dtoa_r+0xb56>
 8009af8:	0800fc91 	.word	0x0800fc91
 8009afc:	0800fc15 	.word	0x0800fc15

08009b00 <_free_r>:
 8009b00:	b538      	push	{r3, r4, r5, lr}
 8009b02:	4605      	mov	r5, r0
 8009b04:	2900      	cmp	r1, #0
 8009b06:	d041      	beq.n	8009b8c <_free_r+0x8c>
 8009b08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b0c:	1f0c      	subs	r4, r1, #4
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	bfb8      	it	lt
 8009b12:	18e4      	addlt	r4, r4, r3
 8009b14:	f7fe f85a 	bl	8007bcc <__malloc_lock>
 8009b18:	4a1d      	ldr	r2, [pc, #116]	@ (8009b90 <_free_r+0x90>)
 8009b1a:	6813      	ldr	r3, [r2, #0]
 8009b1c:	b933      	cbnz	r3, 8009b2c <_free_r+0x2c>
 8009b1e:	6063      	str	r3, [r4, #4]
 8009b20:	6014      	str	r4, [r2, #0]
 8009b22:	4628      	mov	r0, r5
 8009b24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b28:	f7fe b856 	b.w	8007bd8 <__malloc_unlock>
 8009b2c:	42a3      	cmp	r3, r4
 8009b2e:	d908      	bls.n	8009b42 <_free_r+0x42>
 8009b30:	6820      	ldr	r0, [r4, #0]
 8009b32:	1821      	adds	r1, r4, r0
 8009b34:	428b      	cmp	r3, r1
 8009b36:	bf01      	itttt	eq
 8009b38:	6819      	ldreq	r1, [r3, #0]
 8009b3a:	685b      	ldreq	r3, [r3, #4]
 8009b3c:	1809      	addeq	r1, r1, r0
 8009b3e:	6021      	streq	r1, [r4, #0]
 8009b40:	e7ed      	b.n	8009b1e <_free_r+0x1e>
 8009b42:	461a      	mov	r2, r3
 8009b44:	685b      	ldr	r3, [r3, #4]
 8009b46:	b10b      	cbz	r3, 8009b4c <_free_r+0x4c>
 8009b48:	42a3      	cmp	r3, r4
 8009b4a:	d9fa      	bls.n	8009b42 <_free_r+0x42>
 8009b4c:	6811      	ldr	r1, [r2, #0]
 8009b4e:	1850      	adds	r0, r2, r1
 8009b50:	42a0      	cmp	r0, r4
 8009b52:	d10b      	bne.n	8009b6c <_free_r+0x6c>
 8009b54:	6820      	ldr	r0, [r4, #0]
 8009b56:	4401      	add	r1, r0
 8009b58:	1850      	adds	r0, r2, r1
 8009b5a:	4283      	cmp	r3, r0
 8009b5c:	6011      	str	r1, [r2, #0]
 8009b5e:	d1e0      	bne.n	8009b22 <_free_r+0x22>
 8009b60:	6818      	ldr	r0, [r3, #0]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	6053      	str	r3, [r2, #4]
 8009b66:	4408      	add	r0, r1
 8009b68:	6010      	str	r0, [r2, #0]
 8009b6a:	e7da      	b.n	8009b22 <_free_r+0x22>
 8009b6c:	d902      	bls.n	8009b74 <_free_r+0x74>
 8009b6e:	230c      	movs	r3, #12
 8009b70:	602b      	str	r3, [r5, #0]
 8009b72:	e7d6      	b.n	8009b22 <_free_r+0x22>
 8009b74:	6820      	ldr	r0, [r4, #0]
 8009b76:	1821      	adds	r1, r4, r0
 8009b78:	428b      	cmp	r3, r1
 8009b7a:	bf04      	itt	eq
 8009b7c:	6819      	ldreq	r1, [r3, #0]
 8009b7e:	685b      	ldreq	r3, [r3, #4]
 8009b80:	6063      	str	r3, [r4, #4]
 8009b82:	bf04      	itt	eq
 8009b84:	1809      	addeq	r1, r1, r0
 8009b86:	6021      	streq	r1, [r4, #0]
 8009b88:	6054      	str	r4, [r2, #4]
 8009b8a:	e7ca      	b.n	8009b22 <_free_r+0x22>
 8009b8c:	bd38      	pop	{r3, r4, r5, pc}
 8009b8e:	bf00      	nop
 8009b90:	200004e4 	.word	0x200004e4

08009b94 <_Balloc>:
 8009b94:	b570      	push	{r4, r5, r6, lr}
 8009b96:	69c6      	ldr	r6, [r0, #28]
 8009b98:	4604      	mov	r4, r0
 8009b9a:	460d      	mov	r5, r1
 8009b9c:	b976      	cbnz	r6, 8009bbc <_Balloc+0x28>
 8009b9e:	2010      	movs	r0, #16
 8009ba0:	f7fd ff6a 	bl	8007a78 <malloc>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	61e0      	str	r0, [r4, #28]
 8009ba8:	b920      	cbnz	r0, 8009bb4 <_Balloc+0x20>
 8009baa:	4b18      	ldr	r3, [pc, #96]	@ (8009c0c <_Balloc+0x78>)
 8009bac:	4818      	ldr	r0, [pc, #96]	@ (8009c10 <_Balloc+0x7c>)
 8009bae:	216b      	movs	r1, #107	@ 0x6b
 8009bb0:	f001 ff26 	bl	800ba00 <__assert_func>
 8009bb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bb8:	6006      	str	r6, [r0, #0]
 8009bba:	60c6      	str	r6, [r0, #12]
 8009bbc:	69e6      	ldr	r6, [r4, #28]
 8009bbe:	68f3      	ldr	r3, [r6, #12]
 8009bc0:	b183      	cbz	r3, 8009be4 <_Balloc+0x50>
 8009bc2:	69e3      	ldr	r3, [r4, #28]
 8009bc4:	68db      	ldr	r3, [r3, #12]
 8009bc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009bca:	b9b8      	cbnz	r0, 8009bfc <_Balloc+0x68>
 8009bcc:	2101      	movs	r1, #1
 8009bce:	fa01 f605 	lsl.w	r6, r1, r5
 8009bd2:	1d72      	adds	r2, r6, #5
 8009bd4:	0092      	lsls	r2, r2, #2
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	f001 ff30 	bl	800ba3c <_calloc_r>
 8009bdc:	b160      	cbz	r0, 8009bf8 <_Balloc+0x64>
 8009bde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009be2:	e00e      	b.n	8009c02 <_Balloc+0x6e>
 8009be4:	2221      	movs	r2, #33	@ 0x21
 8009be6:	2104      	movs	r1, #4
 8009be8:	4620      	mov	r0, r4
 8009bea:	f001 ff27 	bl	800ba3c <_calloc_r>
 8009bee:	69e3      	ldr	r3, [r4, #28]
 8009bf0:	60f0      	str	r0, [r6, #12]
 8009bf2:	68db      	ldr	r3, [r3, #12]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d1e4      	bne.n	8009bc2 <_Balloc+0x2e>
 8009bf8:	2000      	movs	r0, #0
 8009bfa:	bd70      	pop	{r4, r5, r6, pc}
 8009bfc:	6802      	ldr	r2, [r0, #0]
 8009bfe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c02:	2300      	movs	r3, #0
 8009c04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c08:	e7f7      	b.n	8009bfa <_Balloc+0x66>
 8009c0a:	bf00      	nop
 8009c0c:	0800fc22 	.word	0x0800fc22
 8009c10:	0800fca2 	.word	0x0800fca2

08009c14 <_Bfree>:
 8009c14:	b570      	push	{r4, r5, r6, lr}
 8009c16:	69c6      	ldr	r6, [r0, #28]
 8009c18:	4605      	mov	r5, r0
 8009c1a:	460c      	mov	r4, r1
 8009c1c:	b976      	cbnz	r6, 8009c3c <_Bfree+0x28>
 8009c1e:	2010      	movs	r0, #16
 8009c20:	f7fd ff2a 	bl	8007a78 <malloc>
 8009c24:	4602      	mov	r2, r0
 8009c26:	61e8      	str	r0, [r5, #28]
 8009c28:	b920      	cbnz	r0, 8009c34 <_Bfree+0x20>
 8009c2a:	4b09      	ldr	r3, [pc, #36]	@ (8009c50 <_Bfree+0x3c>)
 8009c2c:	4809      	ldr	r0, [pc, #36]	@ (8009c54 <_Bfree+0x40>)
 8009c2e:	218f      	movs	r1, #143	@ 0x8f
 8009c30:	f001 fee6 	bl	800ba00 <__assert_func>
 8009c34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c38:	6006      	str	r6, [r0, #0]
 8009c3a:	60c6      	str	r6, [r0, #12]
 8009c3c:	b13c      	cbz	r4, 8009c4e <_Bfree+0x3a>
 8009c3e:	69eb      	ldr	r3, [r5, #28]
 8009c40:	6862      	ldr	r2, [r4, #4]
 8009c42:	68db      	ldr	r3, [r3, #12]
 8009c44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c48:	6021      	str	r1, [r4, #0]
 8009c4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c4e:	bd70      	pop	{r4, r5, r6, pc}
 8009c50:	0800fc22 	.word	0x0800fc22
 8009c54:	0800fca2 	.word	0x0800fca2

08009c58 <__multadd>:
 8009c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c5c:	690d      	ldr	r5, [r1, #16]
 8009c5e:	4607      	mov	r7, r0
 8009c60:	460c      	mov	r4, r1
 8009c62:	461e      	mov	r6, r3
 8009c64:	f101 0c14 	add.w	ip, r1, #20
 8009c68:	2000      	movs	r0, #0
 8009c6a:	f8dc 3000 	ldr.w	r3, [ip]
 8009c6e:	b299      	uxth	r1, r3
 8009c70:	fb02 6101 	mla	r1, r2, r1, r6
 8009c74:	0c1e      	lsrs	r6, r3, #16
 8009c76:	0c0b      	lsrs	r3, r1, #16
 8009c78:	fb02 3306 	mla	r3, r2, r6, r3
 8009c7c:	b289      	uxth	r1, r1
 8009c7e:	3001      	adds	r0, #1
 8009c80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c84:	4285      	cmp	r5, r0
 8009c86:	f84c 1b04 	str.w	r1, [ip], #4
 8009c8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c8e:	dcec      	bgt.n	8009c6a <__multadd+0x12>
 8009c90:	b30e      	cbz	r6, 8009cd6 <__multadd+0x7e>
 8009c92:	68a3      	ldr	r3, [r4, #8]
 8009c94:	42ab      	cmp	r3, r5
 8009c96:	dc19      	bgt.n	8009ccc <__multadd+0x74>
 8009c98:	6861      	ldr	r1, [r4, #4]
 8009c9a:	4638      	mov	r0, r7
 8009c9c:	3101      	adds	r1, #1
 8009c9e:	f7ff ff79 	bl	8009b94 <_Balloc>
 8009ca2:	4680      	mov	r8, r0
 8009ca4:	b928      	cbnz	r0, 8009cb2 <__multadd+0x5a>
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8009cdc <__multadd+0x84>)
 8009caa:	480d      	ldr	r0, [pc, #52]	@ (8009ce0 <__multadd+0x88>)
 8009cac:	21ba      	movs	r1, #186	@ 0xba
 8009cae:	f001 fea7 	bl	800ba00 <__assert_func>
 8009cb2:	6922      	ldr	r2, [r4, #16]
 8009cb4:	3202      	adds	r2, #2
 8009cb6:	f104 010c 	add.w	r1, r4, #12
 8009cba:	0092      	lsls	r2, r2, #2
 8009cbc:	300c      	adds	r0, #12
 8009cbe:	f7ff f8be 	bl	8008e3e <memcpy>
 8009cc2:	4621      	mov	r1, r4
 8009cc4:	4638      	mov	r0, r7
 8009cc6:	f7ff ffa5 	bl	8009c14 <_Bfree>
 8009cca:	4644      	mov	r4, r8
 8009ccc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009cd0:	3501      	adds	r5, #1
 8009cd2:	615e      	str	r6, [r3, #20]
 8009cd4:	6125      	str	r5, [r4, #16]
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cdc:	0800fc91 	.word	0x0800fc91
 8009ce0:	0800fca2 	.word	0x0800fca2

08009ce4 <__s2b>:
 8009ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ce8:	460c      	mov	r4, r1
 8009cea:	4615      	mov	r5, r2
 8009cec:	461f      	mov	r7, r3
 8009cee:	2209      	movs	r2, #9
 8009cf0:	3308      	adds	r3, #8
 8009cf2:	4606      	mov	r6, r0
 8009cf4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009cf8:	2100      	movs	r1, #0
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	db09      	blt.n	8009d14 <__s2b+0x30>
 8009d00:	4630      	mov	r0, r6
 8009d02:	f7ff ff47 	bl	8009b94 <_Balloc>
 8009d06:	b940      	cbnz	r0, 8009d1a <__s2b+0x36>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	4b19      	ldr	r3, [pc, #100]	@ (8009d70 <__s2b+0x8c>)
 8009d0c:	4819      	ldr	r0, [pc, #100]	@ (8009d74 <__s2b+0x90>)
 8009d0e:	21d3      	movs	r1, #211	@ 0xd3
 8009d10:	f001 fe76 	bl	800ba00 <__assert_func>
 8009d14:	0052      	lsls	r2, r2, #1
 8009d16:	3101      	adds	r1, #1
 8009d18:	e7f0      	b.n	8009cfc <__s2b+0x18>
 8009d1a:	9b08      	ldr	r3, [sp, #32]
 8009d1c:	6143      	str	r3, [r0, #20]
 8009d1e:	2d09      	cmp	r5, #9
 8009d20:	f04f 0301 	mov.w	r3, #1
 8009d24:	6103      	str	r3, [r0, #16]
 8009d26:	dd16      	ble.n	8009d56 <__s2b+0x72>
 8009d28:	f104 0909 	add.w	r9, r4, #9
 8009d2c:	46c8      	mov	r8, r9
 8009d2e:	442c      	add	r4, r5
 8009d30:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d34:	4601      	mov	r1, r0
 8009d36:	3b30      	subs	r3, #48	@ 0x30
 8009d38:	220a      	movs	r2, #10
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	f7ff ff8c 	bl	8009c58 <__multadd>
 8009d40:	45a0      	cmp	r8, r4
 8009d42:	d1f5      	bne.n	8009d30 <__s2b+0x4c>
 8009d44:	f1a5 0408 	sub.w	r4, r5, #8
 8009d48:	444c      	add	r4, r9
 8009d4a:	1b2d      	subs	r5, r5, r4
 8009d4c:	1963      	adds	r3, r4, r5
 8009d4e:	42bb      	cmp	r3, r7
 8009d50:	db04      	blt.n	8009d5c <__s2b+0x78>
 8009d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d56:	340a      	adds	r4, #10
 8009d58:	2509      	movs	r5, #9
 8009d5a:	e7f6      	b.n	8009d4a <__s2b+0x66>
 8009d5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009d60:	4601      	mov	r1, r0
 8009d62:	3b30      	subs	r3, #48	@ 0x30
 8009d64:	220a      	movs	r2, #10
 8009d66:	4630      	mov	r0, r6
 8009d68:	f7ff ff76 	bl	8009c58 <__multadd>
 8009d6c:	e7ee      	b.n	8009d4c <__s2b+0x68>
 8009d6e:	bf00      	nop
 8009d70:	0800fc91 	.word	0x0800fc91
 8009d74:	0800fca2 	.word	0x0800fca2

08009d78 <__hi0bits>:
 8009d78:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	bf36      	itet	cc
 8009d80:	0403      	lslcc	r3, r0, #16
 8009d82:	2000      	movcs	r0, #0
 8009d84:	2010      	movcc	r0, #16
 8009d86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d8a:	bf3c      	itt	cc
 8009d8c:	021b      	lslcc	r3, r3, #8
 8009d8e:	3008      	addcc	r0, #8
 8009d90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d94:	bf3c      	itt	cc
 8009d96:	011b      	lslcc	r3, r3, #4
 8009d98:	3004      	addcc	r0, #4
 8009d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d9e:	bf3c      	itt	cc
 8009da0:	009b      	lslcc	r3, r3, #2
 8009da2:	3002      	addcc	r0, #2
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	db05      	blt.n	8009db4 <__hi0bits+0x3c>
 8009da8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009dac:	f100 0001 	add.w	r0, r0, #1
 8009db0:	bf08      	it	eq
 8009db2:	2020      	moveq	r0, #32
 8009db4:	4770      	bx	lr

08009db6 <__lo0bits>:
 8009db6:	6803      	ldr	r3, [r0, #0]
 8009db8:	4602      	mov	r2, r0
 8009dba:	f013 0007 	ands.w	r0, r3, #7
 8009dbe:	d00b      	beq.n	8009dd8 <__lo0bits+0x22>
 8009dc0:	07d9      	lsls	r1, r3, #31
 8009dc2:	d421      	bmi.n	8009e08 <__lo0bits+0x52>
 8009dc4:	0798      	lsls	r0, r3, #30
 8009dc6:	bf49      	itett	mi
 8009dc8:	085b      	lsrmi	r3, r3, #1
 8009dca:	089b      	lsrpl	r3, r3, #2
 8009dcc:	2001      	movmi	r0, #1
 8009dce:	6013      	strmi	r3, [r2, #0]
 8009dd0:	bf5c      	itt	pl
 8009dd2:	6013      	strpl	r3, [r2, #0]
 8009dd4:	2002      	movpl	r0, #2
 8009dd6:	4770      	bx	lr
 8009dd8:	b299      	uxth	r1, r3
 8009dda:	b909      	cbnz	r1, 8009de0 <__lo0bits+0x2a>
 8009ddc:	0c1b      	lsrs	r3, r3, #16
 8009dde:	2010      	movs	r0, #16
 8009de0:	b2d9      	uxtb	r1, r3
 8009de2:	b909      	cbnz	r1, 8009de8 <__lo0bits+0x32>
 8009de4:	3008      	adds	r0, #8
 8009de6:	0a1b      	lsrs	r3, r3, #8
 8009de8:	0719      	lsls	r1, r3, #28
 8009dea:	bf04      	itt	eq
 8009dec:	091b      	lsreq	r3, r3, #4
 8009dee:	3004      	addeq	r0, #4
 8009df0:	0799      	lsls	r1, r3, #30
 8009df2:	bf04      	itt	eq
 8009df4:	089b      	lsreq	r3, r3, #2
 8009df6:	3002      	addeq	r0, #2
 8009df8:	07d9      	lsls	r1, r3, #31
 8009dfa:	d403      	bmi.n	8009e04 <__lo0bits+0x4e>
 8009dfc:	085b      	lsrs	r3, r3, #1
 8009dfe:	f100 0001 	add.w	r0, r0, #1
 8009e02:	d003      	beq.n	8009e0c <__lo0bits+0x56>
 8009e04:	6013      	str	r3, [r2, #0]
 8009e06:	4770      	bx	lr
 8009e08:	2000      	movs	r0, #0
 8009e0a:	4770      	bx	lr
 8009e0c:	2020      	movs	r0, #32
 8009e0e:	4770      	bx	lr

08009e10 <__i2b>:
 8009e10:	b510      	push	{r4, lr}
 8009e12:	460c      	mov	r4, r1
 8009e14:	2101      	movs	r1, #1
 8009e16:	f7ff febd 	bl	8009b94 <_Balloc>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	b928      	cbnz	r0, 8009e2a <__i2b+0x1a>
 8009e1e:	4b05      	ldr	r3, [pc, #20]	@ (8009e34 <__i2b+0x24>)
 8009e20:	4805      	ldr	r0, [pc, #20]	@ (8009e38 <__i2b+0x28>)
 8009e22:	f240 1145 	movw	r1, #325	@ 0x145
 8009e26:	f001 fdeb 	bl	800ba00 <__assert_func>
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	6144      	str	r4, [r0, #20]
 8009e2e:	6103      	str	r3, [r0, #16]
 8009e30:	bd10      	pop	{r4, pc}
 8009e32:	bf00      	nop
 8009e34:	0800fc91 	.word	0x0800fc91
 8009e38:	0800fca2 	.word	0x0800fca2

08009e3c <__multiply>:
 8009e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e40:	4614      	mov	r4, r2
 8009e42:	690a      	ldr	r2, [r1, #16]
 8009e44:	6923      	ldr	r3, [r4, #16]
 8009e46:	429a      	cmp	r2, r3
 8009e48:	bfa8      	it	ge
 8009e4a:	4623      	movge	r3, r4
 8009e4c:	460f      	mov	r7, r1
 8009e4e:	bfa4      	itt	ge
 8009e50:	460c      	movge	r4, r1
 8009e52:	461f      	movge	r7, r3
 8009e54:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009e58:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009e5c:	68a3      	ldr	r3, [r4, #8]
 8009e5e:	6861      	ldr	r1, [r4, #4]
 8009e60:	eb0a 0609 	add.w	r6, sl, r9
 8009e64:	42b3      	cmp	r3, r6
 8009e66:	b085      	sub	sp, #20
 8009e68:	bfb8      	it	lt
 8009e6a:	3101      	addlt	r1, #1
 8009e6c:	f7ff fe92 	bl	8009b94 <_Balloc>
 8009e70:	b930      	cbnz	r0, 8009e80 <__multiply+0x44>
 8009e72:	4602      	mov	r2, r0
 8009e74:	4b44      	ldr	r3, [pc, #272]	@ (8009f88 <__multiply+0x14c>)
 8009e76:	4845      	ldr	r0, [pc, #276]	@ (8009f8c <__multiply+0x150>)
 8009e78:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009e7c:	f001 fdc0 	bl	800ba00 <__assert_func>
 8009e80:	f100 0514 	add.w	r5, r0, #20
 8009e84:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009e88:	462b      	mov	r3, r5
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	4543      	cmp	r3, r8
 8009e8e:	d321      	bcc.n	8009ed4 <__multiply+0x98>
 8009e90:	f107 0114 	add.w	r1, r7, #20
 8009e94:	f104 0214 	add.w	r2, r4, #20
 8009e98:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009e9c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009ea0:	9302      	str	r3, [sp, #8]
 8009ea2:	1b13      	subs	r3, r2, r4
 8009ea4:	3b15      	subs	r3, #21
 8009ea6:	f023 0303 	bic.w	r3, r3, #3
 8009eaa:	3304      	adds	r3, #4
 8009eac:	f104 0715 	add.w	r7, r4, #21
 8009eb0:	42ba      	cmp	r2, r7
 8009eb2:	bf38      	it	cc
 8009eb4:	2304      	movcc	r3, #4
 8009eb6:	9301      	str	r3, [sp, #4]
 8009eb8:	9b02      	ldr	r3, [sp, #8]
 8009eba:	9103      	str	r1, [sp, #12]
 8009ebc:	428b      	cmp	r3, r1
 8009ebe:	d80c      	bhi.n	8009eda <__multiply+0x9e>
 8009ec0:	2e00      	cmp	r6, #0
 8009ec2:	dd03      	ble.n	8009ecc <__multiply+0x90>
 8009ec4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d05b      	beq.n	8009f84 <__multiply+0x148>
 8009ecc:	6106      	str	r6, [r0, #16]
 8009ece:	b005      	add	sp, #20
 8009ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed4:	f843 2b04 	str.w	r2, [r3], #4
 8009ed8:	e7d8      	b.n	8009e8c <__multiply+0x50>
 8009eda:	f8b1 a000 	ldrh.w	sl, [r1]
 8009ede:	f1ba 0f00 	cmp.w	sl, #0
 8009ee2:	d024      	beq.n	8009f2e <__multiply+0xf2>
 8009ee4:	f104 0e14 	add.w	lr, r4, #20
 8009ee8:	46a9      	mov	r9, r5
 8009eea:	f04f 0c00 	mov.w	ip, #0
 8009eee:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009ef2:	f8d9 3000 	ldr.w	r3, [r9]
 8009ef6:	fa1f fb87 	uxth.w	fp, r7
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	fb0a 330b 	mla	r3, sl, fp, r3
 8009f00:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009f04:	f8d9 7000 	ldr.w	r7, [r9]
 8009f08:	4463      	add	r3, ip
 8009f0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009f0e:	fb0a c70b 	mla	r7, sl, fp, ip
 8009f12:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009f16:	b29b      	uxth	r3, r3
 8009f18:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009f1c:	4572      	cmp	r2, lr
 8009f1e:	f849 3b04 	str.w	r3, [r9], #4
 8009f22:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009f26:	d8e2      	bhi.n	8009eee <__multiply+0xb2>
 8009f28:	9b01      	ldr	r3, [sp, #4]
 8009f2a:	f845 c003 	str.w	ip, [r5, r3]
 8009f2e:	9b03      	ldr	r3, [sp, #12]
 8009f30:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009f34:	3104      	adds	r1, #4
 8009f36:	f1b9 0f00 	cmp.w	r9, #0
 8009f3a:	d021      	beq.n	8009f80 <__multiply+0x144>
 8009f3c:	682b      	ldr	r3, [r5, #0]
 8009f3e:	f104 0c14 	add.w	ip, r4, #20
 8009f42:	46ae      	mov	lr, r5
 8009f44:	f04f 0a00 	mov.w	sl, #0
 8009f48:	f8bc b000 	ldrh.w	fp, [ip]
 8009f4c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009f50:	fb09 770b 	mla	r7, r9, fp, r7
 8009f54:	4457      	add	r7, sl
 8009f56:	b29b      	uxth	r3, r3
 8009f58:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009f5c:	f84e 3b04 	str.w	r3, [lr], #4
 8009f60:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009f64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f68:	f8be 3000 	ldrh.w	r3, [lr]
 8009f6c:	fb09 330a 	mla	r3, r9, sl, r3
 8009f70:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009f74:	4562      	cmp	r2, ip
 8009f76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f7a:	d8e5      	bhi.n	8009f48 <__multiply+0x10c>
 8009f7c:	9f01      	ldr	r7, [sp, #4]
 8009f7e:	51eb      	str	r3, [r5, r7]
 8009f80:	3504      	adds	r5, #4
 8009f82:	e799      	b.n	8009eb8 <__multiply+0x7c>
 8009f84:	3e01      	subs	r6, #1
 8009f86:	e79b      	b.n	8009ec0 <__multiply+0x84>
 8009f88:	0800fc91 	.word	0x0800fc91
 8009f8c:	0800fca2 	.word	0x0800fca2

08009f90 <__pow5mult>:
 8009f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f94:	4615      	mov	r5, r2
 8009f96:	f012 0203 	ands.w	r2, r2, #3
 8009f9a:	4607      	mov	r7, r0
 8009f9c:	460e      	mov	r6, r1
 8009f9e:	d007      	beq.n	8009fb0 <__pow5mult+0x20>
 8009fa0:	4c25      	ldr	r4, [pc, #148]	@ (800a038 <__pow5mult+0xa8>)
 8009fa2:	3a01      	subs	r2, #1
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009faa:	f7ff fe55 	bl	8009c58 <__multadd>
 8009fae:	4606      	mov	r6, r0
 8009fb0:	10ad      	asrs	r5, r5, #2
 8009fb2:	d03d      	beq.n	800a030 <__pow5mult+0xa0>
 8009fb4:	69fc      	ldr	r4, [r7, #28]
 8009fb6:	b97c      	cbnz	r4, 8009fd8 <__pow5mult+0x48>
 8009fb8:	2010      	movs	r0, #16
 8009fba:	f7fd fd5d 	bl	8007a78 <malloc>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	61f8      	str	r0, [r7, #28]
 8009fc2:	b928      	cbnz	r0, 8009fd0 <__pow5mult+0x40>
 8009fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800a03c <__pow5mult+0xac>)
 8009fc6:	481e      	ldr	r0, [pc, #120]	@ (800a040 <__pow5mult+0xb0>)
 8009fc8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009fcc:	f001 fd18 	bl	800ba00 <__assert_func>
 8009fd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009fd4:	6004      	str	r4, [r0, #0]
 8009fd6:	60c4      	str	r4, [r0, #12]
 8009fd8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009fdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009fe0:	b94c      	cbnz	r4, 8009ff6 <__pow5mult+0x66>
 8009fe2:	f240 2171 	movw	r1, #625	@ 0x271
 8009fe6:	4638      	mov	r0, r7
 8009fe8:	f7ff ff12 	bl	8009e10 <__i2b>
 8009fec:	2300      	movs	r3, #0
 8009fee:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	6003      	str	r3, [r0, #0]
 8009ff6:	f04f 0900 	mov.w	r9, #0
 8009ffa:	07eb      	lsls	r3, r5, #31
 8009ffc:	d50a      	bpl.n	800a014 <__pow5mult+0x84>
 8009ffe:	4631      	mov	r1, r6
 800a000:	4622      	mov	r2, r4
 800a002:	4638      	mov	r0, r7
 800a004:	f7ff ff1a 	bl	8009e3c <__multiply>
 800a008:	4631      	mov	r1, r6
 800a00a:	4680      	mov	r8, r0
 800a00c:	4638      	mov	r0, r7
 800a00e:	f7ff fe01 	bl	8009c14 <_Bfree>
 800a012:	4646      	mov	r6, r8
 800a014:	106d      	asrs	r5, r5, #1
 800a016:	d00b      	beq.n	800a030 <__pow5mult+0xa0>
 800a018:	6820      	ldr	r0, [r4, #0]
 800a01a:	b938      	cbnz	r0, 800a02c <__pow5mult+0x9c>
 800a01c:	4622      	mov	r2, r4
 800a01e:	4621      	mov	r1, r4
 800a020:	4638      	mov	r0, r7
 800a022:	f7ff ff0b 	bl	8009e3c <__multiply>
 800a026:	6020      	str	r0, [r4, #0]
 800a028:	f8c0 9000 	str.w	r9, [r0]
 800a02c:	4604      	mov	r4, r0
 800a02e:	e7e4      	b.n	8009ffa <__pow5mult+0x6a>
 800a030:	4630      	mov	r0, r6
 800a032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a036:	bf00      	nop
 800a038:	0800fcfc 	.word	0x0800fcfc
 800a03c:	0800fc22 	.word	0x0800fc22
 800a040:	0800fca2 	.word	0x0800fca2

0800a044 <__lshift>:
 800a044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a048:	460c      	mov	r4, r1
 800a04a:	6849      	ldr	r1, [r1, #4]
 800a04c:	6923      	ldr	r3, [r4, #16]
 800a04e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a052:	68a3      	ldr	r3, [r4, #8]
 800a054:	4607      	mov	r7, r0
 800a056:	4691      	mov	r9, r2
 800a058:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a05c:	f108 0601 	add.w	r6, r8, #1
 800a060:	42b3      	cmp	r3, r6
 800a062:	db0b      	blt.n	800a07c <__lshift+0x38>
 800a064:	4638      	mov	r0, r7
 800a066:	f7ff fd95 	bl	8009b94 <_Balloc>
 800a06a:	4605      	mov	r5, r0
 800a06c:	b948      	cbnz	r0, 800a082 <__lshift+0x3e>
 800a06e:	4602      	mov	r2, r0
 800a070:	4b28      	ldr	r3, [pc, #160]	@ (800a114 <__lshift+0xd0>)
 800a072:	4829      	ldr	r0, [pc, #164]	@ (800a118 <__lshift+0xd4>)
 800a074:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a078:	f001 fcc2 	bl	800ba00 <__assert_func>
 800a07c:	3101      	adds	r1, #1
 800a07e:	005b      	lsls	r3, r3, #1
 800a080:	e7ee      	b.n	800a060 <__lshift+0x1c>
 800a082:	2300      	movs	r3, #0
 800a084:	f100 0114 	add.w	r1, r0, #20
 800a088:	f100 0210 	add.w	r2, r0, #16
 800a08c:	4618      	mov	r0, r3
 800a08e:	4553      	cmp	r3, sl
 800a090:	db33      	blt.n	800a0fa <__lshift+0xb6>
 800a092:	6920      	ldr	r0, [r4, #16]
 800a094:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a098:	f104 0314 	add.w	r3, r4, #20
 800a09c:	f019 091f 	ands.w	r9, r9, #31
 800a0a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a0a8:	d02b      	beq.n	800a102 <__lshift+0xbe>
 800a0aa:	f1c9 0e20 	rsb	lr, r9, #32
 800a0ae:	468a      	mov	sl, r1
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	6818      	ldr	r0, [r3, #0]
 800a0b4:	fa00 f009 	lsl.w	r0, r0, r9
 800a0b8:	4310      	orrs	r0, r2
 800a0ba:	f84a 0b04 	str.w	r0, [sl], #4
 800a0be:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0c2:	459c      	cmp	ip, r3
 800a0c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800a0c8:	d8f3      	bhi.n	800a0b2 <__lshift+0x6e>
 800a0ca:	ebac 0304 	sub.w	r3, ip, r4
 800a0ce:	3b15      	subs	r3, #21
 800a0d0:	f023 0303 	bic.w	r3, r3, #3
 800a0d4:	3304      	adds	r3, #4
 800a0d6:	f104 0015 	add.w	r0, r4, #21
 800a0da:	4584      	cmp	ip, r0
 800a0dc:	bf38      	it	cc
 800a0de:	2304      	movcc	r3, #4
 800a0e0:	50ca      	str	r2, [r1, r3]
 800a0e2:	b10a      	cbz	r2, 800a0e8 <__lshift+0xa4>
 800a0e4:	f108 0602 	add.w	r6, r8, #2
 800a0e8:	3e01      	subs	r6, #1
 800a0ea:	4638      	mov	r0, r7
 800a0ec:	612e      	str	r6, [r5, #16]
 800a0ee:	4621      	mov	r1, r4
 800a0f0:	f7ff fd90 	bl	8009c14 <_Bfree>
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800a0fe:	3301      	adds	r3, #1
 800a100:	e7c5      	b.n	800a08e <__lshift+0x4a>
 800a102:	3904      	subs	r1, #4
 800a104:	f853 2b04 	ldr.w	r2, [r3], #4
 800a108:	f841 2f04 	str.w	r2, [r1, #4]!
 800a10c:	459c      	cmp	ip, r3
 800a10e:	d8f9      	bhi.n	800a104 <__lshift+0xc0>
 800a110:	e7ea      	b.n	800a0e8 <__lshift+0xa4>
 800a112:	bf00      	nop
 800a114:	0800fc91 	.word	0x0800fc91
 800a118:	0800fca2 	.word	0x0800fca2

0800a11c <__mcmp>:
 800a11c:	690a      	ldr	r2, [r1, #16]
 800a11e:	4603      	mov	r3, r0
 800a120:	6900      	ldr	r0, [r0, #16]
 800a122:	1a80      	subs	r0, r0, r2
 800a124:	b530      	push	{r4, r5, lr}
 800a126:	d10e      	bne.n	800a146 <__mcmp+0x2a>
 800a128:	3314      	adds	r3, #20
 800a12a:	3114      	adds	r1, #20
 800a12c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a130:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a134:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a138:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a13c:	4295      	cmp	r5, r2
 800a13e:	d003      	beq.n	800a148 <__mcmp+0x2c>
 800a140:	d205      	bcs.n	800a14e <__mcmp+0x32>
 800a142:	f04f 30ff 	mov.w	r0, #4294967295
 800a146:	bd30      	pop	{r4, r5, pc}
 800a148:	42a3      	cmp	r3, r4
 800a14a:	d3f3      	bcc.n	800a134 <__mcmp+0x18>
 800a14c:	e7fb      	b.n	800a146 <__mcmp+0x2a>
 800a14e:	2001      	movs	r0, #1
 800a150:	e7f9      	b.n	800a146 <__mcmp+0x2a>
	...

0800a154 <__mdiff>:
 800a154:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a158:	4689      	mov	r9, r1
 800a15a:	4606      	mov	r6, r0
 800a15c:	4611      	mov	r1, r2
 800a15e:	4648      	mov	r0, r9
 800a160:	4614      	mov	r4, r2
 800a162:	f7ff ffdb 	bl	800a11c <__mcmp>
 800a166:	1e05      	subs	r5, r0, #0
 800a168:	d112      	bne.n	800a190 <__mdiff+0x3c>
 800a16a:	4629      	mov	r1, r5
 800a16c:	4630      	mov	r0, r6
 800a16e:	f7ff fd11 	bl	8009b94 <_Balloc>
 800a172:	4602      	mov	r2, r0
 800a174:	b928      	cbnz	r0, 800a182 <__mdiff+0x2e>
 800a176:	4b3f      	ldr	r3, [pc, #252]	@ (800a274 <__mdiff+0x120>)
 800a178:	f240 2137 	movw	r1, #567	@ 0x237
 800a17c:	483e      	ldr	r0, [pc, #248]	@ (800a278 <__mdiff+0x124>)
 800a17e:	f001 fc3f 	bl	800ba00 <__assert_func>
 800a182:	2301      	movs	r3, #1
 800a184:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a188:	4610      	mov	r0, r2
 800a18a:	b003      	add	sp, #12
 800a18c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a190:	bfbc      	itt	lt
 800a192:	464b      	movlt	r3, r9
 800a194:	46a1      	movlt	r9, r4
 800a196:	4630      	mov	r0, r6
 800a198:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a19c:	bfba      	itte	lt
 800a19e:	461c      	movlt	r4, r3
 800a1a0:	2501      	movlt	r5, #1
 800a1a2:	2500      	movge	r5, #0
 800a1a4:	f7ff fcf6 	bl	8009b94 <_Balloc>
 800a1a8:	4602      	mov	r2, r0
 800a1aa:	b918      	cbnz	r0, 800a1b4 <__mdiff+0x60>
 800a1ac:	4b31      	ldr	r3, [pc, #196]	@ (800a274 <__mdiff+0x120>)
 800a1ae:	f240 2145 	movw	r1, #581	@ 0x245
 800a1b2:	e7e3      	b.n	800a17c <__mdiff+0x28>
 800a1b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a1b8:	6926      	ldr	r6, [r4, #16]
 800a1ba:	60c5      	str	r5, [r0, #12]
 800a1bc:	f109 0310 	add.w	r3, r9, #16
 800a1c0:	f109 0514 	add.w	r5, r9, #20
 800a1c4:	f104 0e14 	add.w	lr, r4, #20
 800a1c8:	f100 0b14 	add.w	fp, r0, #20
 800a1cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a1d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a1d4:	9301      	str	r3, [sp, #4]
 800a1d6:	46d9      	mov	r9, fp
 800a1d8:	f04f 0c00 	mov.w	ip, #0
 800a1dc:	9b01      	ldr	r3, [sp, #4]
 800a1de:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a1e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a1e6:	9301      	str	r3, [sp, #4]
 800a1e8:	fa1f f38a 	uxth.w	r3, sl
 800a1ec:	4619      	mov	r1, r3
 800a1ee:	b283      	uxth	r3, r0
 800a1f0:	1acb      	subs	r3, r1, r3
 800a1f2:	0c00      	lsrs	r0, r0, #16
 800a1f4:	4463      	add	r3, ip
 800a1f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a1fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a1fe:	b29b      	uxth	r3, r3
 800a200:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a204:	4576      	cmp	r6, lr
 800a206:	f849 3b04 	str.w	r3, [r9], #4
 800a20a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a20e:	d8e5      	bhi.n	800a1dc <__mdiff+0x88>
 800a210:	1b33      	subs	r3, r6, r4
 800a212:	3b15      	subs	r3, #21
 800a214:	f023 0303 	bic.w	r3, r3, #3
 800a218:	3415      	adds	r4, #21
 800a21a:	3304      	adds	r3, #4
 800a21c:	42a6      	cmp	r6, r4
 800a21e:	bf38      	it	cc
 800a220:	2304      	movcc	r3, #4
 800a222:	441d      	add	r5, r3
 800a224:	445b      	add	r3, fp
 800a226:	461e      	mov	r6, r3
 800a228:	462c      	mov	r4, r5
 800a22a:	4544      	cmp	r4, r8
 800a22c:	d30e      	bcc.n	800a24c <__mdiff+0xf8>
 800a22e:	f108 0103 	add.w	r1, r8, #3
 800a232:	1b49      	subs	r1, r1, r5
 800a234:	f021 0103 	bic.w	r1, r1, #3
 800a238:	3d03      	subs	r5, #3
 800a23a:	45a8      	cmp	r8, r5
 800a23c:	bf38      	it	cc
 800a23e:	2100      	movcc	r1, #0
 800a240:	440b      	add	r3, r1
 800a242:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a246:	b191      	cbz	r1, 800a26e <__mdiff+0x11a>
 800a248:	6117      	str	r7, [r2, #16]
 800a24a:	e79d      	b.n	800a188 <__mdiff+0x34>
 800a24c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a250:	46e6      	mov	lr, ip
 800a252:	0c08      	lsrs	r0, r1, #16
 800a254:	fa1c fc81 	uxtah	ip, ip, r1
 800a258:	4471      	add	r1, lr
 800a25a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a25e:	b289      	uxth	r1, r1
 800a260:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a264:	f846 1b04 	str.w	r1, [r6], #4
 800a268:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a26c:	e7dd      	b.n	800a22a <__mdiff+0xd6>
 800a26e:	3f01      	subs	r7, #1
 800a270:	e7e7      	b.n	800a242 <__mdiff+0xee>
 800a272:	bf00      	nop
 800a274:	0800fc91 	.word	0x0800fc91
 800a278:	0800fca2 	.word	0x0800fca2

0800a27c <__ulp>:
 800a27c:	b082      	sub	sp, #8
 800a27e:	ed8d 0b00 	vstr	d0, [sp]
 800a282:	9a01      	ldr	r2, [sp, #4]
 800a284:	4b0f      	ldr	r3, [pc, #60]	@ (800a2c4 <__ulp+0x48>)
 800a286:	4013      	ands	r3, r2
 800a288:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dc08      	bgt.n	800a2a2 <__ulp+0x26>
 800a290:	425b      	negs	r3, r3
 800a292:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a296:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a29a:	da04      	bge.n	800a2a6 <__ulp+0x2a>
 800a29c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a2a0:	4113      	asrs	r3, r2
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	e008      	b.n	800a2b8 <__ulp+0x3c>
 800a2a6:	f1a2 0314 	sub.w	r3, r2, #20
 800a2aa:	2b1e      	cmp	r3, #30
 800a2ac:	bfda      	itte	le
 800a2ae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a2b2:	40da      	lsrle	r2, r3
 800a2b4:	2201      	movgt	r2, #1
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	4610      	mov	r0, r2
 800a2bc:	ec41 0b10 	vmov	d0, r0, r1
 800a2c0:	b002      	add	sp, #8
 800a2c2:	4770      	bx	lr
 800a2c4:	7ff00000 	.word	0x7ff00000

0800a2c8 <__b2d>:
 800a2c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2cc:	6906      	ldr	r6, [r0, #16]
 800a2ce:	f100 0814 	add.w	r8, r0, #20
 800a2d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a2d6:	1f37      	subs	r7, r6, #4
 800a2d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a2dc:	4610      	mov	r0, r2
 800a2de:	f7ff fd4b 	bl	8009d78 <__hi0bits>
 800a2e2:	f1c0 0320 	rsb	r3, r0, #32
 800a2e6:	280a      	cmp	r0, #10
 800a2e8:	600b      	str	r3, [r1, #0]
 800a2ea:	491b      	ldr	r1, [pc, #108]	@ (800a358 <__b2d+0x90>)
 800a2ec:	dc15      	bgt.n	800a31a <__b2d+0x52>
 800a2ee:	f1c0 0c0b 	rsb	ip, r0, #11
 800a2f2:	fa22 f30c 	lsr.w	r3, r2, ip
 800a2f6:	45b8      	cmp	r8, r7
 800a2f8:	ea43 0501 	orr.w	r5, r3, r1
 800a2fc:	bf34      	ite	cc
 800a2fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a302:	2300      	movcs	r3, #0
 800a304:	3015      	adds	r0, #21
 800a306:	fa02 f000 	lsl.w	r0, r2, r0
 800a30a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a30e:	4303      	orrs	r3, r0
 800a310:	461c      	mov	r4, r3
 800a312:	ec45 4b10 	vmov	d0, r4, r5
 800a316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a31a:	45b8      	cmp	r8, r7
 800a31c:	bf3a      	itte	cc
 800a31e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a322:	f1a6 0708 	subcc.w	r7, r6, #8
 800a326:	2300      	movcs	r3, #0
 800a328:	380b      	subs	r0, #11
 800a32a:	d012      	beq.n	800a352 <__b2d+0x8a>
 800a32c:	f1c0 0120 	rsb	r1, r0, #32
 800a330:	fa23 f401 	lsr.w	r4, r3, r1
 800a334:	4082      	lsls	r2, r0
 800a336:	4322      	orrs	r2, r4
 800a338:	4547      	cmp	r7, r8
 800a33a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a33e:	bf8c      	ite	hi
 800a340:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a344:	2200      	movls	r2, #0
 800a346:	4083      	lsls	r3, r0
 800a348:	40ca      	lsrs	r2, r1
 800a34a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a34e:	4313      	orrs	r3, r2
 800a350:	e7de      	b.n	800a310 <__b2d+0x48>
 800a352:	ea42 0501 	orr.w	r5, r2, r1
 800a356:	e7db      	b.n	800a310 <__b2d+0x48>
 800a358:	3ff00000 	.word	0x3ff00000

0800a35c <__d2b>:
 800a35c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a360:	460f      	mov	r7, r1
 800a362:	2101      	movs	r1, #1
 800a364:	ec59 8b10 	vmov	r8, r9, d0
 800a368:	4616      	mov	r6, r2
 800a36a:	f7ff fc13 	bl	8009b94 <_Balloc>
 800a36e:	4604      	mov	r4, r0
 800a370:	b930      	cbnz	r0, 800a380 <__d2b+0x24>
 800a372:	4602      	mov	r2, r0
 800a374:	4b23      	ldr	r3, [pc, #140]	@ (800a404 <__d2b+0xa8>)
 800a376:	4824      	ldr	r0, [pc, #144]	@ (800a408 <__d2b+0xac>)
 800a378:	f240 310f 	movw	r1, #783	@ 0x30f
 800a37c:	f001 fb40 	bl	800ba00 <__assert_func>
 800a380:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a384:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a388:	b10d      	cbz	r5, 800a38e <__d2b+0x32>
 800a38a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a38e:	9301      	str	r3, [sp, #4]
 800a390:	f1b8 0300 	subs.w	r3, r8, #0
 800a394:	d023      	beq.n	800a3de <__d2b+0x82>
 800a396:	4668      	mov	r0, sp
 800a398:	9300      	str	r3, [sp, #0]
 800a39a:	f7ff fd0c 	bl	8009db6 <__lo0bits>
 800a39e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a3a2:	b1d0      	cbz	r0, 800a3da <__d2b+0x7e>
 800a3a4:	f1c0 0320 	rsb	r3, r0, #32
 800a3a8:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ac:	430b      	orrs	r3, r1
 800a3ae:	40c2      	lsrs	r2, r0
 800a3b0:	6163      	str	r3, [r4, #20]
 800a3b2:	9201      	str	r2, [sp, #4]
 800a3b4:	9b01      	ldr	r3, [sp, #4]
 800a3b6:	61a3      	str	r3, [r4, #24]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	bf0c      	ite	eq
 800a3bc:	2201      	moveq	r2, #1
 800a3be:	2202      	movne	r2, #2
 800a3c0:	6122      	str	r2, [r4, #16]
 800a3c2:	b1a5      	cbz	r5, 800a3ee <__d2b+0x92>
 800a3c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a3c8:	4405      	add	r5, r0
 800a3ca:	603d      	str	r5, [r7, #0]
 800a3cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a3d0:	6030      	str	r0, [r6, #0]
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	b003      	add	sp, #12
 800a3d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3da:	6161      	str	r1, [r4, #20]
 800a3dc:	e7ea      	b.n	800a3b4 <__d2b+0x58>
 800a3de:	a801      	add	r0, sp, #4
 800a3e0:	f7ff fce9 	bl	8009db6 <__lo0bits>
 800a3e4:	9b01      	ldr	r3, [sp, #4]
 800a3e6:	6163      	str	r3, [r4, #20]
 800a3e8:	3020      	adds	r0, #32
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	e7e8      	b.n	800a3c0 <__d2b+0x64>
 800a3ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a3f6:	6038      	str	r0, [r7, #0]
 800a3f8:	6918      	ldr	r0, [r3, #16]
 800a3fa:	f7ff fcbd 	bl	8009d78 <__hi0bits>
 800a3fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a402:	e7e5      	b.n	800a3d0 <__d2b+0x74>
 800a404:	0800fc91 	.word	0x0800fc91
 800a408:	0800fca2 	.word	0x0800fca2

0800a40c <__ratio>:
 800a40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a410:	b085      	sub	sp, #20
 800a412:	e9cd 1000 	strd	r1, r0, [sp]
 800a416:	a902      	add	r1, sp, #8
 800a418:	f7ff ff56 	bl	800a2c8 <__b2d>
 800a41c:	9800      	ldr	r0, [sp, #0]
 800a41e:	a903      	add	r1, sp, #12
 800a420:	ec55 4b10 	vmov	r4, r5, d0
 800a424:	f7ff ff50 	bl	800a2c8 <__b2d>
 800a428:	9b01      	ldr	r3, [sp, #4]
 800a42a:	6919      	ldr	r1, [r3, #16]
 800a42c:	9b00      	ldr	r3, [sp, #0]
 800a42e:	691b      	ldr	r3, [r3, #16]
 800a430:	1ac9      	subs	r1, r1, r3
 800a432:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a436:	1a9b      	subs	r3, r3, r2
 800a438:	ec5b ab10 	vmov	sl, fp, d0
 800a43c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a440:	2b00      	cmp	r3, #0
 800a442:	bfce      	itee	gt
 800a444:	462a      	movgt	r2, r5
 800a446:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a44a:	465a      	movle	r2, fp
 800a44c:	462f      	mov	r7, r5
 800a44e:	46d9      	mov	r9, fp
 800a450:	bfcc      	ite	gt
 800a452:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a456:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a45a:	464b      	mov	r3, r9
 800a45c:	4652      	mov	r2, sl
 800a45e:	4620      	mov	r0, r4
 800a460:	4639      	mov	r1, r7
 800a462:	f7f6 fa13 	bl	800088c <__aeabi_ddiv>
 800a466:	ec41 0b10 	vmov	d0, r0, r1
 800a46a:	b005      	add	sp, #20
 800a46c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a470 <__copybits>:
 800a470:	3901      	subs	r1, #1
 800a472:	b570      	push	{r4, r5, r6, lr}
 800a474:	1149      	asrs	r1, r1, #5
 800a476:	6914      	ldr	r4, [r2, #16]
 800a478:	3101      	adds	r1, #1
 800a47a:	f102 0314 	add.w	r3, r2, #20
 800a47e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a482:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a486:	1f05      	subs	r5, r0, #4
 800a488:	42a3      	cmp	r3, r4
 800a48a:	d30c      	bcc.n	800a4a6 <__copybits+0x36>
 800a48c:	1aa3      	subs	r3, r4, r2
 800a48e:	3b11      	subs	r3, #17
 800a490:	f023 0303 	bic.w	r3, r3, #3
 800a494:	3211      	adds	r2, #17
 800a496:	42a2      	cmp	r2, r4
 800a498:	bf88      	it	hi
 800a49a:	2300      	movhi	r3, #0
 800a49c:	4418      	add	r0, r3
 800a49e:	2300      	movs	r3, #0
 800a4a0:	4288      	cmp	r0, r1
 800a4a2:	d305      	bcc.n	800a4b0 <__copybits+0x40>
 800a4a4:	bd70      	pop	{r4, r5, r6, pc}
 800a4a6:	f853 6b04 	ldr.w	r6, [r3], #4
 800a4aa:	f845 6f04 	str.w	r6, [r5, #4]!
 800a4ae:	e7eb      	b.n	800a488 <__copybits+0x18>
 800a4b0:	f840 3b04 	str.w	r3, [r0], #4
 800a4b4:	e7f4      	b.n	800a4a0 <__copybits+0x30>

0800a4b6 <__any_on>:
 800a4b6:	f100 0214 	add.w	r2, r0, #20
 800a4ba:	6900      	ldr	r0, [r0, #16]
 800a4bc:	114b      	asrs	r3, r1, #5
 800a4be:	4298      	cmp	r0, r3
 800a4c0:	b510      	push	{r4, lr}
 800a4c2:	db11      	blt.n	800a4e8 <__any_on+0x32>
 800a4c4:	dd0a      	ble.n	800a4dc <__any_on+0x26>
 800a4c6:	f011 011f 	ands.w	r1, r1, #31
 800a4ca:	d007      	beq.n	800a4dc <__any_on+0x26>
 800a4cc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a4d0:	fa24 f001 	lsr.w	r0, r4, r1
 800a4d4:	fa00 f101 	lsl.w	r1, r0, r1
 800a4d8:	428c      	cmp	r4, r1
 800a4da:	d10b      	bne.n	800a4f4 <__any_on+0x3e>
 800a4dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d803      	bhi.n	800a4ec <__any_on+0x36>
 800a4e4:	2000      	movs	r0, #0
 800a4e6:	bd10      	pop	{r4, pc}
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	e7f7      	b.n	800a4dc <__any_on+0x26>
 800a4ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4f0:	2900      	cmp	r1, #0
 800a4f2:	d0f5      	beq.n	800a4e0 <__any_on+0x2a>
 800a4f4:	2001      	movs	r0, #1
 800a4f6:	e7f6      	b.n	800a4e6 <__any_on+0x30>

0800a4f8 <sulp>:
 800a4f8:	b570      	push	{r4, r5, r6, lr}
 800a4fa:	4604      	mov	r4, r0
 800a4fc:	460d      	mov	r5, r1
 800a4fe:	ec45 4b10 	vmov	d0, r4, r5
 800a502:	4616      	mov	r6, r2
 800a504:	f7ff feba 	bl	800a27c <__ulp>
 800a508:	ec51 0b10 	vmov	r0, r1, d0
 800a50c:	b17e      	cbz	r6, 800a52e <sulp+0x36>
 800a50e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a512:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a516:	2b00      	cmp	r3, #0
 800a518:	dd09      	ble.n	800a52e <sulp+0x36>
 800a51a:	051b      	lsls	r3, r3, #20
 800a51c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a520:	2400      	movs	r4, #0
 800a522:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a526:	4622      	mov	r2, r4
 800a528:	462b      	mov	r3, r5
 800a52a:	f7f6 f885 	bl	8000638 <__aeabi_dmul>
 800a52e:	ec41 0b10 	vmov	d0, r0, r1
 800a532:	bd70      	pop	{r4, r5, r6, pc}
 800a534:	0000      	movs	r0, r0
	...

0800a538 <_strtod_l>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	b09f      	sub	sp, #124	@ 0x7c
 800a53e:	460c      	mov	r4, r1
 800a540:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a542:	2200      	movs	r2, #0
 800a544:	921a      	str	r2, [sp, #104]	@ 0x68
 800a546:	9005      	str	r0, [sp, #20]
 800a548:	f04f 0a00 	mov.w	sl, #0
 800a54c:	f04f 0b00 	mov.w	fp, #0
 800a550:	460a      	mov	r2, r1
 800a552:	9219      	str	r2, [sp, #100]	@ 0x64
 800a554:	7811      	ldrb	r1, [r2, #0]
 800a556:	292b      	cmp	r1, #43	@ 0x2b
 800a558:	d04a      	beq.n	800a5f0 <_strtod_l+0xb8>
 800a55a:	d838      	bhi.n	800a5ce <_strtod_l+0x96>
 800a55c:	290d      	cmp	r1, #13
 800a55e:	d832      	bhi.n	800a5c6 <_strtod_l+0x8e>
 800a560:	2908      	cmp	r1, #8
 800a562:	d832      	bhi.n	800a5ca <_strtod_l+0x92>
 800a564:	2900      	cmp	r1, #0
 800a566:	d03b      	beq.n	800a5e0 <_strtod_l+0xa8>
 800a568:	2200      	movs	r2, #0
 800a56a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a56c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a56e:	782a      	ldrb	r2, [r5, #0]
 800a570:	2a30      	cmp	r2, #48	@ 0x30
 800a572:	f040 80b3 	bne.w	800a6dc <_strtod_l+0x1a4>
 800a576:	786a      	ldrb	r2, [r5, #1]
 800a578:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a57c:	2a58      	cmp	r2, #88	@ 0x58
 800a57e:	d16e      	bne.n	800a65e <_strtod_l+0x126>
 800a580:	9302      	str	r3, [sp, #8]
 800a582:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a584:	9301      	str	r3, [sp, #4]
 800a586:	ab1a      	add	r3, sp, #104	@ 0x68
 800a588:	9300      	str	r3, [sp, #0]
 800a58a:	4a8e      	ldr	r2, [pc, #568]	@ (800a7c4 <_strtod_l+0x28c>)
 800a58c:	9805      	ldr	r0, [sp, #20]
 800a58e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a590:	a919      	add	r1, sp, #100	@ 0x64
 800a592:	f001 facf 	bl	800bb34 <__gethex>
 800a596:	f010 060f 	ands.w	r6, r0, #15
 800a59a:	4604      	mov	r4, r0
 800a59c:	d005      	beq.n	800a5aa <_strtod_l+0x72>
 800a59e:	2e06      	cmp	r6, #6
 800a5a0:	d128      	bne.n	800a5f4 <_strtod_l+0xbc>
 800a5a2:	3501      	adds	r5, #1
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	9519      	str	r5, [sp, #100]	@ 0x64
 800a5a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	f040 858e 	bne.w	800b0ce <_strtod_l+0xb96>
 800a5b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5b4:	b1cb      	cbz	r3, 800a5ea <_strtod_l+0xb2>
 800a5b6:	4652      	mov	r2, sl
 800a5b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a5bc:	ec43 2b10 	vmov	d0, r2, r3
 800a5c0:	b01f      	add	sp, #124	@ 0x7c
 800a5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c6:	2920      	cmp	r1, #32
 800a5c8:	d1ce      	bne.n	800a568 <_strtod_l+0x30>
 800a5ca:	3201      	adds	r2, #1
 800a5cc:	e7c1      	b.n	800a552 <_strtod_l+0x1a>
 800a5ce:	292d      	cmp	r1, #45	@ 0x2d
 800a5d0:	d1ca      	bne.n	800a568 <_strtod_l+0x30>
 800a5d2:	2101      	movs	r1, #1
 800a5d4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a5d6:	1c51      	adds	r1, r2, #1
 800a5d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a5da:	7852      	ldrb	r2, [r2, #1]
 800a5dc:	2a00      	cmp	r2, #0
 800a5de:	d1c5      	bne.n	800a56c <_strtod_l+0x34>
 800a5e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a5e2:	9419      	str	r4, [sp, #100]	@ 0x64
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	f040 8570 	bne.w	800b0ca <_strtod_l+0xb92>
 800a5ea:	4652      	mov	r2, sl
 800a5ec:	465b      	mov	r3, fp
 800a5ee:	e7e5      	b.n	800a5bc <_strtod_l+0x84>
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	e7ef      	b.n	800a5d4 <_strtod_l+0x9c>
 800a5f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a5f6:	b13a      	cbz	r2, 800a608 <_strtod_l+0xd0>
 800a5f8:	2135      	movs	r1, #53	@ 0x35
 800a5fa:	a81c      	add	r0, sp, #112	@ 0x70
 800a5fc:	f7ff ff38 	bl	800a470 <__copybits>
 800a600:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a602:	9805      	ldr	r0, [sp, #20]
 800a604:	f7ff fb06 	bl	8009c14 <_Bfree>
 800a608:	3e01      	subs	r6, #1
 800a60a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a60c:	2e04      	cmp	r6, #4
 800a60e:	d806      	bhi.n	800a61e <_strtod_l+0xe6>
 800a610:	e8df f006 	tbb	[pc, r6]
 800a614:	201d0314 	.word	0x201d0314
 800a618:	14          	.byte	0x14
 800a619:	00          	.byte	0x00
 800a61a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a61e:	05e1      	lsls	r1, r4, #23
 800a620:	bf48      	it	mi
 800a622:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a626:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a62a:	0d1b      	lsrs	r3, r3, #20
 800a62c:	051b      	lsls	r3, r3, #20
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d1bb      	bne.n	800a5aa <_strtod_l+0x72>
 800a632:	f7fe fbcf 	bl	8008dd4 <__errno>
 800a636:	2322      	movs	r3, #34	@ 0x22
 800a638:	6003      	str	r3, [r0, #0]
 800a63a:	e7b6      	b.n	800a5aa <_strtod_l+0x72>
 800a63c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a640:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a644:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a648:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a64c:	e7e7      	b.n	800a61e <_strtod_l+0xe6>
 800a64e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800a7cc <_strtod_l+0x294>
 800a652:	e7e4      	b.n	800a61e <_strtod_l+0xe6>
 800a654:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a658:	f04f 3aff 	mov.w	sl, #4294967295
 800a65c:	e7df      	b.n	800a61e <_strtod_l+0xe6>
 800a65e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a660:	1c5a      	adds	r2, r3, #1
 800a662:	9219      	str	r2, [sp, #100]	@ 0x64
 800a664:	785b      	ldrb	r3, [r3, #1]
 800a666:	2b30      	cmp	r3, #48	@ 0x30
 800a668:	d0f9      	beq.n	800a65e <_strtod_l+0x126>
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d09d      	beq.n	800a5aa <_strtod_l+0x72>
 800a66e:	2301      	movs	r3, #1
 800a670:	9309      	str	r3, [sp, #36]	@ 0x24
 800a672:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a674:	930c      	str	r3, [sp, #48]	@ 0x30
 800a676:	2300      	movs	r3, #0
 800a678:	9308      	str	r3, [sp, #32]
 800a67a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a67c:	461f      	mov	r7, r3
 800a67e:	220a      	movs	r2, #10
 800a680:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a682:	7805      	ldrb	r5, [r0, #0]
 800a684:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a688:	b2d9      	uxtb	r1, r3
 800a68a:	2909      	cmp	r1, #9
 800a68c:	d928      	bls.n	800a6e0 <_strtod_l+0x1a8>
 800a68e:	494e      	ldr	r1, [pc, #312]	@ (800a7c8 <_strtod_l+0x290>)
 800a690:	2201      	movs	r2, #1
 800a692:	f001 f979 	bl	800b988 <strncmp>
 800a696:	2800      	cmp	r0, #0
 800a698:	d032      	beq.n	800a700 <_strtod_l+0x1c8>
 800a69a:	2000      	movs	r0, #0
 800a69c:	462a      	mov	r2, r5
 800a69e:	4681      	mov	r9, r0
 800a6a0:	463d      	mov	r5, r7
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	2a65      	cmp	r2, #101	@ 0x65
 800a6a6:	d001      	beq.n	800a6ac <_strtod_l+0x174>
 800a6a8:	2a45      	cmp	r2, #69	@ 0x45
 800a6aa:	d114      	bne.n	800a6d6 <_strtod_l+0x19e>
 800a6ac:	b91d      	cbnz	r5, 800a6b6 <_strtod_l+0x17e>
 800a6ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6b0:	4302      	orrs	r2, r0
 800a6b2:	d095      	beq.n	800a5e0 <_strtod_l+0xa8>
 800a6b4:	2500      	movs	r5, #0
 800a6b6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a6b8:	1c62      	adds	r2, r4, #1
 800a6ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800a6bc:	7862      	ldrb	r2, [r4, #1]
 800a6be:	2a2b      	cmp	r2, #43	@ 0x2b
 800a6c0:	d077      	beq.n	800a7b2 <_strtod_l+0x27a>
 800a6c2:	2a2d      	cmp	r2, #45	@ 0x2d
 800a6c4:	d07b      	beq.n	800a7be <_strtod_l+0x286>
 800a6c6:	f04f 0c00 	mov.w	ip, #0
 800a6ca:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a6ce:	2909      	cmp	r1, #9
 800a6d0:	f240 8082 	bls.w	800a7d8 <_strtod_l+0x2a0>
 800a6d4:	9419      	str	r4, [sp, #100]	@ 0x64
 800a6d6:	f04f 0800 	mov.w	r8, #0
 800a6da:	e0a2      	b.n	800a822 <_strtod_l+0x2ea>
 800a6dc:	2300      	movs	r3, #0
 800a6de:	e7c7      	b.n	800a670 <_strtod_l+0x138>
 800a6e0:	2f08      	cmp	r7, #8
 800a6e2:	bfd5      	itete	le
 800a6e4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a6e6:	9908      	ldrgt	r1, [sp, #32]
 800a6e8:	fb02 3301 	mlale	r3, r2, r1, r3
 800a6ec:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a6f0:	f100 0001 	add.w	r0, r0, #1
 800a6f4:	bfd4      	ite	le
 800a6f6:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a6f8:	9308      	strgt	r3, [sp, #32]
 800a6fa:	3701      	adds	r7, #1
 800a6fc:	9019      	str	r0, [sp, #100]	@ 0x64
 800a6fe:	e7bf      	b.n	800a680 <_strtod_l+0x148>
 800a700:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a702:	1c5a      	adds	r2, r3, #1
 800a704:	9219      	str	r2, [sp, #100]	@ 0x64
 800a706:	785a      	ldrb	r2, [r3, #1]
 800a708:	b37f      	cbz	r7, 800a76a <_strtod_l+0x232>
 800a70a:	4681      	mov	r9, r0
 800a70c:	463d      	mov	r5, r7
 800a70e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a712:	2b09      	cmp	r3, #9
 800a714:	d912      	bls.n	800a73c <_strtod_l+0x204>
 800a716:	2301      	movs	r3, #1
 800a718:	e7c4      	b.n	800a6a4 <_strtod_l+0x16c>
 800a71a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a71c:	1c5a      	adds	r2, r3, #1
 800a71e:	9219      	str	r2, [sp, #100]	@ 0x64
 800a720:	785a      	ldrb	r2, [r3, #1]
 800a722:	3001      	adds	r0, #1
 800a724:	2a30      	cmp	r2, #48	@ 0x30
 800a726:	d0f8      	beq.n	800a71a <_strtod_l+0x1e2>
 800a728:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a72c:	2b08      	cmp	r3, #8
 800a72e:	f200 84d3 	bhi.w	800b0d8 <_strtod_l+0xba0>
 800a732:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a734:	930c      	str	r3, [sp, #48]	@ 0x30
 800a736:	4681      	mov	r9, r0
 800a738:	2000      	movs	r0, #0
 800a73a:	4605      	mov	r5, r0
 800a73c:	3a30      	subs	r2, #48	@ 0x30
 800a73e:	f100 0301 	add.w	r3, r0, #1
 800a742:	d02a      	beq.n	800a79a <_strtod_l+0x262>
 800a744:	4499      	add	r9, r3
 800a746:	eb00 0c05 	add.w	ip, r0, r5
 800a74a:	462b      	mov	r3, r5
 800a74c:	210a      	movs	r1, #10
 800a74e:	4563      	cmp	r3, ip
 800a750:	d10d      	bne.n	800a76e <_strtod_l+0x236>
 800a752:	1c69      	adds	r1, r5, #1
 800a754:	4401      	add	r1, r0
 800a756:	4428      	add	r0, r5
 800a758:	2808      	cmp	r0, #8
 800a75a:	dc16      	bgt.n	800a78a <_strtod_l+0x252>
 800a75c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a75e:	230a      	movs	r3, #10
 800a760:	fb03 2300 	mla	r3, r3, r0, r2
 800a764:	930a      	str	r3, [sp, #40]	@ 0x28
 800a766:	2300      	movs	r3, #0
 800a768:	e018      	b.n	800a79c <_strtod_l+0x264>
 800a76a:	4638      	mov	r0, r7
 800a76c:	e7da      	b.n	800a724 <_strtod_l+0x1ec>
 800a76e:	2b08      	cmp	r3, #8
 800a770:	f103 0301 	add.w	r3, r3, #1
 800a774:	dc03      	bgt.n	800a77e <_strtod_l+0x246>
 800a776:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a778:	434e      	muls	r6, r1
 800a77a:	960a      	str	r6, [sp, #40]	@ 0x28
 800a77c:	e7e7      	b.n	800a74e <_strtod_l+0x216>
 800a77e:	2b10      	cmp	r3, #16
 800a780:	bfde      	ittt	le
 800a782:	9e08      	ldrle	r6, [sp, #32]
 800a784:	434e      	mulle	r6, r1
 800a786:	9608      	strle	r6, [sp, #32]
 800a788:	e7e1      	b.n	800a74e <_strtod_l+0x216>
 800a78a:	280f      	cmp	r0, #15
 800a78c:	dceb      	bgt.n	800a766 <_strtod_l+0x22e>
 800a78e:	9808      	ldr	r0, [sp, #32]
 800a790:	230a      	movs	r3, #10
 800a792:	fb03 2300 	mla	r3, r3, r0, r2
 800a796:	9308      	str	r3, [sp, #32]
 800a798:	e7e5      	b.n	800a766 <_strtod_l+0x22e>
 800a79a:	4629      	mov	r1, r5
 800a79c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a79e:	1c50      	adds	r0, r2, #1
 800a7a0:	9019      	str	r0, [sp, #100]	@ 0x64
 800a7a2:	7852      	ldrb	r2, [r2, #1]
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	460d      	mov	r5, r1
 800a7a8:	e7b1      	b.n	800a70e <_strtod_l+0x1d6>
 800a7aa:	f04f 0900 	mov.w	r9, #0
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e77d      	b.n	800a6ae <_strtod_l+0x176>
 800a7b2:	f04f 0c00 	mov.w	ip, #0
 800a7b6:	1ca2      	adds	r2, r4, #2
 800a7b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7ba:	78a2      	ldrb	r2, [r4, #2]
 800a7bc:	e785      	b.n	800a6ca <_strtod_l+0x192>
 800a7be:	f04f 0c01 	mov.w	ip, #1
 800a7c2:	e7f8      	b.n	800a7b6 <_strtod_l+0x27e>
 800a7c4:	0800fe10 	.word	0x0800fe10
 800a7c8:	0800fdf8 	.word	0x0800fdf8
 800a7cc:	7ff00000 	.word	0x7ff00000
 800a7d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a7d2:	1c51      	adds	r1, r2, #1
 800a7d4:	9119      	str	r1, [sp, #100]	@ 0x64
 800a7d6:	7852      	ldrb	r2, [r2, #1]
 800a7d8:	2a30      	cmp	r2, #48	@ 0x30
 800a7da:	d0f9      	beq.n	800a7d0 <_strtod_l+0x298>
 800a7dc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a7e0:	2908      	cmp	r1, #8
 800a7e2:	f63f af78 	bhi.w	800a6d6 <_strtod_l+0x19e>
 800a7e6:	3a30      	subs	r2, #48	@ 0x30
 800a7e8:	920e      	str	r2, [sp, #56]	@ 0x38
 800a7ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a7ec:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a7ee:	f04f 080a 	mov.w	r8, #10
 800a7f2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a7f4:	1c56      	adds	r6, r2, #1
 800a7f6:	9619      	str	r6, [sp, #100]	@ 0x64
 800a7f8:	7852      	ldrb	r2, [r2, #1]
 800a7fa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a7fe:	f1be 0f09 	cmp.w	lr, #9
 800a802:	d939      	bls.n	800a878 <_strtod_l+0x340>
 800a804:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a806:	1a76      	subs	r6, r6, r1
 800a808:	2e08      	cmp	r6, #8
 800a80a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a80e:	dc03      	bgt.n	800a818 <_strtod_l+0x2e0>
 800a810:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a812:	4588      	cmp	r8, r1
 800a814:	bfa8      	it	ge
 800a816:	4688      	movge	r8, r1
 800a818:	f1bc 0f00 	cmp.w	ip, #0
 800a81c:	d001      	beq.n	800a822 <_strtod_l+0x2ea>
 800a81e:	f1c8 0800 	rsb	r8, r8, #0
 800a822:	2d00      	cmp	r5, #0
 800a824:	d14e      	bne.n	800a8c4 <_strtod_l+0x38c>
 800a826:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a828:	4308      	orrs	r0, r1
 800a82a:	f47f aebe 	bne.w	800a5aa <_strtod_l+0x72>
 800a82e:	2b00      	cmp	r3, #0
 800a830:	f47f aed6 	bne.w	800a5e0 <_strtod_l+0xa8>
 800a834:	2a69      	cmp	r2, #105	@ 0x69
 800a836:	d028      	beq.n	800a88a <_strtod_l+0x352>
 800a838:	dc25      	bgt.n	800a886 <_strtod_l+0x34e>
 800a83a:	2a49      	cmp	r2, #73	@ 0x49
 800a83c:	d025      	beq.n	800a88a <_strtod_l+0x352>
 800a83e:	2a4e      	cmp	r2, #78	@ 0x4e
 800a840:	f47f aece 	bne.w	800a5e0 <_strtod_l+0xa8>
 800a844:	499b      	ldr	r1, [pc, #620]	@ (800aab4 <_strtod_l+0x57c>)
 800a846:	a819      	add	r0, sp, #100	@ 0x64
 800a848:	f001 fb96 	bl	800bf78 <__match>
 800a84c:	2800      	cmp	r0, #0
 800a84e:	f43f aec7 	beq.w	800a5e0 <_strtod_l+0xa8>
 800a852:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	2b28      	cmp	r3, #40	@ 0x28
 800a858:	d12e      	bne.n	800a8b8 <_strtod_l+0x380>
 800a85a:	4997      	ldr	r1, [pc, #604]	@ (800aab8 <_strtod_l+0x580>)
 800a85c:	aa1c      	add	r2, sp, #112	@ 0x70
 800a85e:	a819      	add	r0, sp, #100	@ 0x64
 800a860:	f001 fb9e 	bl	800bfa0 <__hexnan>
 800a864:	2805      	cmp	r0, #5
 800a866:	d127      	bne.n	800a8b8 <_strtod_l+0x380>
 800a868:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a86a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a86e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a872:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a876:	e698      	b.n	800a5aa <_strtod_l+0x72>
 800a878:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a87a:	fb08 2101 	mla	r1, r8, r1, r2
 800a87e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a882:	920e      	str	r2, [sp, #56]	@ 0x38
 800a884:	e7b5      	b.n	800a7f2 <_strtod_l+0x2ba>
 800a886:	2a6e      	cmp	r2, #110	@ 0x6e
 800a888:	e7da      	b.n	800a840 <_strtod_l+0x308>
 800a88a:	498c      	ldr	r1, [pc, #560]	@ (800aabc <_strtod_l+0x584>)
 800a88c:	a819      	add	r0, sp, #100	@ 0x64
 800a88e:	f001 fb73 	bl	800bf78 <__match>
 800a892:	2800      	cmp	r0, #0
 800a894:	f43f aea4 	beq.w	800a5e0 <_strtod_l+0xa8>
 800a898:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a89a:	4989      	ldr	r1, [pc, #548]	@ (800aac0 <_strtod_l+0x588>)
 800a89c:	3b01      	subs	r3, #1
 800a89e:	a819      	add	r0, sp, #100	@ 0x64
 800a8a0:	9319      	str	r3, [sp, #100]	@ 0x64
 800a8a2:	f001 fb69 	bl	800bf78 <__match>
 800a8a6:	b910      	cbnz	r0, 800a8ae <_strtod_l+0x376>
 800a8a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	9319      	str	r3, [sp, #100]	@ 0x64
 800a8ae:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800aad0 <_strtod_l+0x598>
 800a8b2:	f04f 0a00 	mov.w	sl, #0
 800a8b6:	e678      	b.n	800a5aa <_strtod_l+0x72>
 800a8b8:	4882      	ldr	r0, [pc, #520]	@ (800aac4 <_strtod_l+0x58c>)
 800a8ba:	f001 f899 	bl	800b9f0 <nan>
 800a8be:	ec5b ab10 	vmov	sl, fp, d0
 800a8c2:	e672      	b.n	800a5aa <_strtod_l+0x72>
 800a8c4:	eba8 0309 	sub.w	r3, r8, r9
 800a8c8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a8ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8cc:	2f00      	cmp	r7, #0
 800a8ce:	bf08      	it	eq
 800a8d0:	462f      	moveq	r7, r5
 800a8d2:	2d10      	cmp	r5, #16
 800a8d4:	462c      	mov	r4, r5
 800a8d6:	bfa8      	it	ge
 800a8d8:	2410      	movge	r4, #16
 800a8da:	f7f5 fe33 	bl	8000544 <__aeabi_ui2d>
 800a8de:	2d09      	cmp	r5, #9
 800a8e0:	4682      	mov	sl, r0
 800a8e2:	468b      	mov	fp, r1
 800a8e4:	dc13      	bgt.n	800a90e <_strtod_l+0x3d6>
 800a8e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	f43f ae5e 	beq.w	800a5aa <_strtod_l+0x72>
 800a8ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8f0:	dd78      	ble.n	800a9e4 <_strtod_l+0x4ac>
 800a8f2:	2b16      	cmp	r3, #22
 800a8f4:	dc5f      	bgt.n	800a9b6 <_strtod_l+0x47e>
 800a8f6:	4974      	ldr	r1, [pc, #464]	@ (800aac8 <_strtod_l+0x590>)
 800a8f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a8fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a900:	4652      	mov	r2, sl
 800a902:	465b      	mov	r3, fp
 800a904:	f7f5 fe98 	bl	8000638 <__aeabi_dmul>
 800a908:	4682      	mov	sl, r0
 800a90a:	468b      	mov	fp, r1
 800a90c:	e64d      	b.n	800a5aa <_strtod_l+0x72>
 800a90e:	4b6e      	ldr	r3, [pc, #440]	@ (800aac8 <_strtod_l+0x590>)
 800a910:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a914:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a918:	f7f5 fe8e 	bl	8000638 <__aeabi_dmul>
 800a91c:	4682      	mov	sl, r0
 800a91e:	9808      	ldr	r0, [sp, #32]
 800a920:	468b      	mov	fp, r1
 800a922:	f7f5 fe0f 	bl	8000544 <__aeabi_ui2d>
 800a926:	4602      	mov	r2, r0
 800a928:	460b      	mov	r3, r1
 800a92a:	4650      	mov	r0, sl
 800a92c:	4659      	mov	r1, fp
 800a92e:	f7f5 fccd 	bl	80002cc <__adddf3>
 800a932:	2d0f      	cmp	r5, #15
 800a934:	4682      	mov	sl, r0
 800a936:	468b      	mov	fp, r1
 800a938:	ddd5      	ble.n	800a8e6 <_strtod_l+0x3ae>
 800a93a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a93c:	1b2c      	subs	r4, r5, r4
 800a93e:	441c      	add	r4, r3
 800a940:	2c00      	cmp	r4, #0
 800a942:	f340 8096 	ble.w	800aa72 <_strtod_l+0x53a>
 800a946:	f014 030f 	ands.w	r3, r4, #15
 800a94a:	d00a      	beq.n	800a962 <_strtod_l+0x42a>
 800a94c:	495e      	ldr	r1, [pc, #376]	@ (800aac8 <_strtod_l+0x590>)
 800a94e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a952:	4652      	mov	r2, sl
 800a954:	465b      	mov	r3, fp
 800a956:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a95a:	f7f5 fe6d 	bl	8000638 <__aeabi_dmul>
 800a95e:	4682      	mov	sl, r0
 800a960:	468b      	mov	fp, r1
 800a962:	f034 040f 	bics.w	r4, r4, #15
 800a966:	d073      	beq.n	800aa50 <_strtod_l+0x518>
 800a968:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a96c:	dd48      	ble.n	800aa00 <_strtod_l+0x4c8>
 800a96e:	2400      	movs	r4, #0
 800a970:	46a0      	mov	r8, r4
 800a972:	940a      	str	r4, [sp, #40]	@ 0x28
 800a974:	46a1      	mov	r9, r4
 800a976:	9a05      	ldr	r2, [sp, #20]
 800a978:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800aad0 <_strtod_l+0x598>
 800a97c:	2322      	movs	r3, #34	@ 0x22
 800a97e:	6013      	str	r3, [r2, #0]
 800a980:	f04f 0a00 	mov.w	sl, #0
 800a984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a986:	2b00      	cmp	r3, #0
 800a988:	f43f ae0f 	beq.w	800a5aa <_strtod_l+0x72>
 800a98c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a98e:	9805      	ldr	r0, [sp, #20]
 800a990:	f7ff f940 	bl	8009c14 <_Bfree>
 800a994:	9805      	ldr	r0, [sp, #20]
 800a996:	4649      	mov	r1, r9
 800a998:	f7ff f93c 	bl	8009c14 <_Bfree>
 800a99c:	9805      	ldr	r0, [sp, #20]
 800a99e:	4641      	mov	r1, r8
 800a9a0:	f7ff f938 	bl	8009c14 <_Bfree>
 800a9a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a9a6:	9805      	ldr	r0, [sp, #20]
 800a9a8:	f7ff f934 	bl	8009c14 <_Bfree>
 800a9ac:	9805      	ldr	r0, [sp, #20]
 800a9ae:	4621      	mov	r1, r4
 800a9b0:	f7ff f930 	bl	8009c14 <_Bfree>
 800a9b4:	e5f9      	b.n	800a5aa <_strtod_l+0x72>
 800a9b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	dbbc      	blt.n	800a93a <_strtod_l+0x402>
 800a9c0:	4c41      	ldr	r4, [pc, #260]	@ (800aac8 <_strtod_l+0x590>)
 800a9c2:	f1c5 050f 	rsb	r5, r5, #15
 800a9c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a9ca:	4652      	mov	r2, sl
 800a9cc:	465b      	mov	r3, fp
 800a9ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9d2:	f7f5 fe31 	bl	8000638 <__aeabi_dmul>
 800a9d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9d8:	1b5d      	subs	r5, r3, r5
 800a9da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a9de:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a9e2:	e78f      	b.n	800a904 <_strtod_l+0x3cc>
 800a9e4:	3316      	adds	r3, #22
 800a9e6:	dba8      	blt.n	800a93a <_strtod_l+0x402>
 800a9e8:	4b37      	ldr	r3, [pc, #220]	@ (800aac8 <_strtod_l+0x590>)
 800a9ea:	eba9 0808 	sub.w	r8, r9, r8
 800a9ee:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a9f2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a9f6:	4650      	mov	r0, sl
 800a9f8:	4659      	mov	r1, fp
 800a9fa:	f7f5 ff47 	bl	800088c <__aeabi_ddiv>
 800a9fe:	e783      	b.n	800a908 <_strtod_l+0x3d0>
 800aa00:	4b32      	ldr	r3, [pc, #200]	@ (800aacc <_strtod_l+0x594>)
 800aa02:	9308      	str	r3, [sp, #32]
 800aa04:	2300      	movs	r3, #0
 800aa06:	1124      	asrs	r4, r4, #4
 800aa08:	4650      	mov	r0, sl
 800aa0a:	4659      	mov	r1, fp
 800aa0c:	461e      	mov	r6, r3
 800aa0e:	2c01      	cmp	r4, #1
 800aa10:	dc21      	bgt.n	800aa56 <_strtod_l+0x51e>
 800aa12:	b10b      	cbz	r3, 800aa18 <_strtod_l+0x4e0>
 800aa14:	4682      	mov	sl, r0
 800aa16:	468b      	mov	fp, r1
 800aa18:	492c      	ldr	r1, [pc, #176]	@ (800aacc <_strtod_l+0x594>)
 800aa1a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800aa1e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800aa22:	4652      	mov	r2, sl
 800aa24:	465b      	mov	r3, fp
 800aa26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa2a:	f7f5 fe05 	bl	8000638 <__aeabi_dmul>
 800aa2e:	4b28      	ldr	r3, [pc, #160]	@ (800aad0 <_strtod_l+0x598>)
 800aa30:	460a      	mov	r2, r1
 800aa32:	400b      	ands	r3, r1
 800aa34:	4927      	ldr	r1, [pc, #156]	@ (800aad4 <_strtod_l+0x59c>)
 800aa36:	428b      	cmp	r3, r1
 800aa38:	4682      	mov	sl, r0
 800aa3a:	d898      	bhi.n	800a96e <_strtod_l+0x436>
 800aa3c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800aa40:	428b      	cmp	r3, r1
 800aa42:	bf86      	itte	hi
 800aa44:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800aad8 <_strtod_l+0x5a0>
 800aa48:	f04f 3aff 	movhi.w	sl, #4294967295
 800aa4c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800aa50:	2300      	movs	r3, #0
 800aa52:	9308      	str	r3, [sp, #32]
 800aa54:	e07a      	b.n	800ab4c <_strtod_l+0x614>
 800aa56:	07e2      	lsls	r2, r4, #31
 800aa58:	d505      	bpl.n	800aa66 <_strtod_l+0x52e>
 800aa5a:	9b08      	ldr	r3, [sp, #32]
 800aa5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa60:	f7f5 fdea 	bl	8000638 <__aeabi_dmul>
 800aa64:	2301      	movs	r3, #1
 800aa66:	9a08      	ldr	r2, [sp, #32]
 800aa68:	3208      	adds	r2, #8
 800aa6a:	3601      	adds	r6, #1
 800aa6c:	1064      	asrs	r4, r4, #1
 800aa6e:	9208      	str	r2, [sp, #32]
 800aa70:	e7cd      	b.n	800aa0e <_strtod_l+0x4d6>
 800aa72:	d0ed      	beq.n	800aa50 <_strtod_l+0x518>
 800aa74:	4264      	negs	r4, r4
 800aa76:	f014 020f 	ands.w	r2, r4, #15
 800aa7a:	d00a      	beq.n	800aa92 <_strtod_l+0x55a>
 800aa7c:	4b12      	ldr	r3, [pc, #72]	@ (800aac8 <_strtod_l+0x590>)
 800aa7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa82:	4650      	mov	r0, sl
 800aa84:	4659      	mov	r1, fp
 800aa86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8a:	f7f5 feff 	bl	800088c <__aeabi_ddiv>
 800aa8e:	4682      	mov	sl, r0
 800aa90:	468b      	mov	fp, r1
 800aa92:	1124      	asrs	r4, r4, #4
 800aa94:	d0dc      	beq.n	800aa50 <_strtod_l+0x518>
 800aa96:	2c1f      	cmp	r4, #31
 800aa98:	dd20      	ble.n	800aadc <_strtod_l+0x5a4>
 800aa9a:	2400      	movs	r4, #0
 800aa9c:	46a0      	mov	r8, r4
 800aa9e:	940a      	str	r4, [sp, #40]	@ 0x28
 800aaa0:	46a1      	mov	r9, r4
 800aaa2:	9a05      	ldr	r2, [sp, #20]
 800aaa4:	2322      	movs	r3, #34	@ 0x22
 800aaa6:	f04f 0a00 	mov.w	sl, #0
 800aaaa:	f04f 0b00 	mov.w	fp, #0
 800aaae:	6013      	str	r3, [r2, #0]
 800aab0:	e768      	b.n	800a984 <_strtod_l+0x44c>
 800aab2:	bf00      	nop
 800aab4:	0800fbe9 	.word	0x0800fbe9
 800aab8:	0800fdfc 	.word	0x0800fdfc
 800aabc:	0800fbe1 	.word	0x0800fbe1
 800aac0:	0800fc18 	.word	0x0800fc18
 800aac4:	0800ffa5 	.word	0x0800ffa5
 800aac8:	0800fd30 	.word	0x0800fd30
 800aacc:	0800fd08 	.word	0x0800fd08
 800aad0:	7ff00000 	.word	0x7ff00000
 800aad4:	7ca00000 	.word	0x7ca00000
 800aad8:	7fefffff 	.word	0x7fefffff
 800aadc:	f014 0310 	ands.w	r3, r4, #16
 800aae0:	bf18      	it	ne
 800aae2:	236a      	movne	r3, #106	@ 0x6a
 800aae4:	4ea9      	ldr	r6, [pc, #676]	@ (800ad8c <_strtod_l+0x854>)
 800aae6:	9308      	str	r3, [sp, #32]
 800aae8:	4650      	mov	r0, sl
 800aaea:	4659      	mov	r1, fp
 800aaec:	2300      	movs	r3, #0
 800aaee:	07e2      	lsls	r2, r4, #31
 800aaf0:	d504      	bpl.n	800aafc <_strtod_l+0x5c4>
 800aaf2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aaf6:	f7f5 fd9f 	bl	8000638 <__aeabi_dmul>
 800aafa:	2301      	movs	r3, #1
 800aafc:	1064      	asrs	r4, r4, #1
 800aafe:	f106 0608 	add.w	r6, r6, #8
 800ab02:	d1f4      	bne.n	800aaee <_strtod_l+0x5b6>
 800ab04:	b10b      	cbz	r3, 800ab0a <_strtod_l+0x5d2>
 800ab06:	4682      	mov	sl, r0
 800ab08:	468b      	mov	fp, r1
 800ab0a:	9b08      	ldr	r3, [sp, #32]
 800ab0c:	b1b3      	cbz	r3, 800ab3c <_strtod_l+0x604>
 800ab0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ab12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	4659      	mov	r1, fp
 800ab1a:	dd0f      	ble.n	800ab3c <_strtod_l+0x604>
 800ab1c:	2b1f      	cmp	r3, #31
 800ab1e:	dd55      	ble.n	800abcc <_strtod_l+0x694>
 800ab20:	2b34      	cmp	r3, #52	@ 0x34
 800ab22:	bfde      	ittt	le
 800ab24:	f04f 33ff 	movle.w	r3, #4294967295
 800ab28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ab2c:	4093      	lslle	r3, r2
 800ab2e:	f04f 0a00 	mov.w	sl, #0
 800ab32:	bfcc      	ite	gt
 800ab34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ab38:	ea03 0b01 	andle.w	fp, r3, r1
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	2300      	movs	r3, #0
 800ab40:	4650      	mov	r0, sl
 800ab42:	4659      	mov	r1, fp
 800ab44:	f7f5 ffe0 	bl	8000b08 <__aeabi_dcmpeq>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d1a6      	bne.n	800aa9a <_strtod_l+0x562>
 800ab4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab4e:	9300      	str	r3, [sp, #0]
 800ab50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ab52:	9805      	ldr	r0, [sp, #20]
 800ab54:	462b      	mov	r3, r5
 800ab56:	463a      	mov	r2, r7
 800ab58:	f7ff f8c4 	bl	8009ce4 <__s2b>
 800ab5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	f43f af05 	beq.w	800a96e <_strtod_l+0x436>
 800ab64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab66:	2a00      	cmp	r2, #0
 800ab68:	eba9 0308 	sub.w	r3, r9, r8
 800ab6c:	bfa8      	it	ge
 800ab6e:	2300      	movge	r3, #0
 800ab70:	9312      	str	r3, [sp, #72]	@ 0x48
 800ab72:	2400      	movs	r4, #0
 800ab74:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ab78:	9316      	str	r3, [sp, #88]	@ 0x58
 800ab7a:	46a0      	mov	r8, r4
 800ab7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab7e:	9805      	ldr	r0, [sp, #20]
 800ab80:	6859      	ldr	r1, [r3, #4]
 800ab82:	f7ff f807 	bl	8009b94 <_Balloc>
 800ab86:	4681      	mov	r9, r0
 800ab88:	2800      	cmp	r0, #0
 800ab8a:	f43f aef4 	beq.w	800a976 <_strtod_l+0x43e>
 800ab8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab90:	691a      	ldr	r2, [r3, #16]
 800ab92:	3202      	adds	r2, #2
 800ab94:	f103 010c 	add.w	r1, r3, #12
 800ab98:	0092      	lsls	r2, r2, #2
 800ab9a:	300c      	adds	r0, #12
 800ab9c:	f7fe f94f 	bl	8008e3e <memcpy>
 800aba0:	ec4b ab10 	vmov	d0, sl, fp
 800aba4:	9805      	ldr	r0, [sp, #20]
 800aba6:	aa1c      	add	r2, sp, #112	@ 0x70
 800aba8:	a91b      	add	r1, sp, #108	@ 0x6c
 800abaa:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800abae:	f7ff fbd5 	bl	800a35c <__d2b>
 800abb2:	901a      	str	r0, [sp, #104]	@ 0x68
 800abb4:	2800      	cmp	r0, #0
 800abb6:	f43f aede 	beq.w	800a976 <_strtod_l+0x43e>
 800abba:	9805      	ldr	r0, [sp, #20]
 800abbc:	2101      	movs	r1, #1
 800abbe:	f7ff f927 	bl	8009e10 <__i2b>
 800abc2:	4680      	mov	r8, r0
 800abc4:	b948      	cbnz	r0, 800abda <_strtod_l+0x6a2>
 800abc6:	f04f 0800 	mov.w	r8, #0
 800abca:	e6d4      	b.n	800a976 <_strtod_l+0x43e>
 800abcc:	f04f 32ff 	mov.w	r2, #4294967295
 800abd0:	fa02 f303 	lsl.w	r3, r2, r3
 800abd4:	ea03 0a0a 	and.w	sl, r3, sl
 800abd8:	e7b0      	b.n	800ab3c <_strtod_l+0x604>
 800abda:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800abdc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800abde:	2d00      	cmp	r5, #0
 800abe0:	bfab      	itete	ge
 800abe2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800abe4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800abe6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800abe8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800abea:	bfac      	ite	ge
 800abec:	18ef      	addge	r7, r5, r3
 800abee:	1b5e      	sublt	r6, r3, r5
 800abf0:	9b08      	ldr	r3, [sp, #32]
 800abf2:	1aed      	subs	r5, r5, r3
 800abf4:	4415      	add	r5, r2
 800abf6:	4b66      	ldr	r3, [pc, #408]	@ (800ad90 <_strtod_l+0x858>)
 800abf8:	3d01      	subs	r5, #1
 800abfa:	429d      	cmp	r5, r3
 800abfc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ac00:	da50      	bge.n	800aca4 <_strtod_l+0x76c>
 800ac02:	1b5b      	subs	r3, r3, r5
 800ac04:	2b1f      	cmp	r3, #31
 800ac06:	eba2 0203 	sub.w	r2, r2, r3
 800ac0a:	f04f 0101 	mov.w	r1, #1
 800ac0e:	dc3d      	bgt.n	800ac8c <_strtod_l+0x754>
 800ac10:	fa01 f303 	lsl.w	r3, r1, r3
 800ac14:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ac16:	2300      	movs	r3, #0
 800ac18:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac1a:	18bd      	adds	r5, r7, r2
 800ac1c:	9b08      	ldr	r3, [sp, #32]
 800ac1e:	42af      	cmp	r7, r5
 800ac20:	4416      	add	r6, r2
 800ac22:	441e      	add	r6, r3
 800ac24:	463b      	mov	r3, r7
 800ac26:	bfa8      	it	ge
 800ac28:	462b      	movge	r3, r5
 800ac2a:	42b3      	cmp	r3, r6
 800ac2c:	bfa8      	it	ge
 800ac2e:	4633      	movge	r3, r6
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	bfc2      	ittt	gt
 800ac34:	1aed      	subgt	r5, r5, r3
 800ac36:	1af6      	subgt	r6, r6, r3
 800ac38:	1aff      	subgt	r7, r7, r3
 800ac3a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	dd16      	ble.n	800ac6e <_strtod_l+0x736>
 800ac40:	4641      	mov	r1, r8
 800ac42:	9805      	ldr	r0, [sp, #20]
 800ac44:	461a      	mov	r2, r3
 800ac46:	f7ff f9a3 	bl	8009f90 <__pow5mult>
 800ac4a:	4680      	mov	r8, r0
 800ac4c:	2800      	cmp	r0, #0
 800ac4e:	d0ba      	beq.n	800abc6 <_strtod_l+0x68e>
 800ac50:	4601      	mov	r1, r0
 800ac52:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ac54:	9805      	ldr	r0, [sp, #20]
 800ac56:	f7ff f8f1 	bl	8009e3c <__multiply>
 800ac5a:	900e      	str	r0, [sp, #56]	@ 0x38
 800ac5c:	2800      	cmp	r0, #0
 800ac5e:	f43f ae8a 	beq.w	800a976 <_strtod_l+0x43e>
 800ac62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac64:	9805      	ldr	r0, [sp, #20]
 800ac66:	f7fe ffd5 	bl	8009c14 <_Bfree>
 800ac6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac6c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac6e:	2d00      	cmp	r5, #0
 800ac70:	dc1d      	bgt.n	800acae <_strtod_l+0x776>
 800ac72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	dd23      	ble.n	800acc0 <_strtod_l+0x788>
 800ac78:	4649      	mov	r1, r9
 800ac7a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ac7c:	9805      	ldr	r0, [sp, #20]
 800ac7e:	f7ff f987 	bl	8009f90 <__pow5mult>
 800ac82:	4681      	mov	r9, r0
 800ac84:	b9e0      	cbnz	r0, 800acc0 <_strtod_l+0x788>
 800ac86:	f04f 0900 	mov.w	r9, #0
 800ac8a:	e674      	b.n	800a976 <_strtod_l+0x43e>
 800ac8c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ac90:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ac94:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ac98:	35e2      	adds	r5, #226	@ 0xe2
 800ac9a:	fa01 f305 	lsl.w	r3, r1, r5
 800ac9e:	9310      	str	r3, [sp, #64]	@ 0x40
 800aca0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800aca2:	e7ba      	b.n	800ac1a <_strtod_l+0x6e2>
 800aca4:	2300      	movs	r3, #0
 800aca6:	9310      	str	r3, [sp, #64]	@ 0x40
 800aca8:	2301      	movs	r3, #1
 800acaa:	9313      	str	r3, [sp, #76]	@ 0x4c
 800acac:	e7b5      	b.n	800ac1a <_strtod_l+0x6e2>
 800acae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acb0:	9805      	ldr	r0, [sp, #20]
 800acb2:	462a      	mov	r2, r5
 800acb4:	f7ff f9c6 	bl	800a044 <__lshift>
 800acb8:	901a      	str	r0, [sp, #104]	@ 0x68
 800acba:	2800      	cmp	r0, #0
 800acbc:	d1d9      	bne.n	800ac72 <_strtod_l+0x73a>
 800acbe:	e65a      	b.n	800a976 <_strtod_l+0x43e>
 800acc0:	2e00      	cmp	r6, #0
 800acc2:	dd07      	ble.n	800acd4 <_strtod_l+0x79c>
 800acc4:	4649      	mov	r1, r9
 800acc6:	9805      	ldr	r0, [sp, #20]
 800acc8:	4632      	mov	r2, r6
 800acca:	f7ff f9bb 	bl	800a044 <__lshift>
 800acce:	4681      	mov	r9, r0
 800acd0:	2800      	cmp	r0, #0
 800acd2:	d0d8      	beq.n	800ac86 <_strtod_l+0x74e>
 800acd4:	2f00      	cmp	r7, #0
 800acd6:	dd08      	ble.n	800acea <_strtod_l+0x7b2>
 800acd8:	4641      	mov	r1, r8
 800acda:	9805      	ldr	r0, [sp, #20]
 800acdc:	463a      	mov	r2, r7
 800acde:	f7ff f9b1 	bl	800a044 <__lshift>
 800ace2:	4680      	mov	r8, r0
 800ace4:	2800      	cmp	r0, #0
 800ace6:	f43f ae46 	beq.w	800a976 <_strtod_l+0x43e>
 800acea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acec:	9805      	ldr	r0, [sp, #20]
 800acee:	464a      	mov	r2, r9
 800acf0:	f7ff fa30 	bl	800a154 <__mdiff>
 800acf4:	4604      	mov	r4, r0
 800acf6:	2800      	cmp	r0, #0
 800acf8:	f43f ae3d 	beq.w	800a976 <_strtod_l+0x43e>
 800acfc:	68c3      	ldr	r3, [r0, #12]
 800acfe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad00:	2300      	movs	r3, #0
 800ad02:	60c3      	str	r3, [r0, #12]
 800ad04:	4641      	mov	r1, r8
 800ad06:	f7ff fa09 	bl	800a11c <__mcmp>
 800ad0a:	2800      	cmp	r0, #0
 800ad0c:	da46      	bge.n	800ad9c <_strtod_l+0x864>
 800ad0e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad10:	ea53 030a 	orrs.w	r3, r3, sl
 800ad14:	d16c      	bne.n	800adf0 <_strtod_l+0x8b8>
 800ad16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d168      	bne.n	800adf0 <_strtod_l+0x8b8>
 800ad1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad22:	0d1b      	lsrs	r3, r3, #20
 800ad24:	051b      	lsls	r3, r3, #20
 800ad26:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ad2a:	d961      	bls.n	800adf0 <_strtod_l+0x8b8>
 800ad2c:	6963      	ldr	r3, [r4, #20]
 800ad2e:	b913      	cbnz	r3, 800ad36 <_strtod_l+0x7fe>
 800ad30:	6923      	ldr	r3, [r4, #16]
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	dd5c      	ble.n	800adf0 <_strtod_l+0x8b8>
 800ad36:	4621      	mov	r1, r4
 800ad38:	2201      	movs	r2, #1
 800ad3a:	9805      	ldr	r0, [sp, #20]
 800ad3c:	f7ff f982 	bl	800a044 <__lshift>
 800ad40:	4641      	mov	r1, r8
 800ad42:	4604      	mov	r4, r0
 800ad44:	f7ff f9ea 	bl	800a11c <__mcmp>
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	dd51      	ble.n	800adf0 <_strtod_l+0x8b8>
 800ad4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad50:	9a08      	ldr	r2, [sp, #32]
 800ad52:	0d1b      	lsrs	r3, r3, #20
 800ad54:	051b      	lsls	r3, r3, #20
 800ad56:	2a00      	cmp	r2, #0
 800ad58:	d06b      	beq.n	800ae32 <_strtod_l+0x8fa>
 800ad5a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ad5e:	d868      	bhi.n	800ae32 <_strtod_l+0x8fa>
 800ad60:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ad64:	f67f ae9d 	bls.w	800aaa2 <_strtod_l+0x56a>
 800ad68:	4b0a      	ldr	r3, [pc, #40]	@ (800ad94 <_strtod_l+0x85c>)
 800ad6a:	4650      	mov	r0, sl
 800ad6c:	4659      	mov	r1, fp
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f7f5 fc62 	bl	8000638 <__aeabi_dmul>
 800ad74:	4b08      	ldr	r3, [pc, #32]	@ (800ad98 <_strtod_l+0x860>)
 800ad76:	400b      	ands	r3, r1
 800ad78:	4682      	mov	sl, r0
 800ad7a:	468b      	mov	fp, r1
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	f47f ae05 	bne.w	800a98c <_strtod_l+0x454>
 800ad82:	9a05      	ldr	r2, [sp, #20]
 800ad84:	2322      	movs	r3, #34	@ 0x22
 800ad86:	6013      	str	r3, [r2, #0]
 800ad88:	e600      	b.n	800a98c <_strtod_l+0x454>
 800ad8a:	bf00      	nop
 800ad8c:	0800fe28 	.word	0x0800fe28
 800ad90:	fffffc02 	.word	0xfffffc02
 800ad94:	39500000 	.word	0x39500000
 800ad98:	7ff00000 	.word	0x7ff00000
 800ad9c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ada0:	d165      	bne.n	800ae6e <_strtod_l+0x936>
 800ada2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ada4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ada8:	b35a      	cbz	r2, 800ae02 <_strtod_l+0x8ca>
 800adaa:	4a9f      	ldr	r2, [pc, #636]	@ (800b028 <_strtod_l+0xaf0>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d12b      	bne.n	800ae08 <_strtod_l+0x8d0>
 800adb0:	9b08      	ldr	r3, [sp, #32]
 800adb2:	4651      	mov	r1, sl
 800adb4:	b303      	cbz	r3, 800adf8 <_strtod_l+0x8c0>
 800adb6:	4b9d      	ldr	r3, [pc, #628]	@ (800b02c <_strtod_l+0xaf4>)
 800adb8:	465a      	mov	r2, fp
 800adba:	4013      	ands	r3, r2
 800adbc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800adc0:	f04f 32ff 	mov.w	r2, #4294967295
 800adc4:	d81b      	bhi.n	800adfe <_strtod_l+0x8c6>
 800adc6:	0d1b      	lsrs	r3, r3, #20
 800adc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800adcc:	fa02 f303 	lsl.w	r3, r2, r3
 800add0:	4299      	cmp	r1, r3
 800add2:	d119      	bne.n	800ae08 <_strtod_l+0x8d0>
 800add4:	4b96      	ldr	r3, [pc, #600]	@ (800b030 <_strtod_l+0xaf8>)
 800add6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800add8:	429a      	cmp	r2, r3
 800adda:	d102      	bne.n	800ade2 <_strtod_l+0x8aa>
 800addc:	3101      	adds	r1, #1
 800adde:	f43f adca 	beq.w	800a976 <_strtod_l+0x43e>
 800ade2:	4b92      	ldr	r3, [pc, #584]	@ (800b02c <_strtod_l+0xaf4>)
 800ade4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ade6:	401a      	ands	r2, r3
 800ade8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800adec:	f04f 0a00 	mov.w	sl, #0
 800adf0:	9b08      	ldr	r3, [sp, #32]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d1b8      	bne.n	800ad68 <_strtod_l+0x830>
 800adf6:	e5c9      	b.n	800a98c <_strtod_l+0x454>
 800adf8:	f04f 33ff 	mov.w	r3, #4294967295
 800adfc:	e7e8      	b.n	800add0 <_strtod_l+0x898>
 800adfe:	4613      	mov	r3, r2
 800ae00:	e7e6      	b.n	800add0 <_strtod_l+0x898>
 800ae02:	ea53 030a 	orrs.w	r3, r3, sl
 800ae06:	d0a1      	beq.n	800ad4c <_strtod_l+0x814>
 800ae08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae0a:	b1db      	cbz	r3, 800ae44 <_strtod_l+0x90c>
 800ae0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae0e:	4213      	tst	r3, r2
 800ae10:	d0ee      	beq.n	800adf0 <_strtod_l+0x8b8>
 800ae12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae14:	9a08      	ldr	r2, [sp, #32]
 800ae16:	4650      	mov	r0, sl
 800ae18:	4659      	mov	r1, fp
 800ae1a:	b1bb      	cbz	r3, 800ae4c <_strtod_l+0x914>
 800ae1c:	f7ff fb6c 	bl	800a4f8 <sulp>
 800ae20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae24:	ec53 2b10 	vmov	r2, r3, d0
 800ae28:	f7f5 fa50 	bl	80002cc <__adddf3>
 800ae2c:	4682      	mov	sl, r0
 800ae2e:	468b      	mov	fp, r1
 800ae30:	e7de      	b.n	800adf0 <_strtod_l+0x8b8>
 800ae32:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ae36:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ae3a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ae3e:	f04f 3aff 	mov.w	sl, #4294967295
 800ae42:	e7d5      	b.n	800adf0 <_strtod_l+0x8b8>
 800ae44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ae46:	ea13 0f0a 	tst.w	r3, sl
 800ae4a:	e7e1      	b.n	800ae10 <_strtod_l+0x8d8>
 800ae4c:	f7ff fb54 	bl	800a4f8 <sulp>
 800ae50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae54:	ec53 2b10 	vmov	r2, r3, d0
 800ae58:	f7f5 fa36 	bl	80002c8 <__aeabi_dsub>
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	2300      	movs	r3, #0
 800ae60:	4682      	mov	sl, r0
 800ae62:	468b      	mov	fp, r1
 800ae64:	f7f5 fe50 	bl	8000b08 <__aeabi_dcmpeq>
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	d0c1      	beq.n	800adf0 <_strtod_l+0x8b8>
 800ae6c:	e619      	b.n	800aaa2 <_strtod_l+0x56a>
 800ae6e:	4641      	mov	r1, r8
 800ae70:	4620      	mov	r0, r4
 800ae72:	f7ff facb 	bl	800a40c <__ratio>
 800ae76:	ec57 6b10 	vmov	r6, r7, d0
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ae80:	4630      	mov	r0, r6
 800ae82:	4639      	mov	r1, r7
 800ae84:	f7f5 fe54 	bl	8000b30 <__aeabi_dcmple>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	d06f      	beq.n	800af6c <_strtod_l+0xa34>
 800ae8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d17a      	bne.n	800af88 <_strtod_l+0xa50>
 800ae92:	f1ba 0f00 	cmp.w	sl, #0
 800ae96:	d158      	bne.n	800af4a <_strtod_l+0xa12>
 800ae98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d15a      	bne.n	800af58 <_strtod_l+0xa20>
 800aea2:	4b64      	ldr	r3, [pc, #400]	@ (800b034 <_strtod_l+0xafc>)
 800aea4:	2200      	movs	r2, #0
 800aea6:	4630      	mov	r0, r6
 800aea8:	4639      	mov	r1, r7
 800aeaa:	f7f5 fe37 	bl	8000b1c <__aeabi_dcmplt>
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	d159      	bne.n	800af66 <_strtod_l+0xa2e>
 800aeb2:	4630      	mov	r0, r6
 800aeb4:	4639      	mov	r1, r7
 800aeb6:	4b60      	ldr	r3, [pc, #384]	@ (800b038 <_strtod_l+0xb00>)
 800aeb8:	2200      	movs	r2, #0
 800aeba:	f7f5 fbbd 	bl	8000638 <__aeabi_dmul>
 800aebe:	4606      	mov	r6, r0
 800aec0:	460f      	mov	r7, r1
 800aec2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800aec6:	9606      	str	r6, [sp, #24]
 800aec8:	9307      	str	r3, [sp, #28]
 800aeca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aece:	4d57      	ldr	r5, [pc, #348]	@ (800b02c <_strtod_l+0xaf4>)
 800aed0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800aed4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aed6:	401d      	ands	r5, r3
 800aed8:	4b58      	ldr	r3, [pc, #352]	@ (800b03c <_strtod_l+0xb04>)
 800aeda:	429d      	cmp	r5, r3
 800aedc:	f040 80b2 	bne.w	800b044 <_strtod_l+0xb0c>
 800aee0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aee2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800aee6:	ec4b ab10 	vmov	d0, sl, fp
 800aeea:	f7ff f9c7 	bl	800a27c <__ulp>
 800aeee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aef2:	ec51 0b10 	vmov	r0, r1, d0
 800aef6:	f7f5 fb9f 	bl	8000638 <__aeabi_dmul>
 800aefa:	4652      	mov	r2, sl
 800aefc:	465b      	mov	r3, fp
 800aefe:	f7f5 f9e5 	bl	80002cc <__adddf3>
 800af02:	460b      	mov	r3, r1
 800af04:	4949      	ldr	r1, [pc, #292]	@ (800b02c <_strtod_l+0xaf4>)
 800af06:	4a4e      	ldr	r2, [pc, #312]	@ (800b040 <_strtod_l+0xb08>)
 800af08:	4019      	ands	r1, r3
 800af0a:	4291      	cmp	r1, r2
 800af0c:	4682      	mov	sl, r0
 800af0e:	d942      	bls.n	800af96 <_strtod_l+0xa5e>
 800af10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af12:	4b47      	ldr	r3, [pc, #284]	@ (800b030 <_strtod_l+0xaf8>)
 800af14:	429a      	cmp	r2, r3
 800af16:	d103      	bne.n	800af20 <_strtod_l+0x9e8>
 800af18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af1a:	3301      	adds	r3, #1
 800af1c:	f43f ad2b 	beq.w	800a976 <_strtod_l+0x43e>
 800af20:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b030 <_strtod_l+0xaf8>
 800af24:	f04f 3aff 	mov.w	sl, #4294967295
 800af28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af2a:	9805      	ldr	r0, [sp, #20]
 800af2c:	f7fe fe72 	bl	8009c14 <_Bfree>
 800af30:	9805      	ldr	r0, [sp, #20]
 800af32:	4649      	mov	r1, r9
 800af34:	f7fe fe6e 	bl	8009c14 <_Bfree>
 800af38:	9805      	ldr	r0, [sp, #20]
 800af3a:	4641      	mov	r1, r8
 800af3c:	f7fe fe6a 	bl	8009c14 <_Bfree>
 800af40:	9805      	ldr	r0, [sp, #20]
 800af42:	4621      	mov	r1, r4
 800af44:	f7fe fe66 	bl	8009c14 <_Bfree>
 800af48:	e618      	b.n	800ab7c <_strtod_l+0x644>
 800af4a:	f1ba 0f01 	cmp.w	sl, #1
 800af4e:	d103      	bne.n	800af58 <_strtod_l+0xa20>
 800af50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af52:	2b00      	cmp	r3, #0
 800af54:	f43f ada5 	beq.w	800aaa2 <_strtod_l+0x56a>
 800af58:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b008 <_strtod_l+0xad0>
 800af5c:	4f35      	ldr	r7, [pc, #212]	@ (800b034 <_strtod_l+0xafc>)
 800af5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800af62:	2600      	movs	r6, #0
 800af64:	e7b1      	b.n	800aeca <_strtod_l+0x992>
 800af66:	4f34      	ldr	r7, [pc, #208]	@ (800b038 <_strtod_l+0xb00>)
 800af68:	2600      	movs	r6, #0
 800af6a:	e7aa      	b.n	800aec2 <_strtod_l+0x98a>
 800af6c:	4b32      	ldr	r3, [pc, #200]	@ (800b038 <_strtod_l+0xb00>)
 800af6e:	4630      	mov	r0, r6
 800af70:	4639      	mov	r1, r7
 800af72:	2200      	movs	r2, #0
 800af74:	f7f5 fb60 	bl	8000638 <__aeabi_dmul>
 800af78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af7a:	4606      	mov	r6, r0
 800af7c:	460f      	mov	r7, r1
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d09f      	beq.n	800aec2 <_strtod_l+0x98a>
 800af82:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800af86:	e7a0      	b.n	800aeca <_strtod_l+0x992>
 800af88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b010 <_strtod_l+0xad8>
 800af8c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800af90:	ec57 6b17 	vmov	r6, r7, d7
 800af94:	e799      	b.n	800aeca <_strtod_l+0x992>
 800af96:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800af9a:	9b08      	ldr	r3, [sp, #32]
 800af9c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d1c1      	bne.n	800af28 <_strtod_l+0x9f0>
 800afa4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800afa8:	0d1b      	lsrs	r3, r3, #20
 800afaa:	051b      	lsls	r3, r3, #20
 800afac:	429d      	cmp	r5, r3
 800afae:	d1bb      	bne.n	800af28 <_strtod_l+0x9f0>
 800afb0:	4630      	mov	r0, r6
 800afb2:	4639      	mov	r1, r7
 800afb4:	f7f5 fea0 	bl	8000cf8 <__aeabi_d2lz>
 800afb8:	f7f5 fb10 	bl	80005dc <__aeabi_l2d>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4630      	mov	r0, r6
 800afc2:	4639      	mov	r1, r7
 800afc4:	f7f5 f980 	bl	80002c8 <__aeabi_dsub>
 800afc8:	460b      	mov	r3, r1
 800afca:	4602      	mov	r2, r0
 800afcc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800afd0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800afd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afd6:	ea46 060a 	orr.w	r6, r6, sl
 800afda:	431e      	orrs	r6, r3
 800afdc:	d06f      	beq.n	800b0be <_strtod_l+0xb86>
 800afde:	a30e      	add	r3, pc, #56	@ (adr r3, 800b018 <_strtod_l+0xae0>)
 800afe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe4:	f7f5 fd9a 	bl	8000b1c <__aeabi_dcmplt>
 800afe8:	2800      	cmp	r0, #0
 800afea:	f47f accf 	bne.w	800a98c <_strtod_l+0x454>
 800afee:	a30c      	add	r3, pc, #48	@ (adr r3, 800b020 <_strtod_l+0xae8>)
 800aff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aff8:	f7f5 fdae 	bl	8000b58 <__aeabi_dcmpgt>
 800affc:	2800      	cmp	r0, #0
 800affe:	d093      	beq.n	800af28 <_strtod_l+0x9f0>
 800b000:	e4c4      	b.n	800a98c <_strtod_l+0x454>
 800b002:	bf00      	nop
 800b004:	f3af 8000 	nop.w
 800b008:	00000000 	.word	0x00000000
 800b00c:	bff00000 	.word	0xbff00000
 800b010:	00000000 	.word	0x00000000
 800b014:	3ff00000 	.word	0x3ff00000
 800b018:	94a03595 	.word	0x94a03595
 800b01c:	3fdfffff 	.word	0x3fdfffff
 800b020:	35afe535 	.word	0x35afe535
 800b024:	3fe00000 	.word	0x3fe00000
 800b028:	000fffff 	.word	0x000fffff
 800b02c:	7ff00000 	.word	0x7ff00000
 800b030:	7fefffff 	.word	0x7fefffff
 800b034:	3ff00000 	.word	0x3ff00000
 800b038:	3fe00000 	.word	0x3fe00000
 800b03c:	7fe00000 	.word	0x7fe00000
 800b040:	7c9fffff 	.word	0x7c9fffff
 800b044:	9b08      	ldr	r3, [sp, #32]
 800b046:	b323      	cbz	r3, 800b092 <_strtod_l+0xb5a>
 800b048:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b04c:	d821      	bhi.n	800b092 <_strtod_l+0xb5a>
 800b04e:	a328      	add	r3, pc, #160	@ (adr r3, 800b0f0 <_strtod_l+0xbb8>)
 800b050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b054:	4630      	mov	r0, r6
 800b056:	4639      	mov	r1, r7
 800b058:	f7f5 fd6a 	bl	8000b30 <__aeabi_dcmple>
 800b05c:	b1a0      	cbz	r0, 800b088 <_strtod_l+0xb50>
 800b05e:	4639      	mov	r1, r7
 800b060:	4630      	mov	r0, r6
 800b062:	f7f5 fdc1 	bl	8000be8 <__aeabi_d2uiz>
 800b066:	2801      	cmp	r0, #1
 800b068:	bf38      	it	cc
 800b06a:	2001      	movcc	r0, #1
 800b06c:	f7f5 fa6a 	bl	8000544 <__aeabi_ui2d>
 800b070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b072:	4606      	mov	r6, r0
 800b074:	460f      	mov	r7, r1
 800b076:	b9fb      	cbnz	r3, 800b0b8 <_strtod_l+0xb80>
 800b078:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b07c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b07e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b080:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b084:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b088:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b08a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b08e:	1b5b      	subs	r3, r3, r5
 800b090:	9311      	str	r3, [sp, #68]	@ 0x44
 800b092:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b096:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b09a:	f7ff f8ef 	bl	800a27c <__ulp>
 800b09e:	4650      	mov	r0, sl
 800b0a0:	ec53 2b10 	vmov	r2, r3, d0
 800b0a4:	4659      	mov	r1, fp
 800b0a6:	f7f5 fac7 	bl	8000638 <__aeabi_dmul>
 800b0aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b0ae:	f7f5 f90d 	bl	80002cc <__adddf3>
 800b0b2:	4682      	mov	sl, r0
 800b0b4:	468b      	mov	fp, r1
 800b0b6:	e770      	b.n	800af9a <_strtod_l+0xa62>
 800b0b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b0bc:	e7e0      	b.n	800b080 <_strtod_l+0xb48>
 800b0be:	a30e      	add	r3, pc, #56	@ (adr r3, 800b0f8 <_strtod_l+0xbc0>)
 800b0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c4:	f7f5 fd2a 	bl	8000b1c <__aeabi_dcmplt>
 800b0c8:	e798      	b.n	800affc <_strtod_l+0xac4>
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b0d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b0d2:	6013      	str	r3, [r2, #0]
 800b0d4:	f7ff ba6d 	b.w	800a5b2 <_strtod_l+0x7a>
 800b0d8:	2a65      	cmp	r2, #101	@ 0x65
 800b0da:	f43f ab66 	beq.w	800a7aa <_strtod_l+0x272>
 800b0de:	2a45      	cmp	r2, #69	@ 0x45
 800b0e0:	f43f ab63 	beq.w	800a7aa <_strtod_l+0x272>
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	f7ff bb9e 	b.w	800a826 <_strtod_l+0x2ee>
 800b0ea:	bf00      	nop
 800b0ec:	f3af 8000 	nop.w
 800b0f0:	ffc00000 	.word	0xffc00000
 800b0f4:	41dfffff 	.word	0x41dfffff
 800b0f8:	94a03595 	.word	0x94a03595
 800b0fc:	3fcfffff 	.word	0x3fcfffff

0800b100 <_strtod_r>:
 800b100:	4b01      	ldr	r3, [pc, #4]	@ (800b108 <_strtod_r+0x8>)
 800b102:	f7ff ba19 	b.w	800a538 <_strtod_l>
 800b106:	bf00      	nop
 800b108:	2000009c 	.word	0x2000009c

0800b10c <_strtol_l.constprop.0>:
 800b10c:	2b24      	cmp	r3, #36	@ 0x24
 800b10e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b112:	4686      	mov	lr, r0
 800b114:	4690      	mov	r8, r2
 800b116:	d801      	bhi.n	800b11c <_strtol_l.constprop.0+0x10>
 800b118:	2b01      	cmp	r3, #1
 800b11a:	d106      	bne.n	800b12a <_strtol_l.constprop.0+0x1e>
 800b11c:	f7fd fe5a 	bl	8008dd4 <__errno>
 800b120:	2316      	movs	r3, #22
 800b122:	6003      	str	r3, [r0, #0]
 800b124:	2000      	movs	r0, #0
 800b126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b12a:	4834      	ldr	r0, [pc, #208]	@ (800b1fc <_strtol_l.constprop.0+0xf0>)
 800b12c:	460d      	mov	r5, r1
 800b12e:	462a      	mov	r2, r5
 800b130:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b134:	5d06      	ldrb	r6, [r0, r4]
 800b136:	f016 0608 	ands.w	r6, r6, #8
 800b13a:	d1f8      	bne.n	800b12e <_strtol_l.constprop.0+0x22>
 800b13c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b13e:	d12d      	bne.n	800b19c <_strtol_l.constprop.0+0x90>
 800b140:	782c      	ldrb	r4, [r5, #0]
 800b142:	2601      	movs	r6, #1
 800b144:	1c95      	adds	r5, r2, #2
 800b146:	f033 0210 	bics.w	r2, r3, #16
 800b14a:	d109      	bne.n	800b160 <_strtol_l.constprop.0+0x54>
 800b14c:	2c30      	cmp	r4, #48	@ 0x30
 800b14e:	d12a      	bne.n	800b1a6 <_strtol_l.constprop.0+0x9a>
 800b150:	782a      	ldrb	r2, [r5, #0]
 800b152:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b156:	2a58      	cmp	r2, #88	@ 0x58
 800b158:	d125      	bne.n	800b1a6 <_strtol_l.constprop.0+0x9a>
 800b15a:	786c      	ldrb	r4, [r5, #1]
 800b15c:	2310      	movs	r3, #16
 800b15e:	3502      	adds	r5, #2
 800b160:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b164:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b168:	2200      	movs	r2, #0
 800b16a:	fbbc f9f3 	udiv	r9, ip, r3
 800b16e:	4610      	mov	r0, r2
 800b170:	fb03 ca19 	mls	sl, r3, r9, ip
 800b174:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b178:	2f09      	cmp	r7, #9
 800b17a:	d81b      	bhi.n	800b1b4 <_strtol_l.constprop.0+0xa8>
 800b17c:	463c      	mov	r4, r7
 800b17e:	42a3      	cmp	r3, r4
 800b180:	dd27      	ble.n	800b1d2 <_strtol_l.constprop.0+0xc6>
 800b182:	1c57      	adds	r7, r2, #1
 800b184:	d007      	beq.n	800b196 <_strtol_l.constprop.0+0x8a>
 800b186:	4581      	cmp	r9, r0
 800b188:	d320      	bcc.n	800b1cc <_strtol_l.constprop.0+0xc0>
 800b18a:	d101      	bne.n	800b190 <_strtol_l.constprop.0+0x84>
 800b18c:	45a2      	cmp	sl, r4
 800b18e:	db1d      	blt.n	800b1cc <_strtol_l.constprop.0+0xc0>
 800b190:	fb00 4003 	mla	r0, r0, r3, r4
 800b194:	2201      	movs	r2, #1
 800b196:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b19a:	e7eb      	b.n	800b174 <_strtol_l.constprop.0+0x68>
 800b19c:	2c2b      	cmp	r4, #43	@ 0x2b
 800b19e:	bf04      	itt	eq
 800b1a0:	782c      	ldrbeq	r4, [r5, #0]
 800b1a2:	1c95      	addeq	r5, r2, #2
 800b1a4:	e7cf      	b.n	800b146 <_strtol_l.constprop.0+0x3a>
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d1da      	bne.n	800b160 <_strtol_l.constprop.0+0x54>
 800b1aa:	2c30      	cmp	r4, #48	@ 0x30
 800b1ac:	bf0c      	ite	eq
 800b1ae:	2308      	moveq	r3, #8
 800b1b0:	230a      	movne	r3, #10
 800b1b2:	e7d5      	b.n	800b160 <_strtol_l.constprop.0+0x54>
 800b1b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b1b8:	2f19      	cmp	r7, #25
 800b1ba:	d801      	bhi.n	800b1c0 <_strtol_l.constprop.0+0xb4>
 800b1bc:	3c37      	subs	r4, #55	@ 0x37
 800b1be:	e7de      	b.n	800b17e <_strtol_l.constprop.0+0x72>
 800b1c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b1c4:	2f19      	cmp	r7, #25
 800b1c6:	d804      	bhi.n	800b1d2 <_strtol_l.constprop.0+0xc6>
 800b1c8:	3c57      	subs	r4, #87	@ 0x57
 800b1ca:	e7d8      	b.n	800b17e <_strtol_l.constprop.0+0x72>
 800b1cc:	f04f 32ff 	mov.w	r2, #4294967295
 800b1d0:	e7e1      	b.n	800b196 <_strtol_l.constprop.0+0x8a>
 800b1d2:	1c53      	adds	r3, r2, #1
 800b1d4:	d108      	bne.n	800b1e8 <_strtol_l.constprop.0+0xdc>
 800b1d6:	2322      	movs	r3, #34	@ 0x22
 800b1d8:	f8ce 3000 	str.w	r3, [lr]
 800b1dc:	4660      	mov	r0, ip
 800b1de:	f1b8 0f00 	cmp.w	r8, #0
 800b1e2:	d0a0      	beq.n	800b126 <_strtol_l.constprop.0+0x1a>
 800b1e4:	1e69      	subs	r1, r5, #1
 800b1e6:	e006      	b.n	800b1f6 <_strtol_l.constprop.0+0xea>
 800b1e8:	b106      	cbz	r6, 800b1ec <_strtol_l.constprop.0+0xe0>
 800b1ea:	4240      	negs	r0, r0
 800b1ec:	f1b8 0f00 	cmp.w	r8, #0
 800b1f0:	d099      	beq.n	800b126 <_strtol_l.constprop.0+0x1a>
 800b1f2:	2a00      	cmp	r2, #0
 800b1f4:	d1f6      	bne.n	800b1e4 <_strtol_l.constprop.0+0xd8>
 800b1f6:	f8c8 1000 	str.w	r1, [r8]
 800b1fa:	e794      	b.n	800b126 <_strtol_l.constprop.0+0x1a>
 800b1fc:	0800fe51 	.word	0x0800fe51

0800b200 <_strtol_r>:
 800b200:	f7ff bf84 	b.w	800b10c <_strtol_l.constprop.0>

0800b204 <__ssputs_r>:
 800b204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b208:	688e      	ldr	r6, [r1, #8]
 800b20a:	461f      	mov	r7, r3
 800b20c:	42be      	cmp	r6, r7
 800b20e:	680b      	ldr	r3, [r1, #0]
 800b210:	4682      	mov	sl, r0
 800b212:	460c      	mov	r4, r1
 800b214:	4690      	mov	r8, r2
 800b216:	d82d      	bhi.n	800b274 <__ssputs_r+0x70>
 800b218:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b21c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b220:	d026      	beq.n	800b270 <__ssputs_r+0x6c>
 800b222:	6965      	ldr	r5, [r4, #20]
 800b224:	6909      	ldr	r1, [r1, #16]
 800b226:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b22a:	eba3 0901 	sub.w	r9, r3, r1
 800b22e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b232:	1c7b      	adds	r3, r7, #1
 800b234:	444b      	add	r3, r9
 800b236:	106d      	asrs	r5, r5, #1
 800b238:	429d      	cmp	r5, r3
 800b23a:	bf38      	it	cc
 800b23c:	461d      	movcc	r5, r3
 800b23e:	0553      	lsls	r3, r2, #21
 800b240:	d527      	bpl.n	800b292 <__ssputs_r+0x8e>
 800b242:	4629      	mov	r1, r5
 800b244:	f7fc fc42 	bl	8007acc <_malloc_r>
 800b248:	4606      	mov	r6, r0
 800b24a:	b360      	cbz	r0, 800b2a6 <__ssputs_r+0xa2>
 800b24c:	6921      	ldr	r1, [r4, #16]
 800b24e:	464a      	mov	r2, r9
 800b250:	f7fd fdf5 	bl	8008e3e <memcpy>
 800b254:	89a3      	ldrh	r3, [r4, #12]
 800b256:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b25a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b25e:	81a3      	strh	r3, [r4, #12]
 800b260:	6126      	str	r6, [r4, #16]
 800b262:	6165      	str	r5, [r4, #20]
 800b264:	444e      	add	r6, r9
 800b266:	eba5 0509 	sub.w	r5, r5, r9
 800b26a:	6026      	str	r6, [r4, #0]
 800b26c:	60a5      	str	r5, [r4, #8]
 800b26e:	463e      	mov	r6, r7
 800b270:	42be      	cmp	r6, r7
 800b272:	d900      	bls.n	800b276 <__ssputs_r+0x72>
 800b274:	463e      	mov	r6, r7
 800b276:	6820      	ldr	r0, [r4, #0]
 800b278:	4632      	mov	r2, r6
 800b27a:	4641      	mov	r1, r8
 800b27c:	f000 fb6a 	bl	800b954 <memmove>
 800b280:	68a3      	ldr	r3, [r4, #8]
 800b282:	1b9b      	subs	r3, r3, r6
 800b284:	60a3      	str	r3, [r4, #8]
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	4433      	add	r3, r6
 800b28a:	6023      	str	r3, [r4, #0]
 800b28c:	2000      	movs	r0, #0
 800b28e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b292:	462a      	mov	r2, r5
 800b294:	f000 ff31 	bl	800c0fa <_realloc_r>
 800b298:	4606      	mov	r6, r0
 800b29a:	2800      	cmp	r0, #0
 800b29c:	d1e0      	bne.n	800b260 <__ssputs_r+0x5c>
 800b29e:	6921      	ldr	r1, [r4, #16]
 800b2a0:	4650      	mov	r0, sl
 800b2a2:	f7fe fc2d 	bl	8009b00 <_free_r>
 800b2a6:	230c      	movs	r3, #12
 800b2a8:	f8ca 3000 	str.w	r3, [sl]
 800b2ac:	89a3      	ldrh	r3, [r4, #12]
 800b2ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2b2:	81a3      	strh	r3, [r4, #12]
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	e7e9      	b.n	800b28e <__ssputs_r+0x8a>
	...

0800b2bc <_svfiprintf_r>:
 800b2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c0:	4698      	mov	r8, r3
 800b2c2:	898b      	ldrh	r3, [r1, #12]
 800b2c4:	061b      	lsls	r3, r3, #24
 800b2c6:	b09d      	sub	sp, #116	@ 0x74
 800b2c8:	4607      	mov	r7, r0
 800b2ca:	460d      	mov	r5, r1
 800b2cc:	4614      	mov	r4, r2
 800b2ce:	d510      	bpl.n	800b2f2 <_svfiprintf_r+0x36>
 800b2d0:	690b      	ldr	r3, [r1, #16]
 800b2d2:	b973      	cbnz	r3, 800b2f2 <_svfiprintf_r+0x36>
 800b2d4:	2140      	movs	r1, #64	@ 0x40
 800b2d6:	f7fc fbf9 	bl	8007acc <_malloc_r>
 800b2da:	6028      	str	r0, [r5, #0]
 800b2dc:	6128      	str	r0, [r5, #16]
 800b2de:	b930      	cbnz	r0, 800b2ee <_svfiprintf_r+0x32>
 800b2e0:	230c      	movs	r3, #12
 800b2e2:	603b      	str	r3, [r7, #0]
 800b2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e8:	b01d      	add	sp, #116	@ 0x74
 800b2ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ee:	2340      	movs	r3, #64	@ 0x40
 800b2f0:	616b      	str	r3, [r5, #20]
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2f6:	2320      	movs	r3, #32
 800b2f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b300:	2330      	movs	r3, #48	@ 0x30
 800b302:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b4a0 <_svfiprintf_r+0x1e4>
 800b306:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b30a:	f04f 0901 	mov.w	r9, #1
 800b30e:	4623      	mov	r3, r4
 800b310:	469a      	mov	sl, r3
 800b312:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b316:	b10a      	cbz	r2, 800b31c <_svfiprintf_r+0x60>
 800b318:	2a25      	cmp	r2, #37	@ 0x25
 800b31a:	d1f9      	bne.n	800b310 <_svfiprintf_r+0x54>
 800b31c:	ebba 0b04 	subs.w	fp, sl, r4
 800b320:	d00b      	beq.n	800b33a <_svfiprintf_r+0x7e>
 800b322:	465b      	mov	r3, fp
 800b324:	4622      	mov	r2, r4
 800b326:	4629      	mov	r1, r5
 800b328:	4638      	mov	r0, r7
 800b32a:	f7ff ff6b 	bl	800b204 <__ssputs_r>
 800b32e:	3001      	adds	r0, #1
 800b330:	f000 80a7 	beq.w	800b482 <_svfiprintf_r+0x1c6>
 800b334:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b336:	445a      	add	r2, fp
 800b338:	9209      	str	r2, [sp, #36]	@ 0x24
 800b33a:	f89a 3000 	ldrb.w	r3, [sl]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	f000 809f 	beq.w	800b482 <_svfiprintf_r+0x1c6>
 800b344:	2300      	movs	r3, #0
 800b346:	f04f 32ff 	mov.w	r2, #4294967295
 800b34a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b34e:	f10a 0a01 	add.w	sl, sl, #1
 800b352:	9304      	str	r3, [sp, #16]
 800b354:	9307      	str	r3, [sp, #28]
 800b356:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b35a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b35c:	4654      	mov	r4, sl
 800b35e:	2205      	movs	r2, #5
 800b360:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b364:	484e      	ldr	r0, [pc, #312]	@ (800b4a0 <_svfiprintf_r+0x1e4>)
 800b366:	f7f4 ff53 	bl	8000210 <memchr>
 800b36a:	9a04      	ldr	r2, [sp, #16]
 800b36c:	b9d8      	cbnz	r0, 800b3a6 <_svfiprintf_r+0xea>
 800b36e:	06d0      	lsls	r0, r2, #27
 800b370:	bf44      	itt	mi
 800b372:	2320      	movmi	r3, #32
 800b374:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b378:	0711      	lsls	r1, r2, #28
 800b37a:	bf44      	itt	mi
 800b37c:	232b      	movmi	r3, #43	@ 0x2b
 800b37e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b382:	f89a 3000 	ldrb.w	r3, [sl]
 800b386:	2b2a      	cmp	r3, #42	@ 0x2a
 800b388:	d015      	beq.n	800b3b6 <_svfiprintf_r+0xfa>
 800b38a:	9a07      	ldr	r2, [sp, #28]
 800b38c:	4654      	mov	r4, sl
 800b38e:	2000      	movs	r0, #0
 800b390:	f04f 0c0a 	mov.w	ip, #10
 800b394:	4621      	mov	r1, r4
 800b396:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b39a:	3b30      	subs	r3, #48	@ 0x30
 800b39c:	2b09      	cmp	r3, #9
 800b39e:	d94b      	bls.n	800b438 <_svfiprintf_r+0x17c>
 800b3a0:	b1b0      	cbz	r0, 800b3d0 <_svfiprintf_r+0x114>
 800b3a2:	9207      	str	r2, [sp, #28]
 800b3a4:	e014      	b.n	800b3d0 <_svfiprintf_r+0x114>
 800b3a6:	eba0 0308 	sub.w	r3, r0, r8
 800b3aa:	fa09 f303 	lsl.w	r3, r9, r3
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	9304      	str	r3, [sp, #16]
 800b3b2:	46a2      	mov	sl, r4
 800b3b4:	e7d2      	b.n	800b35c <_svfiprintf_r+0xa0>
 800b3b6:	9b03      	ldr	r3, [sp, #12]
 800b3b8:	1d19      	adds	r1, r3, #4
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	9103      	str	r1, [sp, #12]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	bfbb      	ittet	lt
 800b3c2:	425b      	neglt	r3, r3
 800b3c4:	f042 0202 	orrlt.w	r2, r2, #2
 800b3c8:	9307      	strge	r3, [sp, #28]
 800b3ca:	9307      	strlt	r3, [sp, #28]
 800b3cc:	bfb8      	it	lt
 800b3ce:	9204      	strlt	r2, [sp, #16]
 800b3d0:	7823      	ldrb	r3, [r4, #0]
 800b3d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3d4:	d10a      	bne.n	800b3ec <_svfiprintf_r+0x130>
 800b3d6:	7863      	ldrb	r3, [r4, #1]
 800b3d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3da:	d132      	bne.n	800b442 <_svfiprintf_r+0x186>
 800b3dc:	9b03      	ldr	r3, [sp, #12]
 800b3de:	1d1a      	adds	r2, r3, #4
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	9203      	str	r2, [sp, #12]
 800b3e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b3e8:	3402      	adds	r4, #2
 800b3ea:	9305      	str	r3, [sp, #20]
 800b3ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b4b0 <_svfiprintf_r+0x1f4>
 800b3f0:	7821      	ldrb	r1, [r4, #0]
 800b3f2:	2203      	movs	r2, #3
 800b3f4:	4650      	mov	r0, sl
 800b3f6:	f7f4 ff0b 	bl	8000210 <memchr>
 800b3fa:	b138      	cbz	r0, 800b40c <_svfiprintf_r+0x150>
 800b3fc:	9b04      	ldr	r3, [sp, #16]
 800b3fe:	eba0 000a 	sub.w	r0, r0, sl
 800b402:	2240      	movs	r2, #64	@ 0x40
 800b404:	4082      	lsls	r2, r0
 800b406:	4313      	orrs	r3, r2
 800b408:	3401      	adds	r4, #1
 800b40a:	9304      	str	r3, [sp, #16]
 800b40c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b410:	4824      	ldr	r0, [pc, #144]	@ (800b4a4 <_svfiprintf_r+0x1e8>)
 800b412:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b416:	2206      	movs	r2, #6
 800b418:	f7f4 fefa 	bl	8000210 <memchr>
 800b41c:	2800      	cmp	r0, #0
 800b41e:	d036      	beq.n	800b48e <_svfiprintf_r+0x1d2>
 800b420:	4b21      	ldr	r3, [pc, #132]	@ (800b4a8 <_svfiprintf_r+0x1ec>)
 800b422:	bb1b      	cbnz	r3, 800b46c <_svfiprintf_r+0x1b0>
 800b424:	9b03      	ldr	r3, [sp, #12]
 800b426:	3307      	adds	r3, #7
 800b428:	f023 0307 	bic.w	r3, r3, #7
 800b42c:	3308      	adds	r3, #8
 800b42e:	9303      	str	r3, [sp, #12]
 800b430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b432:	4433      	add	r3, r6
 800b434:	9309      	str	r3, [sp, #36]	@ 0x24
 800b436:	e76a      	b.n	800b30e <_svfiprintf_r+0x52>
 800b438:	fb0c 3202 	mla	r2, ip, r2, r3
 800b43c:	460c      	mov	r4, r1
 800b43e:	2001      	movs	r0, #1
 800b440:	e7a8      	b.n	800b394 <_svfiprintf_r+0xd8>
 800b442:	2300      	movs	r3, #0
 800b444:	3401      	adds	r4, #1
 800b446:	9305      	str	r3, [sp, #20]
 800b448:	4619      	mov	r1, r3
 800b44a:	f04f 0c0a 	mov.w	ip, #10
 800b44e:	4620      	mov	r0, r4
 800b450:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b454:	3a30      	subs	r2, #48	@ 0x30
 800b456:	2a09      	cmp	r2, #9
 800b458:	d903      	bls.n	800b462 <_svfiprintf_r+0x1a6>
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d0c6      	beq.n	800b3ec <_svfiprintf_r+0x130>
 800b45e:	9105      	str	r1, [sp, #20]
 800b460:	e7c4      	b.n	800b3ec <_svfiprintf_r+0x130>
 800b462:	fb0c 2101 	mla	r1, ip, r1, r2
 800b466:	4604      	mov	r4, r0
 800b468:	2301      	movs	r3, #1
 800b46a:	e7f0      	b.n	800b44e <_svfiprintf_r+0x192>
 800b46c:	ab03      	add	r3, sp, #12
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	462a      	mov	r2, r5
 800b472:	4b0e      	ldr	r3, [pc, #56]	@ (800b4ac <_svfiprintf_r+0x1f0>)
 800b474:	a904      	add	r1, sp, #16
 800b476:	4638      	mov	r0, r7
 800b478:	f7fc fc54 	bl	8007d24 <_printf_float>
 800b47c:	1c42      	adds	r2, r0, #1
 800b47e:	4606      	mov	r6, r0
 800b480:	d1d6      	bne.n	800b430 <_svfiprintf_r+0x174>
 800b482:	89ab      	ldrh	r3, [r5, #12]
 800b484:	065b      	lsls	r3, r3, #25
 800b486:	f53f af2d 	bmi.w	800b2e4 <_svfiprintf_r+0x28>
 800b48a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b48c:	e72c      	b.n	800b2e8 <_svfiprintf_r+0x2c>
 800b48e:	ab03      	add	r3, sp, #12
 800b490:	9300      	str	r3, [sp, #0]
 800b492:	462a      	mov	r2, r5
 800b494:	4b05      	ldr	r3, [pc, #20]	@ (800b4ac <_svfiprintf_r+0x1f0>)
 800b496:	a904      	add	r1, sp, #16
 800b498:	4638      	mov	r0, r7
 800b49a:	f7fc fedb 	bl	8008254 <_printf_i>
 800b49e:	e7ed      	b.n	800b47c <_svfiprintf_r+0x1c0>
 800b4a0:	0800ff51 	.word	0x0800ff51
 800b4a4:	0800ff5b 	.word	0x0800ff5b
 800b4a8:	08007d25 	.word	0x08007d25
 800b4ac:	0800b205 	.word	0x0800b205
 800b4b0:	0800ff57 	.word	0x0800ff57

0800b4b4 <__sfputc_r>:
 800b4b4:	6893      	ldr	r3, [r2, #8]
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	b410      	push	{r4}
 800b4bc:	6093      	str	r3, [r2, #8]
 800b4be:	da08      	bge.n	800b4d2 <__sfputc_r+0x1e>
 800b4c0:	6994      	ldr	r4, [r2, #24]
 800b4c2:	42a3      	cmp	r3, r4
 800b4c4:	db01      	blt.n	800b4ca <__sfputc_r+0x16>
 800b4c6:	290a      	cmp	r1, #10
 800b4c8:	d103      	bne.n	800b4d2 <__sfputc_r+0x1e>
 800b4ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4ce:	f7fd bb8a 	b.w	8008be6 <__swbuf_r>
 800b4d2:	6813      	ldr	r3, [r2, #0]
 800b4d4:	1c58      	adds	r0, r3, #1
 800b4d6:	6010      	str	r0, [r2, #0]
 800b4d8:	7019      	strb	r1, [r3, #0]
 800b4da:	4608      	mov	r0, r1
 800b4dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4e0:	4770      	bx	lr

0800b4e2 <__sfputs_r>:
 800b4e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4e4:	4606      	mov	r6, r0
 800b4e6:	460f      	mov	r7, r1
 800b4e8:	4614      	mov	r4, r2
 800b4ea:	18d5      	adds	r5, r2, r3
 800b4ec:	42ac      	cmp	r4, r5
 800b4ee:	d101      	bne.n	800b4f4 <__sfputs_r+0x12>
 800b4f0:	2000      	movs	r0, #0
 800b4f2:	e007      	b.n	800b504 <__sfputs_r+0x22>
 800b4f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4f8:	463a      	mov	r2, r7
 800b4fa:	4630      	mov	r0, r6
 800b4fc:	f7ff ffda 	bl	800b4b4 <__sfputc_r>
 800b500:	1c43      	adds	r3, r0, #1
 800b502:	d1f3      	bne.n	800b4ec <__sfputs_r+0xa>
 800b504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b508 <_vfiprintf_r>:
 800b508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b50c:	460d      	mov	r5, r1
 800b50e:	b09d      	sub	sp, #116	@ 0x74
 800b510:	4614      	mov	r4, r2
 800b512:	4698      	mov	r8, r3
 800b514:	4606      	mov	r6, r0
 800b516:	b118      	cbz	r0, 800b520 <_vfiprintf_r+0x18>
 800b518:	6a03      	ldr	r3, [r0, #32]
 800b51a:	b90b      	cbnz	r3, 800b520 <_vfiprintf_r+0x18>
 800b51c:	f7fd fa5a 	bl	80089d4 <__sinit>
 800b520:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b522:	07d9      	lsls	r1, r3, #31
 800b524:	d405      	bmi.n	800b532 <_vfiprintf_r+0x2a>
 800b526:	89ab      	ldrh	r3, [r5, #12]
 800b528:	059a      	lsls	r2, r3, #22
 800b52a:	d402      	bmi.n	800b532 <_vfiprintf_r+0x2a>
 800b52c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b52e:	f7fd fc7c 	bl	8008e2a <__retarget_lock_acquire_recursive>
 800b532:	89ab      	ldrh	r3, [r5, #12]
 800b534:	071b      	lsls	r3, r3, #28
 800b536:	d501      	bpl.n	800b53c <_vfiprintf_r+0x34>
 800b538:	692b      	ldr	r3, [r5, #16]
 800b53a:	b99b      	cbnz	r3, 800b564 <_vfiprintf_r+0x5c>
 800b53c:	4629      	mov	r1, r5
 800b53e:	4630      	mov	r0, r6
 800b540:	f7fd fb90 	bl	8008c64 <__swsetup_r>
 800b544:	b170      	cbz	r0, 800b564 <_vfiprintf_r+0x5c>
 800b546:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b548:	07dc      	lsls	r4, r3, #31
 800b54a:	d504      	bpl.n	800b556 <_vfiprintf_r+0x4e>
 800b54c:	f04f 30ff 	mov.w	r0, #4294967295
 800b550:	b01d      	add	sp, #116	@ 0x74
 800b552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b556:	89ab      	ldrh	r3, [r5, #12]
 800b558:	0598      	lsls	r0, r3, #22
 800b55a:	d4f7      	bmi.n	800b54c <_vfiprintf_r+0x44>
 800b55c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b55e:	f7fd fc65 	bl	8008e2c <__retarget_lock_release_recursive>
 800b562:	e7f3      	b.n	800b54c <_vfiprintf_r+0x44>
 800b564:	2300      	movs	r3, #0
 800b566:	9309      	str	r3, [sp, #36]	@ 0x24
 800b568:	2320      	movs	r3, #32
 800b56a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b56e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b572:	2330      	movs	r3, #48	@ 0x30
 800b574:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b724 <_vfiprintf_r+0x21c>
 800b578:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b57c:	f04f 0901 	mov.w	r9, #1
 800b580:	4623      	mov	r3, r4
 800b582:	469a      	mov	sl, r3
 800b584:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b588:	b10a      	cbz	r2, 800b58e <_vfiprintf_r+0x86>
 800b58a:	2a25      	cmp	r2, #37	@ 0x25
 800b58c:	d1f9      	bne.n	800b582 <_vfiprintf_r+0x7a>
 800b58e:	ebba 0b04 	subs.w	fp, sl, r4
 800b592:	d00b      	beq.n	800b5ac <_vfiprintf_r+0xa4>
 800b594:	465b      	mov	r3, fp
 800b596:	4622      	mov	r2, r4
 800b598:	4629      	mov	r1, r5
 800b59a:	4630      	mov	r0, r6
 800b59c:	f7ff ffa1 	bl	800b4e2 <__sfputs_r>
 800b5a0:	3001      	adds	r0, #1
 800b5a2:	f000 80a7 	beq.w	800b6f4 <_vfiprintf_r+0x1ec>
 800b5a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5a8:	445a      	add	r2, fp
 800b5aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	f000 809f 	beq.w	800b6f4 <_vfiprintf_r+0x1ec>
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b5bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5c0:	f10a 0a01 	add.w	sl, sl, #1
 800b5c4:	9304      	str	r3, [sp, #16]
 800b5c6:	9307      	str	r3, [sp, #28]
 800b5c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b5cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5ce:	4654      	mov	r4, sl
 800b5d0:	2205      	movs	r2, #5
 800b5d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5d6:	4853      	ldr	r0, [pc, #332]	@ (800b724 <_vfiprintf_r+0x21c>)
 800b5d8:	f7f4 fe1a 	bl	8000210 <memchr>
 800b5dc:	9a04      	ldr	r2, [sp, #16]
 800b5de:	b9d8      	cbnz	r0, 800b618 <_vfiprintf_r+0x110>
 800b5e0:	06d1      	lsls	r1, r2, #27
 800b5e2:	bf44      	itt	mi
 800b5e4:	2320      	movmi	r3, #32
 800b5e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5ea:	0713      	lsls	r3, r2, #28
 800b5ec:	bf44      	itt	mi
 800b5ee:	232b      	movmi	r3, #43	@ 0x2b
 800b5f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b5f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5fa:	d015      	beq.n	800b628 <_vfiprintf_r+0x120>
 800b5fc:	9a07      	ldr	r2, [sp, #28]
 800b5fe:	4654      	mov	r4, sl
 800b600:	2000      	movs	r0, #0
 800b602:	f04f 0c0a 	mov.w	ip, #10
 800b606:	4621      	mov	r1, r4
 800b608:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b60c:	3b30      	subs	r3, #48	@ 0x30
 800b60e:	2b09      	cmp	r3, #9
 800b610:	d94b      	bls.n	800b6aa <_vfiprintf_r+0x1a2>
 800b612:	b1b0      	cbz	r0, 800b642 <_vfiprintf_r+0x13a>
 800b614:	9207      	str	r2, [sp, #28]
 800b616:	e014      	b.n	800b642 <_vfiprintf_r+0x13a>
 800b618:	eba0 0308 	sub.w	r3, r0, r8
 800b61c:	fa09 f303 	lsl.w	r3, r9, r3
 800b620:	4313      	orrs	r3, r2
 800b622:	9304      	str	r3, [sp, #16]
 800b624:	46a2      	mov	sl, r4
 800b626:	e7d2      	b.n	800b5ce <_vfiprintf_r+0xc6>
 800b628:	9b03      	ldr	r3, [sp, #12]
 800b62a:	1d19      	adds	r1, r3, #4
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	9103      	str	r1, [sp, #12]
 800b630:	2b00      	cmp	r3, #0
 800b632:	bfbb      	ittet	lt
 800b634:	425b      	neglt	r3, r3
 800b636:	f042 0202 	orrlt.w	r2, r2, #2
 800b63a:	9307      	strge	r3, [sp, #28]
 800b63c:	9307      	strlt	r3, [sp, #28]
 800b63e:	bfb8      	it	lt
 800b640:	9204      	strlt	r2, [sp, #16]
 800b642:	7823      	ldrb	r3, [r4, #0]
 800b644:	2b2e      	cmp	r3, #46	@ 0x2e
 800b646:	d10a      	bne.n	800b65e <_vfiprintf_r+0x156>
 800b648:	7863      	ldrb	r3, [r4, #1]
 800b64a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b64c:	d132      	bne.n	800b6b4 <_vfiprintf_r+0x1ac>
 800b64e:	9b03      	ldr	r3, [sp, #12]
 800b650:	1d1a      	adds	r2, r3, #4
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	9203      	str	r2, [sp, #12]
 800b656:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b65a:	3402      	adds	r4, #2
 800b65c:	9305      	str	r3, [sp, #20]
 800b65e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b734 <_vfiprintf_r+0x22c>
 800b662:	7821      	ldrb	r1, [r4, #0]
 800b664:	2203      	movs	r2, #3
 800b666:	4650      	mov	r0, sl
 800b668:	f7f4 fdd2 	bl	8000210 <memchr>
 800b66c:	b138      	cbz	r0, 800b67e <_vfiprintf_r+0x176>
 800b66e:	9b04      	ldr	r3, [sp, #16]
 800b670:	eba0 000a 	sub.w	r0, r0, sl
 800b674:	2240      	movs	r2, #64	@ 0x40
 800b676:	4082      	lsls	r2, r0
 800b678:	4313      	orrs	r3, r2
 800b67a:	3401      	adds	r4, #1
 800b67c:	9304      	str	r3, [sp, #16]
 800b67e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b682:	4829      	ldr	r0, [pc, #164]	@ (800b728 <_vfiprintf_r+0x220>)
 800b684:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b688:	2206      	movs	r2, #6
 800b68a:	f7f4 fdc1 	bl	8000210 <memchr>
 800b68e:	2800      	cmp	r0, #0
 800b690:	d03f      	beq.n	800b712 <_vfiprintf_r+0x20a>
 800b692:	4b26      	ldr	r3, [pc, #152]	@ (800b72c <_vfiprintf_r+0x224>)
 800b694:	bb1b      	cbnz	r3, 800b6de <_vfiprintf_r+0x1d6>
 800b696:	9b03      	ldr	r3, [sp, #12]
 800b698:	3307      	adds	r3, #7
 800b69a:	f023 0307 	bic.w	r3, r3, #7
 800b69e:	3308      	adds	r3, #8
 800b6a0:	9303      	str	r3, [sp, #12]
 800b6a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6a4:	443b      	add	r3, r7
 800b6a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6a8:	e76a      	b.n	800b580 <_vfiprintf_r+0x78>
 800b6aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6ae:	460c      	mov	r4, r1
 800b6b0:	2001      	movs	r0, #1
 800b6b2:	e7a8      	b.n	800b606 <_vfiprintf_r+0xfe>
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	3401      	adds	r4, #1
 800b6b8:	9305      	str	r3, [sp, #20]
 800b6ba:	4619      	mov	r1, r3
 800b6bc:	f04f 0c0a 	mov.w	ip, #10
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6c6:	3a30      	subs	r2, #48	@ 0x30
 800b6c8:	2a09      	cmp	r2, #9
 800b6ca:	d903      	bls.n	800b6d4 <_vfiprintf_r+0x1cc>
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d0c6      	beq.n	800b65e <_vfiprintf_r+0x156>
 800b6d0:	9105      	str	r1, [sp, #20]
 800b6d2:	e7c4      	b.n	800b65e <_vfiprintf_r+0x156>
 800b6d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6d8:	4604      	mov	r4, r0
 800b6da:	2301      	movs	r3, #1
 800b6dc:	e7f0      	b.n	800b6c0 <_vfiprintf_r+0x1b8>
 800b6de:	ab03      	add	r3, sp, #12
 800b6e0:	9300      	str	r3, [sp, #0]
 800b6e2:	462a      	mov	r2, r5
 800b6e4:	4b12      	ldr	r3, [pc, #72]	@ (800b730 <_vfiprintf_r+0x228>)
 800b6e6:	a904      	add	r1, sp, #16
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	f7fc fb1b 	bl	8007d24 <_printf_float>
 800b6ee:	4607      	mov	r7, r0
 800b6f0:	1c78      	adds	r0, r7, #1
 800b6f2:	d1d6      	bne.n	800b6a2 <_vfiprintf_r+0x19a>
 800b6f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6f6:	07d9      	lsls	r1, r3, #31
 800b6f8:	d405      	bmi.n	800b706 <_vfiprintf_r+0x1fe>
 800b6fa:	89ab      	ldrh	r3, [r5, #12]
 800b6fc:	059a      	lsls	r2, r3, #22
 800b6fe:	d402      	bmi.n	800b706 <_vfiprintf_r+0x1fe>
 800b700:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b702:	f7fd fb93 	bl	8008e2c <__retarget_lock_release_recursive>
 800b706:	89ab      	ldrh	r3, [r5, #12]
 800b708:	065b      	lsls	r3, r3, #25
 800b70a:	f53f af1f 	bmi.w	800b54c <_vfiprintf_r+0x44>
 800b70e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b710:	e71e      	b.n	800b550 <_vfiprintf_r+0x48>
 800b712:	ab03      	add	r3, sp, #12
 800b714:	9300      	str	r3, [sp, #0]
 800b716:	462a      	mov	r2, r5
 800b718:	4b05      	ldr	r3, [pc, #20]	@ (800b730 <_vfiprintf_r+0x228>)
 800b71a:	a904      	add	r1, sp, #16
 800b71c:	4630      	mov	r0, r6
 800b71e:	f7fc fd99 	bl	8008254 <_printf_i>
 800b722:	e7e4      	b.n	800b6ee <_vfiprintf_r+0x1e6>
 800b724:	0800ff51 	.word	0x0800ff51
 800b728:	0800ff5b 	.word	0x0800ff5b
 800b72c:	08007d25 	.word	0x08007d25
 800b730:	0800b4e3 	.word	0x0800b4e3
 800b734:	0800ff57 	.word	0x0800ff57

0800b738 <__sflush_r>:
 800b738:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b73c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b740:	0716      	lsls	r6, r2, #28
 800b742:	4605      	mov	r5, r0
 800b744:	460c      	mov	r4, r1
 800b746:	d454      	bmi.n	800b7f2 <__sflush_r+0xba>
 800b748:	684b      	ldr	r3, [r1, #4]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	dc02      	bgt.n	800b754 <__sflush_r+0x1c>
 800b74e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b750:	2b00      	cmp	r3, #0
 800b752:	dd48      	ble.n	800b7e6 <__sflush_r+0xae>
 800b754:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b756:	2e00      	cmp	r6, #0
 800b758:	d045      	beq.n	800b7e6 <__sflush_r+0xae>
 800b75a:	2300      	movs	r3, #0
 800b75c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b760:	682f      	ldr	r7, [r5, #0]
 800b762:	6a21      	ldr	r1, [r4, #32]
 800b764:	602b      	str	r3, [r5, #0]
 800b766:	d030      	beq.n	800b7ca <__sflush_r+0x92>
 800b768:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b76a:	89a3      	ldrh	r3, [r4, #12]
 800b76c:	0759      	lsls	r1, r3, #29
 800b76e:	d505      	bpl.n	800b77c <__sflush_r+0x44>
 800b770:	6863      	ldr	r3, [r4, #4]
 800b772:	1ad2      	subs	r2, r2, r3
 800b774:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b776:	b10b      	cbz	r3, 800b77c <__sflush_r+0x44>
 800b778:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b77a:	1ad2      	subs	r2, r2, r3
 800b77c:	2300      	movs	r3, #0
 800b77e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b780:	6a21      	ldr	r1, [r4, #32]
 800b782:	4628      	mov	r0, r5
 800b784:	47b0      	blx	r6
 800b786:	1c43      	adds	r3, r0, #1
 800b788:	89a3      	ldrh	r3, [r4, #12]
 800b78a:	d106      	bne.n	800b79a <__sflush_r+0x62>
 800b78c:	6829      	ldr	r1, [r5, #0]
 800b78e:	291d      	cmp	r1, #29
 800b790:	d82b      	bhi.n	800b7ea <__sflush_r+0xb2>
 800b792:	4a2a      	ldr	r2, [pc, #168]	@ (800b83c <__sflush_r+0x104>)
 800b794:	410a      	asrs	r2, r1
 800b796:	07d6      	lsls	r6, r2, #31
 800b798:	d427      	bmi.n	800b7ea <__sflush_r+0xb2>
 800b79a:	2200      	movs	r2, #0
 800b79c:	6062      	str	r2, [r4, #4]
 800b79e:	04d9      	lsls	r1, r3, #19
 800b7a0:	6922      	ldr	r2, [r4, #16]
 800b7a2:	6022      	str	r2, [r4, #0]
 800b7a4:	d504      	bpl.n	800b7b0 <__sflush_r+0x78>
 800b7a6:	1c42      	adds	r2, r0, #1
 800b7a8:	d101      	bne.n	800b7ae <__sflush_r+0x76>
 800b7aa:	682b      	ldr	r3, [r5, #0]
 800b7ac:	b903      	cbnz	r3, 800b7b0 <__sflush_r+0x78>
 800b7ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800b7b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7b2:	602f      	str	r7, [r5, #0]
 800b7b4:	b1b9      	cbz	r1, 800b7e6 <__sflush_r+0xae>
 800b7b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b7ba:	4299      	cmp	r1, r3
 800b7bc:	d002      	beq.n	800b7c4 <__sflush_r+0x8c>
 800b7be:	4628      	mov	r0, r5
 800b7c0:	f7fe f99e 	bl	8009b00 <_free_r>
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800b7c8:	e00d      	b.n	800b7e6 <__sflush_r+0xae>
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	47b0      	blx	r6
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	1c50      	adds	r0, r2, #1
 800b7d4:	d1c9      	bne.n	800b76a <__sflush_r+0x32>
 800b7d6:	682b      	ldr	r3, [r5, #0]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d0c6      	beq.n	800b76a <__sflush_r+0x32>
 800b7dc:	2b1d      	cmp	r3, #29
 800b7de:	d001      	beq.n	800b7e4 <__sflush_r+0xac>
 800b7e0:	2b16      	cmp	r3, #22
 800b7e2:	d11e      	bne.n	800b822 <__sflush_r+0xea>
 800b7e4:	602f      	str	r7, [r5, #0]
 800b7e6:	2000      	movs	r0, #0
 800b7e8:	e022      	b.n	800b830 <__sflush_r+0xf8>
 800b7ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7ee:	b21b      	sxth	r3, r3
 800b7f0:	e01b      	b.n	800b82a <__sflush_r+0xf2>
 800b7f2:	690f      	ldr	r7, [r1, #16]
 800b7f4:	2f00      	cmp	r7, #0
 800b7f6:	d0f6      	beq.n	800b7e6 <__sflush_r+0xae>
 800b7f8:	0793      	lsls	r3, r2, #30
 800b7fa:	680e      	ldr	r6, [r1, #0]
 800b7fc:	bf08      	it	eq
 800b7fe:	694b      	ldreq	r3, [r1, #20]
 800b800:	600f      	str	r7, [r1, #0]
 800b802:	bf18      	it	ne
 800b804:	2300      	movne	r3, #0
 800b806:	eba6 0807 	sub.w	r8, r6, r7
 800b80a:	608b      	str	r3, [r1, #8]
 800b80c:	f1b8 0f00 	cmp.w	r8, #0
 800b810:	dde9      	ble.n	800b7e6 <__sflush_r+0xae>
 800b812:	6a21      	ldr	r1, [r4, #32]
 800b814:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b816:	4643      	mov	r3, r8
 800b818:	463a      	mov	r2, r7
 800b81a:	4628      	mov	r0, r5
 800b81c:	47b0      	blx	r6
 800b81e:	2800      	cmp	r0, #0
 800b820:	dc08      	bgt.n	800b834 <__sflush_r+0xfc>
 800b822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b82a:	81a3      	strh	r3, [r4, #12]
 800b82c:	f04f 30ff 	mov.w	r0, #4294967295
 800b830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b834:	4407      	add	r7, r0
 800b836:	eba8 0800 	sub.w	r8, r8, r0
 800b83a:	e7e7      	b.n	800b80c <__sflush_r+0xd4>
 800b83c:	dfbffffe 	.word	0xdfbffffe

0800b840 <_fflush_r>:
 800b840:	b538      	push	{r3, r4, r5, lr}
 800b842:	690b      	ldr	r3, [r1, #16]
 800b844:	4605      	mov	r5, r0
 800b846:	460c      	mov	r4, r1
 800b848:	b913      	cbnz	r3, 800b850 <_fflush_r+0x10>
 800b84a:	2500      	movs	r5, #0
 800b84c:	4628      	mov	r0, r5
 800b84e:	bd38      	pop	{r3, r4, r5, pc}
 800b850:	b118      	cbz	r0, 800b85a <_fflush_r+0x1a>
 800b852:	6a03      	ldr	r3, [r0, #32]
 800b854:	b90b      	cbnz	r3, 800b85a <_fflush_r+0x1a>
 800b856:	f7fd f8bd 	bl	80089d4 <__sinit>
 800b85a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d0f3      	beq.n	800b84a <_fflush_r+0xa>
 800b862:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b864:	07d0      	lsls	r0, r2, #31
 800b866:	d404      	bmi.n	800b872 <_fflush_r+0x32>
 800b868:	0599      	lsls	r1, r3, #22
 800b86a:	d402      	bmi.n	800b872 <_fflush_r+0x32>
 800b86c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b86e:	f7fd fadc 	bl	8008e2a <__retarget_lock_acquire_recursive>
 800b872:	4628      	mov	r0, r5
 800b874:	4621      	mov	r1, r4
 800b876:	f7ff ff5f 	bl	800b738 <__sflush_r>
 800b87a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b87c:	07da      	lsls	r2, r3, #31
 800b87e:	4605      	mov	r5, r0
 800b880:	d4e4      	bmi.n	800b84c <_fflush_r+0xc>
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	059b      	lsls	r3, r3, #22
 800b886:	d4e1      	bmi.n	800b84c <_fflush_r+0xc>
 800b888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b88a:	f7fd facf 	bl	8008e2c <__retarget_lock_release_recursive>
 800b88e:	e7dd      	b.n	800b84c <_fflush_r+0xc>

0800b890 <__swhatbuf_r>:
 800b890:	b570      	push	{r4, r5, r6, lr}
 800b892:	460c      	mov	r4, r1
 800b894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b898:	2900      	cmp	r1, #0
 800b89a:	b096      	sub	sp, #88	@ 0x58
 800b89c:	4615      	mov	r5, r2
 800b89e:	461e      	mov	r6, r3
 800b8a0:	da0d      	bge.n	800b8be <__swhatbuf_r+0x2e>
 800b8a2:	89a3      	ldrh	r3, [r4, #12]
 800b8a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b8a8:	f04f 0100 	mov.w	r1, #0
 800b8ac:	bf14      	ite	ne
 800b8ae:	2340      	movne	r3, #64	@ 0x40
 800b8b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b8b4:	2000      	movs	r0, #0
 800b8b6:	6031      	str	r1, [r6, #0]
 800b8b8:	602b      	str	r3, [r5, #0]
 800b8ba:	b016      	add	sp, #88	@ 0x58
 800b8bc:	bd70      	pop	{r4, r5, r6, pc}
 800b8be:	466a      	mov	r2, sp
 800b8c0:	f000 f874 	bl	800b9ac <_fstat_r>
 800b8c4:	2800      	cmp	r0, #0
 800b8c6:	dbec      	blt.n	800b8a2 <__swhatbuf_r+0x12>
 800b8c8:	9901      	ldr	r1, [sp, #4]
 800b8ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b8ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b8d2:	4259      	negs	r1, r3
 800b8d4:	4159      	adcs	r1, r3
 800b8d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b8da:	e7eb      	b.n	800b8b4 <__swhatbuf_r+0x24>

0800b8dc <__smakebuf_r>:
 800b8dc:	898b      	ldrh	r3, [r1, #12]
 800b8de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8e0:	079d      	lsls	r5, r3, #30
 800b8e2:	4606      	mov	r6, r0
 800b8e4:	460c      	mov	r4, r1
 800b8e6:	d507      	bpl.n	800b8f8 <__smakebuf_r+0x1c>
 800b8e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b8ec:	6023      	str	r3, [r4, #0]
 800b8ee:	6123      	str	r3, [r4, #16]
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	6163      	str	r3, [r4, #20]
 800b8f4:	b003      	add	sp, #12
 800b8f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8f8:	ab01      	add	r3, sp, #4
 800b8fa:	466a      	mov	r2, sp
 800b8fc:	f7ff ffc8 	bl	800b890 <__swhatbuf_r>
 800b900:	9f00      	ldr	r7, [sp, #0]
 800b902:	4605      	mov	r5, r0
 800b904:	4639      	mov	r1, r7
 800b906:	4630      	mov	r0, r6
 800b908:	f7fc f8e0 	bl	8007acc <_malloc_r>
 800b90c:	b948      	cbnz	r0, 800b922 <__smakebuf_r+0x46>
 800b90e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b912:	059a      	lsls	r2, r3, #22
 800b914:	d4ee      	bmi.n	800b8f4 <__smakebuf_r+0x18>
 800b916:	f023 0303 	bic.w	r3, r3, #3
 800b91a:	f043 0302 	orr.w	r3, r3, #2
 800b91e:	81a3      	strh	r3, [r4, #12]
 800b920:	e7e2      	b.n	800b8e8 <__smakebuf_r+0xc>
 800b922:	89a3      	ldrh	r3, [r4, #12]
 800b924:	6020      	str	r0, [r4, #0]
 800b926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b92a:	81a3      	strh	r3, [r4, #12]
 800b92c:	9b01      	ldr	r3, [sp, #4]
 800b92e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b932:	b15b      	cbz	r3, 800b94c <__smakebuf_r+0x70>
 800b934:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b938:	4630      	mov	r0, r6
 800b93a:	f000 f849 	bl	800b9d0 <_isatty_r>
 800b93e:	b128      	cbz	r0, 800b94c <__smakebuf_r+0x70>
 800b940:	89a3      	ldrh	r3, [r4, #12]
 800b942:	f023 0303 	bic.w	r3, r3, #3
 800b946:	f043 0301 	orr.w	r3, r3, #1
 800b94a:	81a3      	strh	r3, [r4, #12]
 800b94c:	89a3      	ldrh	r3, [r4, #12]
 800b94e:	431d      	orrs	r5, r3
 800b950:	81a5      	strh	r5, [r4, #12]
 800b952:	e7cf      	b.n	800b8f4 <__smakebuf_r+0x18>

0800b954 <memmove>:
 800b954:	4288      	cmp	r0, r1
 800b956:	b510      	push	{r4, lr}
 800b958:	eb01 0402 	add.w	r4, r1, r2
 800b95c:	d902      	bls.n	800b964 <memmove+0x10>
 800b95e:	4284      	cmp	r4, r0
 800b960:	4623      	mov	r3, r4
 800b962:	d807      	bhi.n	800b974 <memmove+0x20>
 800b964:	1e43      	subs	r3, r0, #1
 800b966:	42a1      	cmp	r1, r4
 800b968:	d008      	beq.n	800b97c <memmove+0x28>
 800b96a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b96e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b972:	e7f8      	b.n	800b966 <memmove+0x12>
 800b974:	4402      	add	r2, r0
 800b976:	4601      	mov	r1, r0
 800b978:	428a      	cmp	r2, r1
 800b97a:	d100      	bne.n	800b97e <memmove+0x2a>
 800b97c:	bd10      	pop	{r4, pc}
 800b97e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b986:	e7f7      	b.n	800b978 <memmove+0x24>

0800b988 <strncmp>:
 800b988:	b510      	push	{r4, lr}
 800b98a:	b16a      	cbz	r2, 800b9a8 <strncmp+0x20>
 800b98c:	3901      	subs	r1, #1
 800b98e:	1884      	adds	r4, r0, r2
 800b990:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b994:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b998:	429a      	cmp	r2, r3
 800b99a:	d103      	bne.n	800b9a4 <strncmp+0x1c>
 800b99c:	42a0      	cmp	r0, r4
 800b99e:	d001      	beq.n	800b9a4 <strncmp+0x1c>
 800b9a0:	2a00      	cmp	r2, #0
 800b9a2:	d1f5      	bne.n	800b990 <strncmp+0x8>
 800b9a4:	1ad0      	subs	r0, r2, r3
 800b9a6:	bd10      	pop	{r4, pc}
 800b9a8:	4610      	mov	r0, r2
 800b9aa:	e7fc      	b.n	800b9a6 <strncmp+0x1e>

0800b9ac <_fstat_r>:
 800b9ac:	b538      	push	{r3, r4, r5, lr}
 800b9ae:	4d07      	ldr	r5, [pc, #28]	@ (800b9cc <_fstat_r+0x20>)
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	4604      	mov	r4, r0
 800b9b4:	4608      	mov	r0, r1
 800b9b6:	4611      	mov	r1, r2
 800b9b8:	602b      	str	r3, [r5, #0]
 800b9ba:	f7f6 fea7 	bl	800270c <_fstat>
 800b9be:	1c43      	adds	r3, r0, #1
 800b9c0:	d102      	bne.n	800b9c8 <_fstat_r+0x1c>
 800b9c2:	682b      	ldr	r3, [r5, #0]
 800b9c4:	b103      	cbz	r3, 800b9c8 <_fstat_r+0x1c>
 800b9c6:	6023      	str	r3, [r4, #0]
 800b9c8:	bd38      	pop	{r3, r4, r5, pc}
 800b9ca:	bf00      	nop
 800b9cc:	20000624 	.word	0x20000624

0800b9d0 <_isatty_r>:
 800b9d0:	b538      	push	{r3, r4, r5, lr}
 800b9d2:	4d06      	ldr	r5, [pc, #24]	@ (800b9ec <_isatty_r+0x1c>)
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	4604      	mov	r4, r0
 800b9d8:	4608      	mov	r0, r1
 800b9da:	602b      	str	r3, [r5, #0]
 800b9dc:	f7f6 fea6 	bl	800272c <_isatty>
 800b9e0:	1c43      	adds	r3, r0, #1
 800b9e2:	d102      	bne.n	800b9ea <_isatty_r+0x1a>
 800b9e4:	682b      	ldr	r3, [r5, #0]
 800b9e6:	b103      	cbz	r3, 800b9ea <_isatty_r+0x1a>
 800b9e8:	6023      	str	r3, [r4, #0]
 800b9ea:	bd38      	pop	{r3, r4, r5, pc}
 800b9ec:	20000624 	.word	0x20000624

0800b9f0 <nan>:
 800b9f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b9f8 <nan+0x8>
 800b9f4:	4770      	bx	lr
 800b9f6:	bf00      	nop
 800b9f8:	00000000 	.word	0x00000000
 800b9fc:	7ff80000 	.word	0x7ff80000

0800ba00 <__assert_func>:
 800ba00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba02:	4614      	mov	r4, r2
 800ba04:	461a      	mov	r2, r3
 800ba06:	4b09      	ldr	r3, [pc, #36]	@ (800ba2c <__assert_func+0x2c>)
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	4605      	mov	r5, r0
 800ba0c:	68d8      	ldr	r0, [r3, #12]
 800ba0e:	b954      	cbnz	r4, 800ba26 <__assert_func+0x26>
 800ba10:	4b07      	ldr	r3, [pc, #28]	@ (800ba30 <__assert_func+0x30>)
 800ba12:	461c      	mov	r4, r3
 800ba14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba18:	9100      	str	r1, [sp, #0]
 800ba1a:	462b      	mov	r3, r5
 800ba1c:	4905      	ldr	r1, [pc, #20]	@ (800ba34 <__assert_func+0x34>)
 800ba1e:	f000 fba7 	bl	800c170 <fiprintf>
 800ba22:	f000 fbb7 	bl	800c194 <abort>
 800ba26:	4b04      	ldr	r3, [pc, #16]	@ (800ba38 <__assert_func+0x38>)
 800ba28:	e7f4      	b.n	800ba14 <__assert_func+0x14>
 800ba2a:	bf00      	nop
 800ba2c:	2000004c 	.word	0x2000004c
 800ba30:	0800ffa5 	.word	0x0800ffa5
 800ba34:	0800ff77 	.word	0x0800ff77
 800ba38:	0800ff6a 	.word	0x0800ff6a

0800ba3c <_calloc_r>:
 800ba3c:	b570      	push	{r4, r5, r6, lr}
 800ba3e:	fba1 5402 	umull	r5, r4, r1, r2
 800ba42:	b93c      	cbnz	r4, 800ba54 <_calloc_r+0x18>
 800ba44:	4629      	mov	r1, r5
 800ba46:	f7fc f841 	bl	8007acc <_malloc_r>
 800ba4a:	4606      	mov	r6, r0
 800ba4c:	b928      	cbnz	r0, 800ba5a <_calloc_r+0x1e>
 800ba4e:	2600      	movs	r6, #0
 800ba50:	4630      	mov	r0, r6
 800ba52:	bd70      	pop	{r4, r5, r6, pc}
 800ba54:	220c      	movs	r2, #12
 800ba56:	6002      	str	r2, [r0, #0]
 800ba58:	e7f9      	b.n	800ba4e <_calloc_r+0x12>
 800ba5a:	462a      	mov	r2, r5
 800ba5c:	4621      	mov	r1, r4
 800ba5e:	f7fd f957 	bl	8008d10 <memset>
 800ba62:	e7f5      	b.n	800ba50 <_calloc_r+0x14>

0800ba64 <rshift>:
 800ba64:	6903      	ldr	r3, [r0, #16]
 800ba66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba72:	f100 0414 	add.w	r4, r0, #20
 800ba76:	dd45      	ble.n	800bb04 <rshift+0xa0>
 800ba78:	f011 011f 	ands.w	r1, r1, #31
 800ba7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba84:	d10c      	bne.n	800baa0 <rshift+0x3c>
 800ba86:	f100 0710 	add.w	r7, r0, #16
 800ba8a:	4629      	mov	r1, r5
 800ba8c:	42b1      	cmp	r1, r6
 800ba8e:	d334      	bcc.n	800bafa <rshift+0x96>
 800ba90:	1a9b      	subs	r3, r3, r2
 800ba92:	009b      	lsls	r3, r3, #2
 800ba94:	1eea      	subs	r2, r5, #3
 800ba96:	4296      	cmp	r6, r2
 800ba98:	bf38      	it	cc
 800ba9a:	2300      	movcc	r3, #0
 800ba9c:	4423      	add	r3, r4
 800ba9e:	e015      	b.n	800bacc <rshift+0x68>
 800baa0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800baa4:	f1c1 0820 	rsb	r8, r1, #32
 800baa8:	40cf      	lsrs	r7, r1
 800baaa:	f105 0e04 	add.w	lr, r5, #4
 800baae:	46a1      	mov	r9, r4
 800bab0:	4576      	cmp	r6, lr
 800bab2:	46f4      	mov	ip, lr
 800bab4:	d815      	bhi.n	800bae2 <rshift+0x7e>
 800bab6:	1a9a      	subs	r2, r3, r2
 800bab8:	0092      	lsls	r2, r2, #2
 800baba:	3a04      	subs	r2, #4
 800babc:	3501      	adds	r5, #1
 800babe:	42ae      	cmp	r6, r5
 800bac0:	bf38      	it	cc
 800bac2:	2200      	movcc	r2, #0
 800bac4:	18a3      	adds	r3, r4, r2
 800bac6:	50a7      	str	r7, [r4, r2]
 800bac8:	b107      	cbz	r7, 800bacc <rshift+0x68>
 800baca:	3304      	adds	r3, #4
 800bacc:	1b1a      	subs	r2, r3, r4
 800bace:	42a3      	cmp	r3, r4
 800bad0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bad4:	bf08      	it	eq
 800bad6:	2300      	moveq	r3, #0
 800bad8:	6102      	str	r2, [r0, #16]
 800bada:	bf08      	it	eq
 800badc:	6143      	streq	r3, [r0, #20]
 800bade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bae2:	f8dc c000 	ldr.w	ip, [ip]
 800bae6:	fa0c fc08 	lsl.w	ip, ip, r8
 800baea:	ea4c 0707 	orr.w	r7, ip, r7
 800baee:	f849 7b04 	str.w	r7, [r9], #4
 800baf2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800baf6:	40cf      	lsrs	r7, r1
 800baf8:	e7da      	b.n	800bab0 <rshift+0x4c>
 800bafa:	f851 cb04 	ldr.w	ip, [r1], #4
 800bafe:	f847 cf04 	str.w	ip, [r7, #4]!
 800bb02:	e7c3      	b.n	800ba8c <rshift+0x28>
 800bb04:	4623      	mov	r3, r4
 800bb06:	e7e1      	b.n	800bacc <rshift+0x68>

0800bb08 <__hexdig_fun>:
 800bb08:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bb0c:	2b09      	cmp	r3, #9
 800bb0e:	d802      	bhi.n	800bb16 <__hexdig_fun+0xe>
 800bb10:	3820      	subs	r0, #32
 800bb12:	b2c0      	uxtb	r0, r0
 800bb14:	4770      	bx	lr
 800bb16:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bb1a:	2b05      	cmp	r3, #5
 800bb1c:	d801      	bhi.n	800bb22 <__hexdig_fun+0x1a>
 800bb1e:	3847      	subs	r0, #71	@ 0x47
 800bb20:	e7f7      	b.n	800bb12 <__hexdig_fun+0xa>
 800bb22:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bb26:	2b05      	cmp	r3, #5
 800bb28:	d801      	bhi.n	800bb2e <__hexdig_fun+0x26>
 800bb2a:	3827      	subs	r0, #39	@ 0x27
 800bb2c:	e7f1      	b.n	800bb12 <__hexdig_fun+0xa>
 800bb2e:	2000      	movs	r0, #0
 800bb30:	4770      	bx	lr
	...

0800bb34 <__gethex>:
 800bb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb38:	b085      	sub	sp, #20
 800bb3a:	468a      	mov	sl, r1
 800bb3c:	9302      	str	r3, [sp, #8]
 800bb3e:	680b      	ldr	r3, [r1, #0]
 800bb40:	9001      	str	r0, [sp, #4]
 800bb42:	4690      	mov	r8, r2
 800bb44:	1c9c      	adds	r4, r3, #2
 800bb46:	46a1      	mov	r9, r4
 800bb48:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bb4c:	2830      	cmp	r0, #48	@ 0x30
 800bb4e:	d0fa      	beq.n	800bb46 <__gethex+0x12>
 800bb50:	eba9 0303 	sub.w	r3, r9, r3
 800bb54:	f1a3 0b02 	sub.w	fp, r3, #2
 800bb58:	f7ff ffd6 	bl	800bb08 <__hexdig_fun>
 800bb5c:	4605      	mov	r5, r0
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	d168      	bne.n	800bc34 <__gethex+0x100>
 800bb62:	49a0      	ldr	r1, [pc, #640]	@ (800bde4 <__gethex+0x2b0>)
 800bb64:	2201      	movs	r2, #1
 800bb66:	4648      	mov	r0, r9
 800bb68:	f7ff ff0e 	bl	800b988 <strncmp>
 800bb6c:	4607      	mov	r7, r0
 800bb6e:	2800      	cmp	r0, #0
 800bb70:	d167      	bne.n	800bc42 <__gethex+0x10e>
 800bb72:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bb76:	4626      	mov	r6, r4
 800bb78:	f7ff ffc6 	bl	800bb08 <__hexdig_fun>
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	d062      	beq.n	800bc46 <__gethex+0x112>
 800bb80:	4623      	mov	r3, r4
 800bb82:	7818      	ldrb	r0, [r3, #0]
 800bb84:	2830      	cmp	r0, #48	@ 0x30
 800bb86:	4699      	mov	r9, r3
 800bb88:	f103 0301 	add.w	r3, r3, #1
 800bb8c:	d0f9      	beq.n	800bb82 <__gethex+0x4e>
 800bb8e:	f7ff ffbb 	bl	800bb08 <__hexdig_fun>
 800bb92:	fab0 f580 	clz	r5, r0
 800bb96:	096d      	lsrs	r5, r5, #5
 800bb98:	f04f 0b01 	mov.w	fp, #1
 800bb9c:	464a      	mov	r2, r9
 800bb9e:	4616      	mov	r6, r2
 800bba0:	3201      	adds	r2, #1
 800bba2:	7830      	ldrb	r0, [r6, #0]
 800bba4:	f7ff ffb0 	bl	800bb08 <__hexdig_fun>
 800bba8:	2800      	cmp	r0, #0
 800bbaa:	d1f8      	bne.n	800bb9e <__gethex+0x6a>
 800bbac:	498d      	ldr	r1, [pc, #564]	@ (800bde4 <__gethex+0x2b0>)
 800bbae:	2201      	movs	r2, #1
 800bbb0:	4630      	mov	r0, r6
 800bbb2:	f7ff fee9 	bl	800b988 <strncmp>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	d13f      	bne.n	800bc3a <__gethex+0x106>
 800bbba:	b944      	cbnz	r4, 800bbce <__gethex+0x9a>
 800bbbc:	1c74      	adds	r4, r6, #1
 800bbbe:	4622      	mov	r2, r4
 800bbc0:	4616      	mov	r6, r2
 800bbc2:	3201      	adds	r2, #1
 800bbc4:	7830      	ldrb	r0, [r6, #0]
 800bbc6:	f7ff ff9f 	bl	800bb08 <__hexdig_fun>
 800bbca:	2800      	cmp	r0, #0
 800bbcc:	d1f8      	bne.n	800bbc0 <__gethex+0x8c>
 800bbce:	1ba4      	subs	r4, r4, r6
 800bbd0:	00a7      	lsls	r7, r4, #2
 800bbd2:	7833      	ldrb	r3, [r6, #0]
 800bbd4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bbd8:	2b50      	cmp	r3, #80	@ 0x50
 800bbda:	d13e      	bne.n	800bc5a <__gethex+0x126>
 800bbdc:	7873      	ldrb	r3, [r6, #1]
 800bbde:	2b2b      	cmp	r3, #43	@ 0x2b
 800bbe0:	d033      	beq.n	800bc4a <__gethex+0x116>
 800bbe2:	2b2d      	cmp	r3, #45	@ 0x2d
 800bbe4:	d034      	beq.n	800bc50 <__gethex+0x11c>
 800bbe6:	1c71      	adds	r1, r6, #1
 800bbe8:	2400      	movs	r4, #0
 800bbea:	7808      	ldrb	r0, [r1, #0]
 800bbec:	f7ff ff8c 	bl	800bb08 <__hexdig_fun>
 800bbf0:	1e43      	subs	r3, r0, #1
 800bbf2:	b2db      	uxtb	r3, r3
 800bbf4:	2b18      	cmp	r3, #24
 800bbf6:	d830      	bhi.n	800bc5a <__gethex+0x126>
 800bbf8:	f1a0 0210 	sub.w	r2, r0, #16
 800bbfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bc00:	f7ff ff82 	bl	800bb08 <__hexdig_fun>
 800bc04:	f100 3cff 	add.w	ip, r0, #4294967295
 800bc08:	fa5f fc8c 	uxtb.w	ip, ip
 800bc0c:	f1bc 0f18 	cmp.w	ip, #24
 800bc10:	f04f 030a 	mov.w	r3, #10
 800bc14:	d91e      	bls.n	800bc54 <__gethex+0x120>
 800bc16:	b104      	cbz	r4, 800bc1a <__gethex+0xe6>
 800bc18:	4252      	negs	r2, r2
 800bc1a:	4417      	add	r7, r2
 800bc1c:	f8ca 1000 	str.w	r1, [sl]
 800bc20:	b1ed      	cbz	r5, 800bc5e <__gethex+0x12a>
 800bc22:	f1bb 0f00 	cmp.w	fp, #0
 800bc26:	bf0c      	ite	eq
 800bc28:	2506      	moveq	r5, #6
 800bc2a:	2500      	movne	r5, #0
 800bc2c:	4628      	mov	r0, r5
 800bc2e:	b005      	add	sp, #20
 800bc30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc34:	2500      	movs	r5, #0
 800bc36:	462c      	mov	r4, r5
 800bc38:	e7b0      	b.n	800bb9c <__gethex+0x68>
 800bc3a:	2c00      	cmp	r4, #0
 800bc3c:	d1c7      	bne.n	800bbce <__gethex+0x9a>
 800bc3e:	4627      	mov	r7, r4
 800bc40:	e7c7      	b.n	800bbd2 <__gethex+0x9e>
 800bc42:	464e      	mov	r6, r9
 800bc44:	462f      	mov	r7, r5
 800bc46:	2501      	movs	r5, #1
 800bc48:	e7c3      	b.n	800bbd2 <__gethex+0x9e>
 800bc4a:	2400      	movs	r4, #0
 800bc4c:	1cb1      	adds	r1, r6, #2
 800bc4e:	e7cc      	b.n	800bbea <__gethex+0xb6>
 800bc50:	2401      	movs	r4, #1
 800bc52:	e7fb      	b.n	800bc4c <__gethex+0x118>
 800bc54:	fb03 0002 	mla	r0, r3, r2, r0
 800bc58:	e7ce      	b.n	800bbf8 <__gethex+0xc4>
 800bc5a:	4631      	mov	r1, r6
 800bc5c:	e7de      	b.n	800bc1c <__gethex+0xe8>
 800bc5e:	eba6 0309 	sub.w	r3, r6, r9
 800bc62:	3b01      	subs	r3, #1
 800bc64:	4629      	mov	r1, r5
 800bc66:	2b07      	cmp	r3, #7
 800bc68:	dc0a      	bgt.n	800bc80 <__gethex+0x14c>
 800bc6a:	9801      	ldr	r0, [sp, #4]
 800bc6c:	f7fd ff92 	bl	8009b94 <_Balloc>
 800bc70:	4604      	mov	r4, r0
 800bc72:	b940      	cbnz	r0, 800bc86 <__gethex+0x152>
 800bc74:	4b5c      	ldr	r3, [pc, #368]	@ (800bde8 <__gethex+0x2b4>)
 800bc76:	4602      	mov	r2, r0
 800bc78:	21e4      	movs	r1, #228	@ 0xe4
 800bc7a:	485c      	ldr	r0, [pc, #368]	@ (800bdec <__gethex+0x2b8>)
 800bc7c:	f7ff fec0 	bl	800ba00 <__assert_func>
 800bc80:	3101      	adds	r1, #1
 800bc82:	105b      	asrs	r3, r3, #1
 800bc84:	e7ef      	b.n	800bc66 <__gethex+0x132>
 800bc86:	f100 0a14 	add.w	sl, r0, #20
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	4655      	mov	r5, sl
 800bc8e:	469b      	mov	fp, r3
 800bc90:	45b1      	cmp	r9, r6
 800bc92:	d337      	bcc.n	800bd04 <__gethex+0x1d0>
 800bc94:	f845 bb04 	str.w	fp, [r5], #4
 800bc98:	eba5 050a 	sub.w	r5, r5, sl
 800bc9c:	10ad      	asrs	r5, r5, #2
 800bc9e:	6125      	str	r5, [r4, #16]
 800bca0:	4658      	mov	r0, fp
 800bca2:	f7fe f869 	bl	8009d78 <__hi0bits>
 800bca6:	016d      	lsls	r5, r5, #5
 800bca8:	f8d8 6000 	ldr.w	r6, [r8]
 800bcac:	1a2d      	subs	r5, r5, r0
 800bcae:	42b5      	cmp	r5, r6
 800bcb0:	dd54      	ble.n	800bd5c <__gethex+0x228>
 800bcb2:	1bad      	subs	r5, r5, r6
 800bcb4:	4629      	mov	r1, r5
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	f7fe fbfd 	bl	800a4b6 <__any_on>
 800bcbc:	4681      	mov	r9, r0
 800bcbe:	b178      	cbz	r0, 800bce0 <__gethex+0x1ac>
 800bcc0:	1e6b      	subs	r3, r5, #1
 800bcc2:	1159      	asrs	r1, r3, #5
 800bcc4:	f003 021f 	and.w	r2, r3, #31
 800bcc8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bccc:	f04f 0901 	mov.w	r9, #1
 800bcd0:	fa09 f202 	lsl.w	r2, r9, r2
 800bcd4:	420a      	tst	r2, r1
 800bcd6:	d003      	beq.n	800bce0 <__gethex+0x1ac>
 800bcd8:	454b      	cmp	r3, r9
 800bcda:	dc36      	bgt.n	800bd4a <__gethex+0x216>
 800bcdc:	f04f 0902 	mov.w	r9, #2
 800bce0:	4629      	mov	r1, r5
 800bce2:	4620      	mov	r0, r4
 800bce4:	f7ff febe 	bl	800ba64 <rshift>
 800bce8:	442f      	add	r7, r5
 800bcea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcee:	42bb      	cmp	r3, r7
 800bcf0:	da42      	bge.n	800bd78 <__gethex+0x244>
 800bcf2:	9801      	ldr	r0, [sp, #4]
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	f7fd ff8d 	bl	8009c14 <_Bfree>
 800bcfa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	6013      	str	r3, [r2, #0]
 800bd00:	25a3      	movs	r5, #163	@ 0xa3
 800bd02:	e793      	b.n	800bc2c <__gethex+0xf8>
 800bd04:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bd08:	2a2e      	cmp	r2, #46	@ 0x2e
 800bd0a:	d012      	beq.n	800bd32 <__gethex+0x1fe>
 800bd0c:	2b20      	cmp	r3, #32
 800bd0e:	d104      	bne.n	800bd1a <__gethex+0x1e6>
 800bd10:	f845 bb04 	str.w	fp, [r5], #4
 800bd14:	f04f 0b00 	mov.w	fp, #0
 800bd18:	465b      	mov	r3, fp
 800bd1a:	7830      	ldrb	r0, [r6, #0]
 800bd1c:	9303      	str	r3, [sp, #12]
 800bd1e:	f7ff fef3 	bl	800bb08 <__hexdig_fun>
 800bd22:	9b03      	ldr	r3, [sp, #12]
 800bd24:	f000 000f 	and.w	r0, r0, #15
 800bd28:	4098      	lsls	r0, r3
 800bd2a:	ea4b 0b00 	orr.w	fp, fp, r0
 800bd2e:	3304      	adds	r3, #4
 800bd30:	e7ae      	b.n	800bc90 <__gethex+0x15c>
 800bd32:	45b1      	cmp	r9, r6
 800bd34:	d8ea      	bhi.n	800bd0c <__gethex+0x1d8>
 800bd36:	492b      	ldr	r1, [pc, #172]	@ (800bde4 <__gethex+0x2b0>)
 800bd38:	9303      	str	r3, [sp, #12]
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	4630      	mov	r0, r6
 800bd3e:	f7ff fe23 	bl	800b988 <strncmp>
 800bd42:	9b03      	ldr	r3, [sp, #12]
 800bd44:	2800      	cmp	r0, #0
 800bd46:	d1e1      	bne.n	800bd0c <__gethex+0x1d8>
 800bd48:	e7a2      	b.n	800bc90 <__gethex+0x15c>
 800bd4a:	1ea9      	subs	r1, r5, #2
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	f7fe fbb2 	bl	800a4b6 <__any_on>
 800bd52:	2800      	cmp	r0, #0
 800bd54:	d0c2      	beq.n	800bcdc <__gethex+0x1a8>
 800bd56:	f04f 0903 	mov.w	r9, #3
 800bd5a:	e7c1      	b.n	800bce0 <__gethex+0x1ac>
 800bd5c:	da09      	bge.n	800bd72 <__gethex+0x23e>
 800bd5e:	1b75      	subs	r5, r6, r5
 800bd60:	4621      	mov	r1, r4
 800bd62:	9801      	ldr	r0, [sp, #4]
 800bd64:	462a      	mov	r2, r5
 800bd66:	f7fe f96d 	bl	800a044 <__lshift>
 800bd6a:	1b7f      	subs	r7, r7, r5
 800bd6c:	4604      	mov	r4, r0
 800bd6e:	f100 0a14 	add.w	sl, r0, #20
 800bd72:	f04f 0900 	mov.w	r9, #0
 800bd76:	e7b8      	b.n	800bcea <__gethex+0x1b6>
 800bd78:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bd7c:	42bd      	cmp	r5, r7
 800bd7e:	dd6f      	ble.n	800be60 <__gethex+0x32c>
 800bd80:	1bed      	subs	r5, r5, r7
 800bd82:	42ae      	cmp	r6, r5
 800bd84:	dc34      	bgt.n	800bdf0 <__gethex+0x2bc>
 800bd86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd8a:	2b02      	cmp	r3, #2
 800bd8c:	d022      	beq.n	800bdd4 <__gethex+0x2a0>
 800bd8e:	2b03      	cmp	r3, #3
 800bd90:	d024      	beq.n	800bddc <__gethex+0x2a8>
 800bd92:	2b01      	cmp	r3, #1
 800bd94:	d115      	bne.n	800bdc2 <__gethex+0x28e>
 800bd96:	42ae      	cmp	r6, r5
 800bd98:	d113      	bne.n	800bdc2 <__gethex+0x28e>
 800bd9a:	2e01      	cmp	r6, #1
 800bd9c:	d10b      	bne.n	800bdb6 <__gethex+0x282>
 800bd9e:	9a02      	ldr	r2, [sp, #8]
 800bda0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bda4:	6013      	str	r3, [r2, #0]
 800bda6:	2301      	movs	r3, #1
 800bda8:	6123      	str	r3, [r4, #16]
 800bdaa:	f8ca 3000 	str.w	r3, [sl]
 800bdae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdb0:	2562      	movs	r5, #98	@ 0x62
 800bdb2:	601c      	str	r4, [r3, #0]
 800bdb4:	e73a      	b.n	800bc2c <__gethex+0xf8>
 800bdb6:	1e71      	subs	r1, r6, #1
 800bdb8:	4620      	mov	r0, r4
 800bdba:	f7fe fb7c 	bl	800a4b6 <__any_on>
 800bdbe:	2800      	cmp	r0, #0
 800bdc0:	d1ed      	bne.n	800bd9e <__gethex+0x26a>
 800bdc2:	9801      	ldr	r0, [sp, #4]
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	f7fd ff25 	bl	8009c14 <_Bfree>
 800bdca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdcc:	2300      	movs	r3, #0
 800bdce:	6013      	str	r3, [r2, #0]
 800bdd0:	2550      	movs	r5, #80	@ 0x50
 800bdd2:	e72b      	b.n	800bc2c <__gethex+0xf8>
 800bdd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d1f3      	bne.n	800bdc2 <__gethex+0x28e>
 800bdda:	e7e0      	b.n	800bd9e <__gethex+0x26a>
 800bddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d1dd      	bne.n	800bd9e <__gethex+0x26a>
 800bde2:	e7ee      	b.n	800bdc2 <__gethex+0x28e>
 800bde4:	0800fdf8 	.word	0x0800fdf8
 800bde8:	0800fc91 	.word	0x0800fc91
 800bdec:	0800ffa6 	.word	0x0800ffa6
 800bdf0:	1e6f      	subs	r7, r5, #1
 800bdf2:	f1b9 0f00 	cmp.w	r9, #0
 800bdf6:	d130      	bne.n	800be5a <__gethex+0x326>
 800bdf8:	b127      	cbz	r7, 800be04 <__gethex+0x2d0>
 800bdfa:	4639      	mov	r1, r7
 800bdfc:	4620      	mov	r0, r4
 800bdfe:	f7fe fb5a 	bl	800a4b6 <__any_on>
 800be02:	4681      	mov	r9, r0
 800be04:	117a      	asrs	r2, r7, #5
 800be06:	2301      	movs	r3, #1
 800be08:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800be0c:	f007 071f 	and.w	r7, r7, #31
 800be10:	40bb      	lsls	r3, r7
 800be12:	4213      	tst	r3, r2
 800be14:	4629      	mov	r1, r5
 800be16:	4620      	mov	r0, r4
 800be18:	bf18      	it	ne
 800be1a:	f049 0902 	orrne.w	r9, r9, #2
 800be1e:	f7ff fe21 	bl	800ba64 <rshift>
 800be22:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800be26:	1b76      	subs	r6, r6, r5
 800be28:	2502      	movs	r5, #2
 800be2a:	f1b9 0f00 	cmp.w	r9, #0
 800be2e:	d047      	beq.n	800bec0 <__gethex+0x38c>
 800be30:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be34:	2b02      	cmp	r3, #2
 800be36:	d015      	beq.n	800be64 <__gethex+0x330>
 800be38:	2b03      	cmp	r3, #3
 800be3a:	d017      	beq.n	800be6c <__gethex+0x338>
 800be3c:	2b01      	cmp	r3, #1
 800be3e:	d109      	bne.n	800be54 <__gethex+0x320>
 800be40:	f019 0f02 	tst.w	r9, #2
 800be44:	d006      	beq.n	800be54 <__gethex+0x320>
 800be46:	f8da 3000 	ldr.w	r3, [sl]
 800be4a:	ea49 0903 	orr.w	r9, r9, r3
 800be4e:	f019 0f01 	tst.w	r9, #1
 800be52:	d10e      	bne.n	800be72 <__gethex+0x33e>
 800be54:	f045 0510 	orr.w	r5, r5, #16
 800be58:	e032      	b.n	800bec0 <__gethex+0x38c>
 800be5a:	f04f 0901 	mov.w	r9, #1
 800be5e:	e7d1      	b.n	800be04 <__gethex+0x2d0>
 800be60:	2501      	movs	r5, #1
 800be62:	e7e2      	b.n	800be2a <__gethex+0x2f6>
 800be64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be66:	f1c3 0301 	rsb	r3, r3, #1
 800be6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d0f0      	beq.n	800be54 <__gethex+0x320>
 800be72:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be76:	f104 0314 	add.w	r3, r4, #20
 800be7a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be7e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be82:	f04f 0c00 	mov.w	ip, #0
 800be86:	4618      	mov	r0, r3
 800be88:	f853 2b04 	ldr.w	r2, [r3], #4
 800be8c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be90:	d01b      	beq.n	800beca <__gethex+0x396>
 800be92:	3201      	adds	r2, #1
 800be94:	6002      	str	r2, [r0, #0]
 800be96:	2d02      	cmp	r5, #2
 800be98:	f104 0314 	add.w	r3, r4, #20
 800be9c:	d13c      	bne.n	800bf18 <__gethex+0x3e4>
 800be9e:	f8d8 2000 	ldr.w	r2, [r8]
 800bea2:	3a01      	subs	r2, #1
 800bea4:	42b2      	cmp	r2, r6
 800bea6:	d109      	bne.n	800bebc <__gethex+0x388>
 800bea8:	1171      	asrs	r1, r6, #5
 800beaa:	2201      	movs	r2, #1
 800beac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800beb0:	f006 061f 	and.w	r6, r6, #31
 800beb4:	fa02 f606 	lsl.w	r6, r2, r6
 800beb8:	421e      	tst	r6, r3
 800beba:	d13a      	bne.n	800bf32 <__gethex+0x3fe>
 800bebc:	f045 0520 	orr.w	r5, r5, #32
 800bec0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bec2:	601c      	str	r4, [r3, #0]
 800bec4:	9b02      	ldr	r3, [sp, #8]
 800bec6:	601f      	str	r7, [r3, #0]
 800bec8:	e6b0      	b.n	800bc2c <__gethex+0xf8>
 800beca:	4299      	cmp	r1, r3
 800becc:	f843 cc04 	str.w	ip, [r3, #-4]
 800bed0:	d8d9      	bhi.n	800be86 <__gethex+0x352>
 800bed2:	68a3      	ldr	r3, [r4, #8]
 800bed4:	459b      	cmp	fp, r3
 800bed6:	db17      	blt.n	800bf08 <__gethex+0x3d4>
 800bed8:	6861      	ldr	r1, [r4, #4]
 800beda:	9801      	ldr	r0, [sp, #4]
 800bedc:	3101      	adds	r1, #1
 800bede:	f7fd fe59 	bl	8009b94 <_Balloc>
 800bee2:	4681      	mov	r9, r0
 800bee4:	b918      	cbnz	r0, 800beee <__gethex+0x3ba>
 800bee6:	4b1a      	ldr	r3, [pc, #104]	@ (800bf50 <__gethex+0x41c>)
 800bee8:	4602      	mov	r2, r0
 800beea:	2184      	movs	r1, #132	@ 0x84
 800beec:	e6c5      	b.n	800bc7a <__gethex+0x146>
 800beee:	6922      	ldr	r2, [r4, #16]
 800bef0:	3202      	adds	r2, #2
 800bef2:	f104 010c 	add.w	r1, r4, #12
 800bef6:	0092      	lsls	r2, r2, #2
 800bef8:	300c      	adds	r0, #12
 800befa:	f7fc ffa0 	bl	8008e3e <memcpy>
 800befe:	4621      	mov	r1, r4
 800bf00:	9801      	ldr	r0, [sp, #4]
 800bf02:	f7fd fe87 	bl	8009c14 <_Bfree>
 800bf06:	464c      	mov	r4, r9
 800bf08:	6923      	ldr	r3, [r4, #16]
 800bf0a:	1c5a      	adds	r2, r3, #1
 800bf0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf10:	6122      	str	r2, [r4, #16]
 800bf12:	2201      	movs	r2, #1
 800bf14:	615a      	str	r2, [r3, #20]
 800bf16:	e7be      	b.n	800be96 <__gethex+0x362>
 800bf18:	6922      	ldr	r2, [r4, #16]
 800bf1a:	455a      	cmp	r2, fp
 800bf1c:	dd0b      	ble.n	800bf36 <__gethex+0x402>
 800bf1e:	2101      	movs	r1, #1
 800bf20:	4620      	mov	r0, r4
 800bf22:	f7ff fd9f 	bl	800ba64 <rshift>
 800bf26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf2a:	3701      	adds	r7, #1
 800bf2c:	42bb      	cmp	r3, r7
 800bf2e:	f6ff aee0 	blt.w	800bcf2 <__gethex+0x1be>
 800bf32:	2501      	movs	r5, #1
 800bf34:	e7c2      	b.n	800bebc <__gethex+0x388>
 800bf36:	f016 061f 	ands.w	r6, r6, #31
 800bf3a:	d0fa      	beq.n	800bf32 <__gethex+0x3fe>
 800bf3c:	4453      	add	r3, sl
 800bf3e:	f1c6 0620 	rsb	r6, r6, #32
 800bf42:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf46:	f7fd ff17 	bl	8009d78 <__hi0bits>
 800bf4a:	42b0      	cmp	r0, r6
 800bf4c:	dbe7      	blt.n	800bf1e <__gethex+0x3ea>
 800bf4e:	e7f0      	b.n	800bf32 <__gethex+0x3fe>
 800bf50:	0800fc91 	.word	0x0800fc91

0800bf54 <L_shift>:
 800bf54:	f1c2 0208 	rsb	r2, r2, #8
 800bf58:	0092      	lsls	r2, r2, #2
 800bf5a:	b570      	push	{r4, r5, r6, lr}
 800bf5c:	f1c2 0620 	rsb	r6, r2, #32
 800bf60:	6843      	ldr	r3, [r0, #4]
 800bf62:	6804      	ldr	r4, [r0, #0]
 800bf64:	fa03 f506 	lsl.w	r5, r3, r6
 800bf68:	432c      	orrs	r4, r5
 800bf6a:	40d3      	lsrs	r3, r2
 800bf6c:	6004      	str	r4, [r0, #0]
 800bf6e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf72:	4288      	cmp	r0, r1
 800bf74:	d3f4      	bcc.n	800bf60 <L_shift+0xc>
 800bf76:	bd70      	pop	{r4, r5, r6, pc}

0800bf78 <__match>:
 800bf78:	b530      	push	{r4, r5, lr}
 800bf7a:	6803      	ldr	r3, [r0, #0]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf82:	b914      	cbnz	r4, 800bf8a <__match+0x12>
 800bf84:	6003      	str	r3, [r0, #0]
 800bf86:	2001      	movs	r0, #1
 800bf88:	bd30      	pop	{r4, r5, pc}
 800bf8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf8e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bf92:	2d19      	cmp	r5, #25
 800bf94:	bf98      	it	ls
 800bf96:	3220      	addls	r2, #32
 800bf98:	42a2      	cmp	r2, r4
 800bf9a:	d0f0      	beq.n	800bf7e <__match+0x6>
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	e7f3      	b.n	800bf88 <__match+0x10>

0800bfa0 <__hexnan>:
 800bfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	680b      	ldr	r3, [r1, #0]
 800bfa6:	6801      	ldr	r1, [r0, #0]
 800bfa8:	115e      	asrs	r6, r3, #5
 800bfaa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bfae:	f013 031f 	ands.w	r3, r3, #31
 800bfb2:	b087      	sub	sp, #28
 800bfb4:	bf18      	it	ne
 800bfb6:	3604      	addne	r6, #4
 800bfb8:	2500      	movs	r5, #0
 800bfba:	1f37      	subs	r7, r6, #4
 800bfbc:	4682      	mov	sl, r0
 800bfbe:	4690      	mov	r8, r2
 800bfc0:	9301      	str	r3, [sp, #4]
 800bfc2:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfc6:	46b9      	mov	r9, r7
 800bfc8:	463c      	mov	r4, r7
 800bfca:	9502      	str	r5, [sp, #8]
 800bfcc:	46ab      	mov	fp, r5
 800bfce:	784a      	ldrb	r2, [r1, #1]
 800bfd0:	1c4b      	adds	r3, r1, #1
 800bfd2:	9303      	str	r3, [sp, #12]
 800bfd4:	b342      	cbz	r2, 800c028 <__hexnan+0x88>
 800bfd6:	4610      	mov	r0, r2
 800bfd8:	9105      	str	r1, [sp, #20]
 800bfda:	9204      	str	r2, [sp, #16]
 800bfdc:	f7ff fd94 	bl	800bb08 <__hexdig_fun>
 800bfe0:	2800      	cmp	r0, #0
 800bfe2:	d151      	bne.n	800c088 <__hexnan+0xe8>
 800bfe4:	9a04      	ldr	r2, [sp, #16]
 800bfe6:	9905      	ldr	r1, [sp, #20]
 800bfe8:	2a20      	cmp	r2, #32
 800bfea:	d818      	bhi.n	800c01e <__hexnan+0x7e>
 800bfec:	9b02      	ldr	r3, [sp, #8]
 800bfee:	459b      	cmp	fp, r3
 800bff0:	dd13      	ble.n	800c01a <__hexnan+0x7a>
 800bff2:	454c      	cmp	r4, r9
 800bff4:	d206      	bcs.n	800c004 <__hexnan+0x64>
 800bff6:	2d07      	cmp	r5, #7
 800bff8:	dc04      	bgt.n	800c004 <__hexnan+0x64>
 800bffa:	462a      	mov	r2, r5
 800bffc:	4649      	mov	r1, r9
 800bffe:	4620      	mov	r0, r4
 800c000:	f7ff ffa8 	bl	800bf54 <L_shift>
 800c004:	4544      	cmp	r4, r8
 800c006:	d952      	bls.n	800c0ae <__hexnan+0x10e>
 800c008:	2300      	movs	r3, #0
 800c00a:	f1a4 0904 	sub.w	r9, r4, #4
 800c00e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c012:	f8cd b008 	str.w	fp, [sp, #8]
 800c016:	464c      	mov	r4, r9
 800c018:	461d      	mov	r5, r3
 800c01a:	9903      	ldr	r1, [sp, #12]
 800c01c:	e7d7      	b.n	800bfce <__hexnan+0x2e>
 800c01e:	2a29      	cmp	r2, #41	@ 0x29
 800c020:	d157      	bne.n	800c0d2 <__hexnan+0x132>
 800c022:	3102      	adds	r1, #2
 800c024:	f8ca 1000 	str.w	r1, [sl]
 800c028:	f1bb 0f00 	cmp.w	fp, #0
 800c02c:	d051      	beq.n	800c0d2 <__hexnan+0x132>
 800c02e:	454c      	cmp	r4, r9
 800c030:	d206      	bcs.n	800c040 <__hexnan+0xa0>
 800c032:	2d07      	cmp	r5, #7
 800c034:	dc04      	bgt.n	800c040 <__hexnan+0xa0>
 800c036:	462a      	mov	r2, r5
 800c038:	4649      	mov	r1, r9
 800c03a:	4620      	mov	r0, r4
 800c03c:	f7ff ff8a 	bl	800bf54 <L_shift>
 800c040:	4544      	cmp	r4, r8
 800c042:	d936      	bls.n	800c0b2 <__hexnan+0x112>
 800c044:	f1a8 0204 	sub.w	r2, r8, #4
 800c048:	4623      	mov	r3, r4
 800c04a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c04e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c052:	429f      	cmp	r7, r3
 800c054:	d2f9      	bcs.n	800c04a <__hexnan+0xaa>
 800c056:	1b3b      	subs	r3, r7, r4
 800c058:	f023 0303 	bic.w	r3, r3, #3
 800c05c:	3304      	adds	r3, #4
 800c05e:	3401      	adds	r4, #1
 800c060:	3e03      	subs	r6, #3
 800c062:	42b4      	cmp	r4, r6
 800c064:	bf88      	it	hi
 800c066:	2304      	movhi	r3, #4
 800c068:	4443      	add	r3, r8
 800c06a:	2200      	movs	r2, #0
 800c06c:	f843 2b04 	str.w	r2, [r3], #4
 800c070:	429f      	cmp	r7, r3
 800c072:	d2fb      	bcs.n	800c06c <__hexnan+0xcc>
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	b91b      	cbnz	r3, 800c080 <__hexnan+0xe0>
 800c078:	4547      	cmp	r7, r8
 800c07a:	d128      	bne.n	800c0ce <__hexnan+0x12e>
 800c07c:	2301      	movs	r3, #1
 800c07e:	603b      	str	r3, [r7, #0]
 800c080:	2005      	movs	r0, #5
 800c082:	b007      	add	sp, #28
 800c084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c088:	3501      	adds	r5, #1
 800c08a:	2d08      	cmp	r5, #8
 800c08c:	f10b 0b01 	add.w	fp, fp, #1
 800c090:	dd06      	ble.n	800c0a0 <__hexnan+0x100>
 800c092:	4544      	cmp	r4, r8
 800c094:	d9c1      	bls.n	800c01a <__hexnan+0x7a>
 800c096:	2300      	movs	r3, #0
 800c098:	f844 3c04 	str.w	r3, [r4, #-4]
 800c09c:	2501      	movs	r5, #1
 800c09e:	3c04      	subs	r4, #4
 800c0a0:	6822      	ldr	r2, [r4, #0]
 800c0a2:	f000 000f 	and.w	r0, r0, #15
 800c0a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c0aa:	6020      	str	r0, [r4, #0]
 800c0ac:	e7b5      	b.n	800c01a <__hexnan+0x7a>
 800c0ae:	2508      	movs	r5, #8
 800c0b0:	e7b3      	b.n	800c01a <__hexnan+0x7a>
 800c0b2:	9b01      	ldr	r3, [sp, #4]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d0dd      	beq.n	800c074 <__hexnan+0xd4>
 800c0b8:	f1c3 0320 	rsb	r3, r3, #32
 800c0bc:	f04f 32ff 	mov.w	r2, #4294967295
 800c0c0:	40da      	lsrs	r2, r3
 800c0c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c0c6:	4013      	ands	r3, r2
 800c0c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800c0cc:	e7d2      	b.n	800c074 <__hexnan+0xd4>
 800c0ce:	3f04      	subs	r7, #4
 800c0d0:	e7d0      	b.n	800c074 <__hexnan+0xd4>
 800c0d2:	2004      	movs	r0, #4
 800c0d4:	e7d5      	b.n	800c082 <__hexnan+0xe2>

0800c0d6 <__ascii_mbtowc>:
 800c0d6:	b082      	sub	sp, #8
 800c0d8:	b901      	cbnz	r1, 800c0dc <__ascii_mbtowc+0x6>
 800c0da:	a901      	add	r1, sp, #4
 800c0dc:	b142      	cbz	r2, 800c0f0 <__ascii_mbtowc+0x1a>
 800c0de:	b14b      	cbz	r3, 800c0f4 <__ascii_mbtowc+0x1e>
 800c0e0:	7813      	ldrb	r3, [r2, #0]
 800c0e2:	600b      	str	r3, [r1, #0]
 800c0e4:	7812      	ldrb	r2, [r2, #0]
 800c0e6:	1e10      	subs	r0, r2, #0
 800c0e8:	bf18      	it	ne
 800c0ea:	2001      	movne	r0, #1
 800c0ec:	b002      	add	sp, #8
 800c0ee:	4770      	bx	lr
 800c0f0:	4610      	mov	r0, r2
 800c0f2:	e7fb      	b.n	800c0ec <__ascii_mbtowc+0x16>
 800c0f4:	f06f 0001 	mvn.w	r0, #1
 800c0f8:	e7f8      	b.n	800c0ec <__ascii_mbtowc+0x16>

0800c0fa <_realloc_r>:
 800c0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0fe:	4680      	mov	r8, r0
 800c100:	4615      	mov	r5, r2
 800c102:	460c      	mov	r4, r1
 800c104:	b921      	cbnz	r1, 800c110 <_realloc_r+0x16>
 800c106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c10a:	4611      	mov	r1, r2
 800c10c:	f7fb bcde 	b.w	8007acc <_malloc_r>
 800c110:	b92a      	cbnz	r2, 800c11e <_realloc_r+0x24>
 800c112:	f7fd fcf5 	bl	8009b00 <_free_r>
 800c116:	2400      	movs	r4, #0
 800c118:	4620      	mov	r0, r4
 800c11a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c11e:	f000 f840 	bl	800c1a2 <_malloc_usable_size_r>
 800c122:	4285      	cmp	r5, r0
 800c124:	4606      	mov	r6, r0
 800c126:	d802      	bhi.n	800c12e <_realloc_r+0x34>
 800c128:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c12c:	d8f4      	bhi.n	800c118 <_realloc_r+0x1e>
 800c12e:	4629      	mov	r1, r5
 800c130:	4640      	mov	r0, r8
 800c132:	f7fb fccb 	bl	8007acc <_malloc_r>
 800c136:	4607      	mov	r7, r0
 800c138:	2800      	cmp	r0, #0
 800c13a:	d0ec      	beq.n	800c116 <_realloc_r+0x1c>
 800c13c:	42b5      	cmp	r5, r6
 800c13e:	462a      	mov	r2, r5
 800c140:	4621      	mov	r1, r4
 800c142:	bf28      	it	cs
 800c144:	4632      	movcs	r2, r6
 800c146:	f7fc fe7a 	bl	8008e3e <memcpy>
 800c14a:	4621      	mov	r1, r4
 800c14c:	4640      	mov	r0, r8
 800c14e:	f7fd fcd7 	bl	8009b00 <_free_r>
 800c152:	463c      	mov	r4, r7
 800c154:	e7e0      	b.n	800c118 <_realloc_r+0x1e>

0800c156 <__ascii_wctomb>:
 800c156:	4603      	mov	r3, r0
 800c158:	4608      	mov	r0, r1
 800c15a:	b141      	cbz	r1, 800c16e <__ascii_wctomb+0x18>
 800c15c:	2aff      	cmp	r2, #255	@ 0xff
 800c15e:	d904      	bls.n	800c16a <__ascii_wctomb+0x14>
 800c160:	228a      	movs	r2, #138	@ 0x8a
 800c162:	601a      	str	r2, [r3, #0]
 800c164:	f04f 30ff 	mov.w	r0, #4294967295
 800c168:	4770      	bx	lr
 800c16a:	700a      	strb	r2, [r1, #0]
 800c16c:	2001      	movs	r0, #1
 800c16e:	4770      	bx	lr

0800c170 <fiprintf>:
 800c170:	b40e      	push	{r1, r2, r3}
 800c172:	b503      	push	{r0, r1, lr}
 800c174:	4601      	mov	r1, r0
 800c176:	ab03      	add	r3, sp, #12
 800c178:	4805      	ldr	r0, [pc, #20]	@ (800c190 <fiprintf+0x20>)
 800c17a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c17e:	6800      	ldr	r0, [r0, #0]
 800c180:	9301      	str	r3, [sp, #4]
 800c182:	f7ff f9c1 	bl	800b508 <_vfiprintf_r>
 800c186:	b002      	add	sp, #8
 800c188:	f85d eb04 	ldr.w	lr, [sp], #4
 800c18c:	b003      	add	sp, #12
 800c18e:	4770      	bx	lr
 800c190:	2000004c 	.word	0x2000004c

0800c194 <abort>:
 800c194:	b508      	push	{r3, lr}
 800c196:	2006      	movs	r0, #6
 800c198:	f000 f834 	bl	800c204 <raise>
 800c19c:	2001      	movs	r0, #1
 800c19e:	f7f6 fa65 	bl	800266c <_exit>

0800c1a2 <_malloc_usable_size_r>:
 800c1a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1a6:	1f18      	subs	r0, r3, #4
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	bfbc      	itt	lt
 800c1ac:	580b      	ldrlt	r3, [r1, r0]
 800c1ae:	18c0      	addlt	r0, r0, r3
 800c1b0:	4770      	bx	lr

0800c1b2 <_raise_r>:
 800c1b2:	291f      	cmp	r1, #31
 800c1b4:	b538      	push	{r3, r4, r5, lr}
 800c1b6:	4605      	mov	r5, r0
 800c1b8:	460c      	mov	r4, r1
 800c1ba:	d904      	bls.n	800c1c6 <_raise_r+0x14>
 800c1bc:	2316      	movs	r3, #22
 800c1be:	6003      	str	r3, [r0, #0]
 800c1c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1c4:	bd38      	pop	{r3, r4, r5, pc}
 800c1c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c1c8:	b112      	cbz	r2, 800c1d0 <_raise_r+0x1e>
 800c1ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c1ce:	b94b      	cbnz	r3, 800c1e4 <_raise_r+0x32>
 800c1d0:	4628      	mov	r0, r5
 800c1d2:	f000 f831 	bl	800c238 <_getpid_r>
 800c1d6:	4622      	mov	r2, r4
 800c1d8:	4601      	mov	r1, r0
 800c1da:	4628      	mov	r0, r5
 800c1dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1e0:	f000 b818 	b.w	800c214 <_kill_r>
 800c1e4:	2b01      	cmp	r3, #1
 800c1e6:	d00a      	beq.n	800c1fe <_raise_r+0x4c>
 800c1e8:	1c59      	adds	r1, r3, #1
 800c1ea:	d103      	bne.n	800c1f4 <_raise_r+0x42>
 800c1ec:	2316      	movs	r3, #22
 800c1ee:	6003      	str	r3, [r0, #0]
 800c1f0:	2001      	movs	r0, #1
 800c1f2:	e7e7      	b.n	800c1c4 <_raise_r+0x12>
 800c1f4:	2100      	movs	r1, #0
 800c1f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	4798      	blx	r3
 800c1fe:	2000      	movs	r0, #0
 800c200:	e7e0      	b.n	800c1c4 <_raise_r+0x12>
	...

0800c204 <raise>:
 800c204:	4b02      	ldr	r3, [pc, #8]	@ (800c210 <raise+0xc>)
 800c206:	4601      	mov	r1, r0
 800c208:	6818      	ldr	r0, [r3, #0]
 800c20a:	f7ff bfd2 	b.w	800c1b2 <_raise_r>
 800c20e:	bf00      	nop
 800c210:	2000004c 	.word	0x2000004c

0800c214 <_kill_r>:
 800c214:	b538      	push	{r3, r4, r5, lr}
 800c216:	4d07      	ldr	r5, [pc, #28]	@ (800c234 <_kill_r+0x20>)
 800c218:	2300      	movs	r3, #0
 800c21a:	4604      	mov	r4, r0
 800c21c:	4608      	mov	r0, r1
 800c21e:	4611      	mov	r1, r2
 800c220:	602b      	str	r3, [r5, #0]
 800c222:	f7f6 fa13 	bl	800264c <_kill>
 800c226:	1c43      	adds	r3, r0, #1
 800c228:	d102      	bne.n	800c230 <_kill_r+0x1c>
 800c22a:	682b      	ldr	r3, [r5, #0]
 800c22c:	b103      	cbz	r3, 800c230 <_kill_r+0x1c>
 800c22e:	6023      	str	r3, [r4, #0]
 800c230:	bd38      	pop	{r3, r4, r5, pc}
 800c232:	bf00      	nop
 800c234:	20000624 	.word	0x20000624

0800c238 <_getpid_r>:
 800c238:	f7f6 ba00 	b.w	800263c <_getpid>

0800c23c <_init>:
 800c23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c23e:	bf00      	nop
 800c240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c242:	bc08      	pop	{r3}
 800c244:	469e      	mov	lr, r3
 800c246:	4770      	bx	lr

0800c248 <_fini>:
 800c248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c24a:	bf00      	nop
 800c24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c24e:	bc08      	pop	{r3}
 800c250:	469e      	mov	lr, r3
 800c252:	4770      	bx	lr
