# written for flow package Vivado 
set sdc_version 1.7 

create_clock -name clk -period 5.1 -waveform { 0.0 2.55 } [get_ports {clk}]
set_clock_uncertainty 0.0 [get_clocks {clk}]

create_clock -name virtual_io_clk -period 5.1
## IO TIMING CONSTRAINTS
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {rst}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_0_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_0_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_1_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_1_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_2_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_2_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_3_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_3_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_4_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_4_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_5_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_5_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_6_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_6_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_7_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_7_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_8_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_8_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_9_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_9_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_10_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_10_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_11_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_11_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_12_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_12_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_13_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_13_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_14_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_14_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_15_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_15_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_16_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_16_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_16_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_17_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_17_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_17_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_18_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_18_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_18_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_19_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_19_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_19_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_20_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_20_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_20_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_21_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_21_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_21_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_22_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_22_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_22_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_23_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_23_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_23_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_24_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_24_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_24_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_25_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_25_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_25_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_26_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_26_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_26_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_27_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_27_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_27_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_28_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_28_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_28_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_29_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_29_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_29_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_30_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_30_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_30_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_31_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {xt_rsc_0_31_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {xt_rsc_0_31_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {xt_rsc_triosy_0_31_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_triosy_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_triosy_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_0_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_1_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_2_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_3_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_4_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_4_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_5_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_5_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_6_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_6_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_7_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_7_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_8_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_8_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_9_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_9_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_10_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_10_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_11_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_11_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_12_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_12_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_13_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_13_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_14_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_14_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_15_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_15_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_0_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_1_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_2_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_3_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_4_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_4_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_4_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_5_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_5_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_5_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_6_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_6_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_6_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_7_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_7_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_7_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_8_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_8_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_8_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_9_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_9_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_9_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_10_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_10_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_10_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_11_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_11_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_11_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_12_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_12_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_12_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_13_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_13_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_13_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_14_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_14_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_14_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_15_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_15_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_15_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_15_lz}]

