;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	ADD 30, 9
	SUB -1, -1
	SUB -1, -1
	SUB @121, 106
	SUB @121, 103
	SUB -1, -1
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 101, 100
	SUB -1, -1
	MOV <127, 106
	SUB @121, 103
	DJN -1, @-20
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 103
	MOV -2, -90
	SUB @121, 103
	SUB @121, 103
	JMP <121, 103
	SPL 0, <402
	SLT 101, 100
	SUB @121, 103
	JMN -1, @-20
	JMN -1, @-20
	SUB #192, 106
	SUB @121, 106
	DJN -1, @-20
	SLT 101, 500
	SUB @121, 103
	SUB #192, 106
	MOV -7, <-20
	MOV -7, <-20
	ADD 30, 9
	MOV -1, <-20
	SUB @0, @2
	MOV -787, <-10
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, 103
	MOV -7, <-20
	DJN -1, @-20
