<stg><name>data_gen_config_Pipeline_data_gen_label0</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Output_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %icmp_ln40 = icmp_eq  i10 %i_1, i10 798

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 798, i64 798, i64 798

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:4 %add_ln40 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln40 = br i1 %icmp_ln40, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc.split:1 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:2 %zext_ln232 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %triangle_3ds_x0_V_addr = getelementptr i8 %triangle_3ds_x0_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:4 %triangle_3ds_x0_V_load = load i12 %triangle_3ds_x0_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %triangle_3ds_y0_V_addr = getelementptr i8 %triangle_3ds_y0_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:6 %triangle_3ds_y0_V_load = load i12 %triangle_3ds_y0_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %triangle_3ds_z0_V_addr = getelementptr i8 %triangle_3ds_z0_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:8 %triangle_3ds_z0_V_load = load i12 %triangle_3ds_z0_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %triangle_3ds_x1_V_addr = getelementptr i8 %triangle_3ds_x1_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:10 %triangle_3ds_x1_V_load = load i12 %triangle_3ds_x1_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %triangle_3ds_y1_V_addr = getelementptr i8 %triangle_3ds_y1_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:12 %triangle_3ds_y1_V_load = load i12 %triangle_3ds_y1_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %triangle_3ds_z1_V_addr = getelementptr i8 %triangle_3ds_z1_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:14 %triangle_3ds_z1_V_load = load i12 %triangle_3ds_z1_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %triangle_3ds_x2_V_addr = getelementptr i8 %triangle_3ds_x2_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:16 %triangle_3ds_x2_V_load = load i12 %triangle_3ds_x2_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %triangle_3ds_y2_V_addr = getelementptr i8 %triangle_3ds_y2_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:18 %triangle_3ds_y2_V_load = load i12 %triangle_3ds_y2_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %triangle_3ds_z2_V_addr = getelementptr i8 %triangle_3ds_z2_V, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:20 %triangle_3ds_z2_V_load = load i12 %triangle_3ds_z2_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:21 %or_ln52 = or i12 %shl_ln, i12 1

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:22 %zext_ln232_1 = zext i12 %or_ln52

]]></Node>
<StgValue><ssdm name="zext_ln232_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %triangle_3ds_x0_V_addr_1 = getelementptr i8 %triangle_3ds_x0_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:24 %triangle_3ds_x0_V_load_1 = load i12 %triangle_3ds_x0_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %triangle_3ds_y0_V_addr_1 = getelementptr i8 %triangle_3ds_y0_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:26 %triangle_3ds_y0_V_load_1 = load i12 %triangle_3ds_y0_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %triangle_3ds_z0_V_addr_1 = getelementptr i8 %triangle_3ds_z0_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:28 %triangle_3ds_z0_V_load_1 = load i12 %triangle_3ds_z0_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_load_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:29 %triangle_3ds_x1_V_addr_1 = getelementptr i8 %triangle_3ds_x1_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:30 %triangle_3ds_x1_V_load_1 = load i12 %triangle_3ds_x1_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_load_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %triangle_3ds_y1_V_addr_1 = getelementptr i8 %triangle_3ds_y1_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:32 %triangle_3ds_y1_V_load_1 = load i12 %triangle_3ds_y1_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_load_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %triangle_3ds_z1_V_addr_1 = getelementptr i8 %triangle_3ds_z1_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:34 %triangle_3ds_z1_V_load_1 = load i12 %triangle_3ds_z1_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_load_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %triangle_3ds_x2_V_addr_1 = getelementptr i8 %triangle_3ds_x2_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:36 %triangle_3ds_x2_V_load_1 = load i12 %triangle_3ds_x2_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_load_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:37 %triangle_3ds_y2_V_addr_1 = getelementptr i8 %triangle_3ds_y2_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:38 %triangle_3ds_y2_V_load_1 = load i12 %triangle_3ds_y2_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_load_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:39 %triangle_3ds_z2_V_addr_1 = getelementptr i8 %triangle_3ds_z2_V, i64 0, i64 %zext_ln232_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:40 %triangle_3ds_z2_V_load_1 = load i12 %triangle_3ds_z2_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_load_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:41 %or_ln63 = or i12 %shl_ln, i12 2

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:42 %zext_ln232_2 = zext i12 %or_ln63

]]></Node>
<StgValue><ssdm name="zext_ln232_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:43 %triangle_3ds_x0_V_addr_2 = getelementptr i8 %triangle_3ds_x0_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:44 %triangle_3ds_x0_V_load_2 = load i12 %triangle_3ds_x0_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_load_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:45 %triangle_3ds_y0_V_addr_2 = getelementptr i8 %triangle_3ds_y0_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:46 %triangle_3ds_y0_V_load_2 = load i12 %triangle_3ds_y0_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_load_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:47 %triangle_3ds_z0_V_addr_2 = getelementptr i8 %triangle_3ds_z0_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:48 %triangle_3ds_z0_V_load_2 = load i12 %triangle_3ds_z0_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_load_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:49 %triangle_3ds_x1_V_addr_2 = getelementptr i8 %triangle_3ds_x1_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:50 %triangle_3ds_x1_V_load_2 = load i12 %triangle_3ds_x1_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_load_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:51 %triangle_3ds_y1_V_addr_2 = getelementptr i8 %triangle_3ds_y1_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:52 %triangle_3ds_y1_V_load_2 = load i12 %triangle_3ds_y1_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_load_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:53 %triangle_3ds_z1_V_addr_2 = getelementptr i8 %triangle_3ds_z1_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:54 %triangle_3ds_z1_V_load_2 = load i12 %triangle_3ds_z1_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_load_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:55 %triangle_3ds_x2_V_addr_2 = getelementptr i8 %triangle_3ds_x2_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:56 %triangle_3ds_x2_V_load_2 = load i12 %triangle_3ds_x2_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_load_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:57 %triangle_3ds_y2_V_addr_2 = getelementptr i8 %triangle_3ds_y2_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:58 %triangle_3ds_y2_V_load_2 = load i12 %triangle_3ds_y2_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_load_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:59 %triangle_3ds_z2_V_addr_2 = getelementptr i8 %triangle_3ds_z2_V, i64 0, i64 %zext_ln232_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:60 %triangle_3ds_z2_V_load_2 = load i12 %triangle_3ds_z2_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_load_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:61 %or_ln74 = or i12 %shl_ln, i12 3

]]></Node>
<StgValue><ssdm name="or_ln74"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:62 %zext_ln232_3 = zext i12 %or_ln74

]]></Node>
<StgValue><ssdm name="zext_ln232_3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:63 %triangle_3ds_x0_V_addr_3 = getelementptr i8 %triangle_3ds_x0_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:64 %triangle_3ds_x0_V_load_3 = load i12 %triangle_3ds_x0_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_load_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:65 %triangle_3ds_y0_V_addr_3 = getelementptr i8 %triangle_3ds_y0_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:66 %triangle_3ds_y0_V_load_3 = load i12 %triangle_3ds_y0_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_load_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:67 %triangle_3ds_z0_V_addr_3 = getelementptr i8 %triangle_3ds_z0_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:68 %triangle_3ds_z0_V_load_3 = load i12 %triangle_3ds_z0_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_load_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:69 %triangle_3ds_x1_V_addr_3 = getelementptr i8 %triangle_3ds_x1_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:70 %triangle_3ds_x1_V_load_3 = load i12 %triangle_3ds_x1_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_load_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:71 %triangle_3ds_y1_V_addr_3 = getelementptr i8 %triangle_3ds_y1_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:72 %triangle_3ds_y1_V_load_3 = load i12 %triangle_3ds_y1_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_load_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:73 %triangle_3ds_z1_V_addr_3 = getelementptr i8 %triangle_3ds_z1_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_addr_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:74 %triangle_3ds_z1_V_load_3 = load i12 %triangle_3ds_z1_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_load_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:75 %triangle_3ds_x2_V_addr_3 = getelementptr i8 %triangle_3ds_x2_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_addr_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:76 %triangle_3ds_x2_V_load_3 = load i12 %triangle_3ds_x2_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_load_3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:77 %triangle_3ds_y2_V_addr_3 = getelementptr i8 %triangle_3ds_y2_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_addr_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:78 %triangle_3ds_y2_V_load_3 = load i12 %triangle_3ds_y2_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_load_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:79 %triangle_3ds_z2_V_addr_3 = getelementptr i8 %triangle_3ds_z2_V, i64 0, i64 %zext_ln232_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_addr_3"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:80 %triangle_3ds_z2_V_load_3 = load i12 %triangle_3ds_z2_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_load_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:84 %store_ln40 = store i10 %add_ln40, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:4 %triangle_3ds_x0_V_load = load i12 %triangle_3ds_x0_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:6 %triangle_3ds_y0_V_load = load i12 %triangle_3ds_y0_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:8 %triangle_3ds_z0_V_load = load i12 %triangle_3ds_z0_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:10 %triangle_3ds_x1_V_load = load i12 %triangle_3ds_x1_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:12 %triangle_3ds_y1_V_load = load i12 %triangle_3ds_y1_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:14 %triangle_3ds_z1_V_load = load i12 %triangle_3ds_z1_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:16 %triangle_3ds_x2_V_load = load i12 %triangle_3ds_x2_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:18 %triangle_3ds_y2_V_load = load i12 %triangle_3ds_y2_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:20 %triangle_3ds_z2_V_load = load i12 %triangle_3ds_z2_V_addr

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:24 %triangle_3ds_x0_V_load_1 = load i12 %triangle_3ds_x0_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:26 %triangle_3ds_y0_V_load_1 = load i12 %triangle_3ds_y0_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:28 %triangle_3ds_z0_V_load_1 = load i12 %triangle_3ds_z0_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:30 %triangle_3ds_x1_V_load_1 = load i12 %triangle_3ds_x1_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:32 %triangle_3ds_y1_V_load_1 = load i12 %triangle_3ds_y1_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:34 %triangle_3ds_z1_V_load_1 = load i12 %triangle_3ds_z1_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:36 %triangle_3ds_x2_V_load_1 = load i12 %triangle_3ds_x2_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:38 %triangle_3ds_y2_V_load_1 = load i12 %triangle_3ds_y2_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:40 %triangle_3ds_z2_V_load_1 = load i12 %triangle_3ds_z2_V_addr_1

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:44 %triangle_3ds_x0_V_load_2 = load i12 %triangle_3ds_x0_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_load_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:46 %triangle_3ds_y0_V_load_2 = load i12 %triangle_3ds_y0_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_load_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:48 %triangle_3ds_z0_V_load_2 = load i12 %triangle_3ds_z0_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_load_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:50 %triangle_3ds_x1_V_load_2 = load i12 %triangle_3ds_x1_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_load_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:52 %triangle_3ds_y1_V_load_2 = load i12 %triangle_3ds_y1_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_load_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:54 %triangle_3ds_z1_V_load_2 = load i12 %triangle_3ds_z1_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_load_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:56 %triangle_3ds_x2_V_load_2 = load i12 %triangle_3ds_x2_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_load_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:58 %triangle_3ds_y2_V_load_2 = load i12 %triangle_3ds_y2_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_load_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:60 %triangle_3ds_z2_V_load_2 = load i12 %triangle_3ds_z2_V_addr_2

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_load_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:64 %triangle_3ds_x0_V_load_3 = load i12 %triangle_3ds_x0_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x0_V_load_3"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:66 %triangle_3ds_y0_V_load_3 = load i12 %triangle_3ds_y0_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y0_V_load_3"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:68 %triangle_3ds_z0_V_load_3 = load i12 %triangle_3ds_z0_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z0_V_load_3"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:70 %triangle_3ds_x1_V_load_3 = load i12 %triangle_3ds_x1_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x1_V_load_3"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:72 %triangle_3ds_y1_V_load_3 = load i12 %triangle_3ds_y1_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y1_V_load_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:74 %triangle_3ds_z1_V_load_3 = load i12 %triangle_3ds_z1_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z1_V_load_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:76 %triangle_3ds_x2_V_load_3 = load i12 %triangle_3ds_x2_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_x2_V_load_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:78 %triangle_3ds_y2_V_load_3 = load i12 %triangle_3ds_y2_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_y2_V_load_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="12">
<![CDATA[
for.inc.split:80 %triangle_3ds_z2_V_load_3 = load i12 %triangle_3ds_z2_V_addr_3

]]></Node>
<StgValue><ssdm name="triangle_3ds_z2_V_load_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="457" op_0_bw="457" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="56" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="56" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="56" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8">
<![CDATA[
for.inc.split:81 %p_Result_s = bitconcatenate i457 @_ssdm_op_BitConcatenate.i457.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i56.i8.i8.i8.i8.i8.i8.i8.i8.i8.i56.i8.i8.i8.i8.i8.i8.i8.i8.i8.i56.i8.i8.i8.i8.i8.i8.i8.i8.i8, i1 0, i8 %triangle_3ds_z2_V_load_3, i8 %triangle_3ds_y2_V_load_3, i8 %triangle_3ds_x2_V_load_3, i8 %triangle_3ds_z1_V_load_3, i8 %triangle_3ds_y1_V_load_3, i8 %triangle_3ds_x1_V_load_3, i8 %triangle_3ds_z0_V_load_3, i8 %triangle_3ds_y0_V_load_3, i8 %triangle_3ds_x0_V_load_3, i56 0, i8 %triangle_3ds_z2_V_load_2, i8 %triangle_3ds_y2_V_load_2, i8 %triangle_3ds_x2_V_load_2, i8 %triangle_3ds_z1_V_load_2, i8 %triangle_3ds_y1_V_load_2, i8 %triangle_3ds_x1_V_load_2, i8 %triangle_3ds_z0_V_load_2, i8 %triangle_3ds_y0_V_load_2, i8 %triangle_3ds_x0_V_load_2, i56 0, i8 %triangle_3ds_z2_V_load_1, i8 %triangle_3ds_y2_V_load_1, i8 %triangle_3ds_x2_V_load_1, i8 %triangle_3ds_z1_V_load_1, i8 %triangle_3ds_y1_V_load_1, i8 %triangle_3ds_x1_V_load_1, i8 %triangle_3ds_z0_V_load_1, i8 %triangle_3ds_y0_V_load_1, i8 %triangle_3ds_x0_V_load_1, i56 0, i8 %triangle_3ds_z2_V_load, i8 %triangle_3ds_y2_V_load, i8 %triangle_3ds_x2_V_load, i8 %triangle_3ds_z1_V_load, i8 %triangle_3ds_y1_V_load, i8 %triangle_3ds_x1_V_load, i8 %triangle_3ds_z0_V_load, i8 %triangle_3ds_y0_V_load, i8 %triangle_3ds_x0_V_load

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="457">
<![CDATA[
for.inc.split:82 %zext_ln391 = zext i457 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc.split:83 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i512P128A, i512 %Output_2, i512 %zext_ln391

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:85 %br_ln40 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
