digraph "0_linux_f3747379accba8e95d70cec0eae0582c8c182050@pointer" {
"1000224" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000217" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000167" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000161" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000148" [label="(Call,vendor_intel(ctxt))"];
"1000121" [label="(Call,ops->get_msr(ctxt, MSR_EFER, &efer))"];
"1000104" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000190" [label="(Call,cs_sel = (u16)msr_data & ~SELECTOR_RPL_MASK)"];
"1000192" [label="(Call,(u16)msr_data & ~SELECTOR_RPL_MASK)"];
"1000193" [label="(Call,(u16)msr_data)"];
"1000174" [label="(Call,msr_data & 0xfffc)"];
"1000197" [label="(Call,ss_sel = cs_sel + 8)"];
"1000231" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data))"];
"1000248" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data))"];
"1000255" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000175" [label="(Identifier,msr_data)"];
"1000226" [label="(Identifier,ss_sel)"];
"1000249" [label="(Identifier,ctxt)"];
"1000195" [label="(Identifier,msr_data)"];
"1000162" [label="(Identifier,ctxt)"];
"1000105" [label="(Block,)"];
"1000268" [label="(MethodReturn,static int)"];
"1000168" [label="(Identifier,ctxt)"];
"1000123" [label="(Identifier,MSR_EFER)"];
"1000163" [label="(Call,&cs)"];
"1000227" [label="(Call,&ss)"];
"1000173" [label="(Call,(msr_data & 0xfffc) == 0x0)"];
"1000251" [label="(Call,&msr_data)"];
"1000170" [label="(Call,&msr_data)"];
"1000161" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000253" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP) = (efer & EFER_LMA) ? msr_data :\n\t\t\t\t\t\t\t      (u32)msr_data)"];
"1000129" [label="(Identifier,ctxt)"];
"1000176" [label="(Literal,0xfffc)"];
"1000177" [label="(Literal,0x0)"];
"1000258" [label="(Call,(efer & EFER_LMA) ? msr_data :\n\t\t\t\t\t\t\t      (u32)msr_data)"];
"1000223" [label="(Identifier,VCPU_SREG_CS)"];
"1000151" [label="(Call,emulate_ud(ctxt))"];
"1000192" [label="(Call,(u16)msr_data & ~SELECTOR_RPL_MASK)"];
"1000233" [label="(Identifier,MSR_IA32_SYSENTER_EIP)"];
"1000219" [label="(Identifier,cs_sel)"];
"1000254" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP))"];
"1000147" [label="(Call,!vendor_intel(ctxt))"];
"1000232" [label="(Identifier,ctxt)"];
"1000169" [label="(Identifier,MSR_IA32_SYSENTER_CS)"];
"1000174" [label="(Call,msr_data & 0xfffc)"];
"1000257" [label="(Identifier,VCPU_REGS_RSP)"];
"1000240" [label="(Call,(efer & EFER_LMA) ? msr_data : (u32)msr_data)"];
"1000165" [label="(Call,&ss)"];
"1000222" [label="(Literal,0)"];
"1000198" [label="(Identifier,ss_sel)"];
"1000229" [label="(Literal,0)"];
"1000133" [label="(Call,emulate_gp(ctxt, 0))"];
"1000230" [label="(Identifier,VCPU_SREG_SS)"];
"1000197" [label="(Call,ss_sel = cs_sel + 8)"];
"1000149" [label="(Identifier,ctxt)"];
"1000220" [label="(Call,&cs)"];
"1000104" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000122" [label="(Identifier,ctxt)"];
"1000193" [label="(Call,(u16)msr_data)"];
"1000238" [label="(Identifier,ctxt)"];
"1000196" [label="(Identifier,~SELECTOR_RPL_MASK)"];
"1000199" [label="(Call,cs_sel + 8)"];
"1000225" [label="(Identifier,ctxt)"];
"1000263" [label="(Call,(u32)msr_data)"];
"1000231" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data))"];
"1000167" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000248" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data))"];
"1000204" [label="(Identifier,efer)"];
"1000236" [label="(Call,ctxt->_eip = (efer & EFER_LMA) ? msr_data : (u32)msr_data)"];
"1000217" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000234" [label="(Call,&msr_data)"];
"1000148" [label="(Call,vendor_intel(ctxt))"];
"1000191" [label="(Identifier,cs_sel)"];
"1000224" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000255" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000256" [label="(Identifier,ctxt)"];
"1000250" [label="(Identifier,MSR_IA32_SYSENTER_ESP)"];
"1000245" [label="(Call,(u32)msr_data)"];
"1000121" [label="(Call,ops->get_msr(ctxt, MSR_EFER, &efer))"];
"1000218" [label="(Identifier,ctxt)"];
"1000179" [label="(Call,emulate_gp(ctxt, 0))"];
"1000190" [label="(Call,cs_sel = (u16)msr_data & ~SELECTOR_RPL_MASK)"];
"1000124" [label="(Call,&efer)"];
"1000224" -> "1000105"  [label="AST: "];
"1000224" -> "1000230"  [label="CFG: "];
"1000225" -> "1000224"  [label="AST: "];
"1000226" -> "1000224"  [label="AST: "];
"1000227" -> "1000224"  [label="AST: "];
"1000229" -> "1000224"  [label="AST: "];
"1000230" -> "1000224"  [label="AST: "];
"1000232" -> "1000224"  [label="CFG: "];
"1000224" -> "1000268"  [label="DDG: &ss"];
"1000224" -> "1000268"  [label="DDG: ss_sel"];
"1000224" -> "1000268"  [label="DDG: VCPU_SREG_SS"];
"1000224" -> "1000268"  [label="DDG: ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS)"];
"1000217" -> "1000224"  [label="DDG: ctxt"];
"1000104" -> "1000224"  [label="DDG: ctxt"];
"1000197" -> "1000224"  [label="DDG: ss_sel"];
"1000161" -> "1000224"  [label="DDG: &ss"];
"1000224" -> "1000231"  [label="DDG: ctxt"];
"1000217" -> "1000105"  [label="AST: "];
"1000217" -> "1000223"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000219" -> "1000217"  [label="AST: "];
"1000220" -> "1000217"  [label="AST: "];
"1000222" -> "1000217"  [label="AST: "];
"1000223" -> "1000217"  [label="AST: "];
"1000225" -> "1000217"  [label="CFG: "];
"1000217" -> "1000268"  [label="DDG: VCPU_SREG_CS"];
"1000217" -> "1000268"  [label="DDG: cs_sel"];
"1000217" -> "1000268"  [label="DDG: ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS)"];
"1000217" -> "1000268"  [label="DDG: &cs"];
"1000167" -> "1000217"  [label="DDG: ctxt"];
"1000104" -> "1000217"  [label="DDG: ctxt"];
"1000190" -> "1000217"  [label="DDG: cs_sel"];
"1000161" -> "1000217"  [label="DDG: &cs"];
"1000167" -> "1000105"  [label="AST: "];
"1000167" -> "1000170"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000169" -> "1000167"  [label="AST: "];
"1000170" -> "1000167"  [label="AST: "];
"1000175" -> "1000167"  [label="CFG: "];
"1000167" -> "1000268"  [label="DDG: MSR_IA32_SYSENTER_CS"];
"1000167" -> "1000268"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data)"];
"1000167" -> "1000268"  [label="DDG: &msr_data"];
"1000161" -> "1000167"  [label="DDG: ctxt"];
"1000104" -> "1000167"  [label="DDG: ctxt"];
"1000167" -> "1000179"  [label="DDG: ctxt"];
"1000167" -> "1000231"  [label="DDG: &msr_data"];
"1000161" -> "1000105"  [label="AST: "];
"1000161" -> "1000165"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000165" -> "1000161"  [label="AST: "];
"1000168" -> "1000161"  [label="CFG: "];
"1000161" -> "1000268"  [label="DDG: &cs"];
"1000161" -> "1000268"  [label="DDG: setup_syscalls_segments(ctxt, &cs, &ss)"];
"1000161" -> "1000268"  [label="DDG: &ss"];
"1000148" -> "1000161"  [label="DDG: ctxt"];
"1000121" -> "1000161"  [label="DDG: ctxt"];
"1000104" -> "1000161"  [label="DDG: ctxt"];
"1000148" -> "1000147"  [label="AST: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000148" -> "1000268"  [label="DDG: ctxt"];
"1000148" -> "1000147"  [label="DDG: ctxt"];
"1000121" -> "1000148"  [label="DDG: ctxt"];
"1000104" -> "1000148"  [label="DDG: ctxt"];
"1000148" -> "1000151"  [label="DDG: ctxt"];
"1000121" -> "1000105"  [label="AST: "];
"1000121" -> "1000124"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000124" -> "1000121"  [label="AST: "];
"1000129" -> "1000121"  [label="CFG: "];
"1000121" -> "1000268"  [label="DDG: MSR_EFER"];
"1000121" -> "1000268"  [label="DDG: ops->get_msr(ctxt, MSR_EFER, &efer)"];
"1000121" -> "1000268"  [label="DDG: ctxt"];
"1000121" -> "1000268"  [label="DDG: &efer"];
"1000104" -> "1000121"  [label="DDG: ctxt"];
"1000121" -> "1000133"  [label="DDG: ctxt"];
"1000121" -> "1000151"  [label="DDG: ctxt"];
"1000104" -> "1000103"  [label="AST: "];
"1000104" -> "1000268"  [label="DDG: ctxt"];
"1000104" -> "1000133"  [label="DDG: ctxt"];
"1000104" -> "1000151"  [label="DDG: ctxt"];
"1000104" -> "1000179"  [label="DDG: ctxt"];
"1000104" -> "1000231"  [label="DDG: ctxt"];
"1000104" -> "1000248"  [label="DDG: ctxt"];
"1000104" -> "1000255"  [label="DDG: ctxt"];
"1000190" -> "1000105"  [label="AST: "];
"1000190" -> "1000192"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000192" -> "1000190"  [label="AST: "];
"1000198" -> "1000190"  [label="CFG: "];
"1000190" -> "1000268"  [label="DDG: (u16)msr_data & ~SELECTOR_RPL_MASK"];
"1000192" -> "1000190"  [label="DDG: (u16)msr_data"];
"1000192" -> "1000190"  [label="DDG: ~SELECTOR_RPL_MASK"];
"1000190" -> "1000197"  [label="DDG: cs_sel"];
"1000190" -> "1000199"  [label="DDG: cs_sel"];
"1000192" -> "1000196"  [label="CFG: "];
"1000193" -> "1000192"  [label="AST: "];
"1000196" -> "1000192"  [label="AST: "];
"1000192" -> "1000268"  [label="DDG: (u16)msr_data"];
"1000192" -> "1000268"  [label="DDG: ~SELECTOR_RPL_MASK"];
"1000193" -> "1000192"  [label="DDG: msr_data"];
"1000193" -> "1000195"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000195" -> "1000193"  [label="AST: "];
"1000196" -> "1000193"  [label="CFG: "];
"1000174" -> "1000193"  [label="DDG: msr_data"];
"1000193" -> "1000236"  [label="DDG: msr_data"];
"1000193" -> "1000240"  [label="DDG: msr_data"];
"1000193" -> "1000245"  [label="DDG: msr_data"];
"1000193" -> "1000253"  [label="DDG: msr_data"];
"1000193" -> "1000258"  [label="DDG: msr_data"];
"1000193" -> "1000263"  [label="DDG: msr_data"];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000176"  [label="CFG: "];
"1000175" -> "1000174"  [label="AST: "];
"1000176" -> "1000174"  [label="AST: "];
"1000177" -> "1000174"  [label="CFG: "];
"1000174" -> "1000268"  [label="DDG: msr_data"];
"1000174" -> "1000173"  [label="DDG: msr_data"];
"1000174" -> "1000173"  [label="DDG: 0xfffc"];
"1000197" -> "1000105"  [label="AST: "];
"1000197" -> "1000199"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000199" -> "1000197"  [label="AST: "];
"1000204" -> "1000197"  [label="CFG: "];
"1000197" -> "1000268"  [label="DDG: cs_sel + 8"];
"1000231" -> "1000105"  [label="AST: "];
"1000231" -> "1000234"  [label="CFG: "];
"1000232" -> "1000231"  [label="AST: "];
"1000233" -> "1000231"  [label="AST: "];
"1000234" -> "1000231"  [label="AST: "];
"1000238" -> "1000231"  [label="CFG: "];
"1000231" -> "1000268"  [label="DDG: MSR_IA32_SYSENTER_EIP"];
"1000231" -> "1000268"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data)"];
"1000231" -> "1000248"  [label="DDG: ctxt"];
"1000231" -> "1000248"  [label="DDG: &msr_data"];
"1000248" -> "1000105"  [label="AST: "];
"1000248" -> "1000251"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000250" -> "1000248"  [label="AST: "];
"1000251" -> "1000248"  [label="AST: "];
"1000256" -> "1000248"  [label="CFG: "];
"1000248" -> "1000268"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data)"];
"1000248" -> "1000268"  [label="DDG: &msr_data"];
"1000248" -> "1000268"  [label="DDG: MSR_IA32_SYSENTER_ESP"];
"1000248" -> "1000255"  [label="DDG: ctxt"];
"1000255" -> "1000254"  [label="AST: "];
"1000255" -> "1000257"  [label="CFG: "];
"1000256" -> "1000255"  [label="AST: "];
"1000257" -> "1000255"  [label="AST: "];
"1000254" -> "1000255"  [label="CFG: "];
"1000255" -> "1000268"  [label="DDG: VCPU_REGS_RSP"];
"1000255" -> "1000268"  [label="DDG: ctxt"];
}
