Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov  9 02:33:42 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/lab-caravel_fir/testbench/counter_la_fir/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (864)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (864)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[0] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[1] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[20] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[21] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[22] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[23] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[24] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[25] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[26] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[27] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[28] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[29] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[2] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[30] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[31] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[3] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[4] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[5] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[6] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[7] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_cyc_i (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_sel_i[0] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_sel_i[1] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_sel_i[2] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_sel_i[3] (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_stb_i (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_we_i (HIGH)

x_temp_reg[0]/G
x_temp_reg[10]/G
x_temp_reg[11]/G
x_temp_reg[12]/G
x_temp_reg[13]/G
x_temp_reg[14]/G
x_temp_reg[15]/G
x_temp_reg[16]/G
x_temp_reg[17]/G
x_temp_reg[18]/G
x_temp_reg[19]/G
x_temp_reg[1]/G
x_temp_reg[20]/G
x_temp_reg[21]/G
x_temp_reg[22]/G
x_temp_reg[23]/G
x_temp_reg[24]/G
x_temp_reg[25]/G
x_temp_reg[26]/G
x_temp_reg[27]/G
x_temp_reg[28]/G
x_temp_reg[29]/G
x_temp_reg[2]/G
x_temp_reg[30]/G
x_temp_reg[31]/G
x_temp_reg[3]/G
x_temp_reg[4]/G
x_temp_reg[5]/G
x_temp_reg[6]/G
x_temp_reg[7]/G
x_temp_reg[8]/G
x_temp_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

x_temp_reg[0]/D
x_temp_reg[10]/D
x_temp_reg[11]/D
x_temp_reg[12]/D
x_temp_reg[13]/D
x_temp_reg[14]/D
x_temp_reg[15]/D
x_temp_reg[16]/D
x_temp_reg[17]/D
x_temp_reg[18]/D
x_temp_reg[19]/D
x_temp_reg[1]/D
x_temp_reg[20]/D
x_temp_reg[21]/D
x_temp_reg[22]/D
x_temp_reg[23]/D
x_temp_reg[24]/D
x_temp_reg[25]/D
x_temp_reg[26]/D
x_temp_reg[27]/D
x_temp_reg[28]/D
x_temp_reg[29]/D
x_temp_reg[2]/D
x_temp_reg[30]/D
x_temp_reg[31]/D
x_temp_reg[3]/D
x_temp_reg[4]/D
x_temp_reg[5]/D
x_temp_reg[6]/D
x_temp_reg[7]/D
x_temp_reg[8]/D
x_temp_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.440        0.000                      0                 1103        0.137        0.000                      0                 1103       11.250        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            4.440        0.000                      0                 1103        0.137        0.000                      0                 1103       11.250        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[31]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 11.635ns (67.867%)  route 5.509ns (32.133%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.612 r  FIR/acc2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.612    FIR/acc2_carry__0_n_1
                                                                      r  FIR/acc2_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.943 r  FIR/acc2_carry__1/O[3]
                         net (fo=3, unplaced)         0.636    14.579    FIR/acc2_carry__1_n_5
                                                                      r  FIR/acc0_carry__5_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.886 r  FIR/acc0_carry__5_i_5/O
                         net (fo=1, unplaced)         0.000    14.886    FIR/acc0_carry__5_i_5_n_1
                                                                      r  FIR/acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.262 r  FIR/acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.262    FIR/acc0_carry__5_n_1
                                                                      r  FIR/acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.593 r  FIR/acc0_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    16.211    FIR/_acc[31]
                                                                      r  FIR/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    16.518 f  FIR/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    16.967    user_bram/io_out[31]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.091 r  user_bram/wbs_dat_o_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.890    io_out_OBUF[31]
                                                                      r  io_out_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.525 r  io_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    20.525    io_out[31]
                                                                      r  io_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.525    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[31]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 11.635ns (67.867%)  route 5.509ns (32.133%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.612 r  FIR/acc2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.612    FIR/acc2_carry__0_n_1
                                                                      r  FIR/acc2_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.943 r  FIR/acc2_carry__1/O[3]
                         net (fo=3, unplaced)         0.636    14.579    FIR/acc2_carry__1_n_5
                                                                      r  FIR/acc0_carry__5_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.886 r  FIR/acc0_carry__5_i_5/O
                         net (fo=1, unplaced)         0.000    14.886    FIR/acc0_carry__5_i_5_n_1
                                                                      r  FIR/acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.262 r  FIR/acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.262    FIR/acc0_carry__5_n_1
                                                                      r  FIR/acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.593 r  FIR/acc0_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    16.211    FIR/_acc[31]
                                                                      r  FIR/wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    16.518 f  FIR/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    16.967    user_bram/io_out[31]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    17.091 r  user_bram/wbs_dat_o_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.890    io_out_OBUF[31]
                                                                      r  wbs_dat_o_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.525 r  wbs_dat_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000    20.525    wbs_dat_o[31]
                                                                      r  wbs_dat_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.525    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[27]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        17.028ns  (logic 11.518ns (67.646%)  route 5.509ns (32.354%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.826 r  FIR/acc2_carry__0/O[3]
                         net (fo=3, unplaced)         0.636    14.462    FIR/acc2_carry__0_n_5
                                                                      r  FIR/acc0_carry__4_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.769 r  FIR/acc0_carry__4_i_5/O
                         net (fo=1, unplaced)         0.000    14.769    FIR/acc0_carry__4_i_5_n_1
                                                                      r  FIR/acc0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.145 r  FIR/acc0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.145    FIR/acc0_carry__4_n_1
                                                                      r  FIR/acc0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.476 r  FIR/acc0_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    16.094    FIR/_acc[27]
                                                                      r  FIR/wbs_dat_o_OBUF[27]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    16.401 r  FIR/wbs_dat_o_OBUF[27]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.850    user_bram/io_out[27]
                                                                      r  user_bram/wbs_dat_o_OBUF[27]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    16.974 r  user_bram/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.773    io_out_OBUF[27]
                                                                      r  io_out_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.408 r  io_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    20.408    io_out[27]
                                                                      r  io_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.408    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[27]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        17.028ns  (logic 11.518ns (67.646%)  route 5.509ns (32.354%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.826 r  FIR/acc2_carry__0/O[3]
                         net (fo=3, unplaced)         0.636    14.462    FIR/acc2_carry__0_n_5
                                                                      r  FIR/acc0_carry__4_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.769 r  FIR/acc0_carry__4_i_5/O
                         net (fo=1, unplaced)         0.000    14.769    FIR/acc0_carry__4_i_5_n_1
                                                                      r  FIR/acc0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.145 r  FIR/acc0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.145    FIR/acc0_carry__4_n_1
                                                                      r  FIR/acc0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.476 r  FIR/acc0_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    16.094    FIR/_acc[27]
                                                                      r  FIR/wbs_dat_o_OBUF[27]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    16.401 r  FIR/wbs_dat_o_OBUF[27]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.850    user_bram/io_out[27]
                                                                      r  user_bram/wbs_dat_o_OBUF[27]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    16.974 r  user_bram/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.773    io_out_OBUF[27]
                                                                      r  wbs_dat_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.408 r  wbs_dat_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000    20.408    wbs_dat_o[27]
                                                                      r  wbs_dat_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.408    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[30]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        16.898ns  (logic 11.554ns (68.379%)  route 5.343ns (31.621%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.612 r  FIR/acc2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.612    FIR/acc2_carry__0_n_1
                                                                      r  FIR/acc2_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.943 r  FIR/acc2_carry__1/O[3]
                         net (fo=3, unplaced)         0.636    14.579    FIR/acc2_carry__1_n_5
                                                                      r  FIR/acc0_carry__5_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.886 r  FIR/acc0_carry__5_i_5/O
                         net (fo=1, unplaced)         0.000    14.886    FIR/acc0_carry__5_i_5_n_1
                                                                      r  FIR/acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.262 r  FIR/acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.262    FIR/acc0_carry__5_n_1
                                                                      r  FIR/acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.518 r  FIR/acc0_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    15.970    FIR/_acc[30]
                                                                      r  FIR/wbs_dat_o_OBUF[30]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    16.271 r  FIR/wbs_dat_o_OBUF[30]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.720    user_bram/io_out[30]
                                                                      r  user_bram/wbs_dat_o_OBUF[30]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    16.844 r  user_bram/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.643    io_out_OBUF[30]
                                                                      r  io_out_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.278 r  io_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    20.278    io_out[30]
                                                                      r  io_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.278    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[30]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        16.898ns  (logic 11.554ns (68.379%)  route 5.343ns (31.621%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.612 r  FIR/acc2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.612    FIR/acc2_carry__0_n_1
                                                                      r  FIR/acc2_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.943 r  FIR/acc2_carry__1/O[3]
                         net (fo=3, unplaced)         0.636    14.579    FIR/acc2_carry__1_n_5
                                                                      r  FIR/acc0_carry__5_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.886 r  FIR/acc0_carry__5_i_5/O
                         net (fo=1, unplaced)         0.000    14.886    FIR/acc0_carry__5_i_5_n_1
                                                                      r  FIR/acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.262 r  FIR/acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.262    FIR/acc0_carry__5_n_1
                                                                      r  FIR/acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.518 r  FIR/acc0_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    15.970    FIR/_acc[30]
                                                                      r  FIR/wbs_dat_o_OBUF[30]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    16.271 r  FIR/wbs_dat_o_OBUF[30]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.720    user_bram/io_out[30]
                                                                      r  user_bram/wbs_dat_o_OBUF[30]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    16.844 r  user_bram/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.643    io_out_OBUF[30]
                                                                      r  wbs_dat_o_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.278 r  wbs_dat_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000    20.278    wbs_dat_o[30]
                                                                      r  wbs_dat_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.278    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[29]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        16.844ns  (logic 11.640ns (69.109%)  route 5.203ns (30.891%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.612 r  FIR/acc2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.612    FIR/acc2_carry__0_n_1
                                                                      r  FIR/acc2_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.943 r  FIR/acc2_carry__1/O[3]
                         net (fo=3, unplaced)         0.636    14.579    FIR/acc2_carry__1_n_5
                                                                      r  FIR/acc0_carry__5_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.886 r  FIR/acc0_carry__5_i_5/O
                         net (fo=1, unplaced)         0.000    14.886    FIR/acc0_carry__5_i_5_n_1
                                                                      r  FIR/acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.262 r  FIR/acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.262    FIR/acc0_carry__5_n_1
                                                                      r  FIR/acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.599 r  FIR/acc0_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    15.911    FIR/_acc[29]
                                                                      r  FIR/wbs_dat_o_OBUF[29]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    16.217 f  FIR/wbs_dat_o_OBUF[29]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.666    user_bram/io_out[29]
                                                                      f  user_bram/wbs_dat_o_OBUF[29]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    16.790 r  user_bram/wbs_dat_o_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.589    io_out_OBUF[29]
                                                                      r  io_out_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.224 r  io_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    20.224    io_out[29]
                                                                      r  io_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.224    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[29]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        16.844ns  (logic 11.640ns (69.109%)  route 5.203ns (30.891%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.612 r  FIR/acc2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.612    FIR/acc2_carry__0_n_1
                                                                      r  FIR/acc2_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.943 r  FIR/acc2_carry__1/O[3]
                         net (fo=3, unplaced)         0.636    14.579    FIR/acc2_carry__1_n_5
                                                                      r  FIR/acc0_carry__5_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.886 r  FIR/acc0_carry__5_i_5/O
                         net (fo=1, unplaced)         0.000    14.886    FIR/acc0_carry__5_i_5_n_1
                                                                      r  FIR/acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.262 r  FIR/acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.262    FIR/acc0_carry__5_n_1
                                                                      r  FIR/acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.599 r  FIR/acc0_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    15.911    FIR/_acc[29]
                                                                      r  FIR/wbs_dat_o_OBUF[29]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    16.217 f  FIR/wbs_dat_o_OBUF[29]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.666    user_bram/io_out[29]
                                                                      f  user_bram/wbs_dat_o_OBUF[29]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    16.790 r  user_bram/wbs_dat_o_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.589    io_out_OBUF[29]
                                                                      r  wbs_dat_o_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.224 r  wbs_dat_o_OBUF[29]_inst/O
                         net (fo=0)                   0.000    20.224    wbs_dat_o[29]
                                                                      r  wbs_dat_o[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.224    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[26]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        16.781ns  (logic 11.437ns (68.159%)  route 5.343ns (31.841%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.826 r  FIR/acc2_carry__0/O[3]
                         net (fo=3, unplaced)         0.636    14.462    FIR/acc2_carry__0_n_5
                                                                      r  FIR/acc0_carry__4_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.769 r  FIR/acc0_carry__4_i_5/O
                         net (fo=1, unplaced)         0.000    14.769    FIR/acc0_carry__4_i_5_n_1
                                                                      r  FIR/acc0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.145 r  FIR/acc0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.145    FIR/acc0_carry__4_n_1
                                                                      r  FIR/acc0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.401 r  FIR/acc0_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    15.853    FIR/_acc[26]
                                                                      r  FIR/wbs_dat_o_OBUF[26]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    16.154 r  FIR/wbs_dat_o_OBUF[26]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.603    user_bram/io_out[26]
                                                                      r  user_bram/wbs_dat_o_OBUF[26]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    16.727 r  user_bram/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.526    io_out_OBUF[26]
                                                                      r  io_out_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.161 r  io_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    20.161    io_out[26]
                                                                      r  io_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 FIR/tap_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[26]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        16.781ns  (logic 11.437ns (68.159%)  route 5.343ns (31.841%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.584     3.380    FIR/clk_BUFG
                         FDRE                                         r  FIR/tap_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 f  FIR/tap_idx_reg[0]/Q
                         net (fo=49, unplaced)        0.823     4.681    FIR/tap_idx[0]
                                                                      f  FIR/acc2_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.976 r  FIR/acc2_i_16/O
                         net (fo=32, unplaced)        0.520     5.496    FIR/acc2_i_16_n_1
                                                                      r  FIR/acc2__0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.620 r  FIR/acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.420    FIR/acc3[16]
                                                                      r  FIR/acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.456 r  FIR/acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.511    FIR/acc2__0_n_107
                                                                      r  FIR/acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.029 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    12.829    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.953 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.953    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.486 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.495    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.826 r  FIR/acc2_carry__0/O[3]
                         net (fo=3, unplaced)         0.636    14.462    FIR/acc2_carry__0_n_5
                                                                      r  FIR/acc0_carry__4_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    14.769 r  FIR/acc0_carry__4_i_5/O
                         net (fo=1, unplaced)         0.000    14.769    FIR/acc0_carry__4_i_5_n_1
                                                                      r  FIR/acc0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.145 r  FIR/acc0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.145    FIR/acc0_carry__4_n_1
                                                                      r  FIR/acc0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.401 r  FIR/acc0_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    15.853    FIR/_acc[26]
                                                                      r  FIR/wbs_dat_o_OBUF[26]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    16.154 r  FIR/wbs_dat_o_OBUF[26]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.603    user_bram/io_out[26]
                                                                      r  user_bram/wbs_dat_o_OBUF[26]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    16.727 r  user_bram/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    17.526    io_out_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.161 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000    20.161    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay                -0.000    24.965    
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  4.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FIR/rdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  FIR/rdata_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.136     1.342    FIR/rdata_reg[0]
                                                                      r  FIR/rdata_reg[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.440 r  FIR/rdata_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.440    FIR/rdata[0]
                         FDRE                                         r  FIR/rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_reg_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FIR/rdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  FIR/rdata_reg_reg[1]/Q
                         net (fo=2, unplaced)         0.136     1.342    FIR/rdata_reg[1]
                                                                      r  FIR/rdata_reg[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.440 r  FIR/rdata_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.440    FIR/rdata[1]
                         FDRE                                         r  FIR/rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_reg_reg[1]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/rdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 FIR/sm_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/sm_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  FIR/sm_tvalid_reg/Q
                         net (fo=4, unplaced)         0.141     1.348    FIR/sm_tvalid
                                                                      r  FIR/rdata_reg[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.449 r  FIR/rdata_reg[5]_i_1/O
                         net (fo=2, unplaced)         0.000     1.449    FIR/rdata[5]
                         FDRE                                         r  FIR/rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_reg_reg[5]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/rdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 FIR/data_A_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/data_A_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/data_A_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  FIR/data_A_shift_reg[1]/Q
                         net (fo=9, unplaced)         0.148     1.355    FIR/data_A_shift_reg_n_1_[1]
                                                                      r  FIR/data_A_shift[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.453 r  FIR/data_A_shift[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.453    FIR/data_A_shift[2]_i_1_n_1
                         FDRE                                         r  FIR/data_A_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/data_A_shift_reg[2]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/data_A_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FIR/data_A_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/data_A_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/data_A_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  FIR/data_A_shift_reg[0]/Q
                         net (fo=10, unplaced)        0.149     1.356    FIR/data_A_shift_reg_n_1_[0]
                                                                      f  FIR/data_A_shift[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.454 r  FIR/data_A_shift[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.454    FIR/data_A_shift[0]_i_1_n_1
                         FDRE                                         r  FIR/data_A_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/data_A_shift_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/data_A_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FIR/ap_idle_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/ap_idle_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  FIR/ap_idle_reg_inv/Q
                         net (fo=12, unplaced)        0.151     1.358    FIR/p_0_in[2]
                                                                      f  FIR/rdata_reg[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.456 r  FIR/rdata_reg[2]_i_1/O
                         net (fo=2, unplaced)         0.000     1.456    FIR/rdata[2]
                         FDRE                                         r  FIR/rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_reg_reg[2]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FIR/data_A_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/data_A_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.434%)  route 0.149ns (37.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/data_A_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  FIR/data_A_shift_reg[0]/Q
                         net (fo=10, unplaced)        0.149     1.356    FIR/data_A_shift_reg_n_1_[0]
                                                                      r  FIR/data_A_shift[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.457 r  FIR/data_A_shift[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.457    FIR/data_A_shift[1]_i_1_n_1
                         FDRE                                         r  FIR/data_A_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/data_A_shift_reg[1]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/data_A_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FIR/data_A_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/data_A_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.434%)  route 0.149ns (37.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/data_A_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  FIR/data_A_shift_reg[0]/Q
                         net (fo=10, unplaced)        0.149     1.356    FIR/data_A_shift_reg_n_1_[0]
                                                                      r  FIR/data_A_shift[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.457 r  FIR/data_A_shift[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.457    FIR/data_A_shift[3]_i_2_n_1
                         FDRE                                         r  FIR/data_A_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/data_A_shift_reg[3]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/data_A_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FIR/rdata_muxsel1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/rdata_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.245ns (59.599%)  route 0.166ns (40.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_muxsel1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  FIR/rdata_muxsel1_reg[0]/Q
                         net (fo=51, unplaced)        0.166     1.373    FIR/rdata_muxsel1_reg_n_1_[0]
                                                                      r  FIR/rdata_reg[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.471 r  FIR/rdata_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.471    FIR/rdata[10]
                         FDRE                                         r  FIR/rdata_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_reg_reg[10]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/rdata_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FIR/rdata_muxsel1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIR/rdata_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.245ns (59.599%)  route 0.166ns (40.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.114     1.060    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_muxsel1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  FIR/rdata_muxsel1_reg[0]/Q
                         net (fo=51, unplaced)        0.166     1.373    FIR/rdata_muxsel1_reg_n_1_[0]
                                                                      r  FIR/rdata_reg[12]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.471 r  FIR/rdata_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.471    FIR/rdata[12]
                         FDRE                                         r  FIR/rdata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/rdata_reg_reg[12]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    FIR/rdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424               user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424               user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845               clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               user_ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               FIR/acc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               FIR/acc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               FIR/acc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               FIR/acc_reg[12]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_temp_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            io_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[11]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[11]
                                                                      r  FIR/wbs_dat_o_OBUF[11]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.820 f  FIR/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[11]
                                                                      f  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[11]
                                                                      r  io_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[11]
                                                                      r  io_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            io_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[14]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[14]
                                                                      r  FIR/wbs_dat_o_OBUF[14]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.820 f  FIR/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[14]
                                                                      f  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[14]
                                                                      r  io_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[14]
                                                                      r  io_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            io_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[16]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[16]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[16]
                                                                      r  FIR/wbs_dat_o_OBUF[16]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.820 r  FIR/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[16]
                                                                      r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[16]
                                                                      r  io_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[16]
                                                                      r  io_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            io_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[17]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[17]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[17]
                                                                      r  FIR/wbs_dat_o_OBUF[17]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.820 f  FIR/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[17]
                                                                      f  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[17]
                                                                      r  io_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[17]
                                                                      r  io_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            io_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[18]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[18]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[18]
                                                                      r  FIR/wbs_dat_o_OBUF[18]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.820 f  FIR/wbs_dat_o_OBUF[18]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[18]
                                                                      r  io_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[18]
                                                                      r  io_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            io_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[19]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[19]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[19]
                                                                      r  FIR/wbs_dat_o_OBUF[19]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.820 f  FIR/wbs_dat_o_OBUF[19]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[19]
                                                                      f  user_bram/wbs_dat_o_OBUF[19]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[19]
                                                                      r  io_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[19]
                                                                      r  io_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            io_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[21]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[21]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[21]
                                                                      r  FIR/wbs_dat_o_OBUF[21]_inst_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.820 r  FIR/wbs_dat_o_OBUF[21]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[21]_2
                                                                      r  user_bram/wbs_dat_o_OBUF[21]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[21]
                                                                      r  io_out_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[21]
                                                                      r  io_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            io_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[29]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[29]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[29]
                                                                      r  FIR/wbs_dat_o_OBUF[29]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.820 f  FIR/wbs_dat_o_OBUF[29]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[29]
                                                                      f  user_bram/wbs_dat_o_OBUF[29]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[29]
                                                                      r  io_out_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[29]
                                                                      r  io_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            io_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[2]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[2]
                                                                      r  FIR/wbs_dat_o_OBUF[2]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.820 f  FIR/wbs_dat_o_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[2]
                                                                      f  user_bram/wbs_dat_o_OBUF[2]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[2]
                                                                      r  io_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[2]
                                                                      r  io_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            io_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.467ns (59.505%)  route 2.360ns (40.495%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[31]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  x_temp_reg[31]/Q
                         net (fo=1, unplaced)         1.111     1.696    FIR/Q[31]
                                                                      r  FIR/wbs_dat_o_OBUF[31]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.820 f  FIR/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.269    user_bram/io_out[31]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  user_bram/wbs_dat_o_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.193    io_out_OBUF[31]
                                                                      r  io_out_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.827 r  io_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     5.827    io_out[31]
                                                                      r  io_out[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[0]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[0]
                                                                      r  FIR/wbs_dat_o_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.612 f  FIR/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[0]_0
                                                                      f  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            io_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[10]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[10]
                                                                      r  FIR/wbs_dat_o_OBUF[10]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  FIR/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[10]
                                                                      r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[10]
                                                                      r  io_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[10]
                                                                      r  io_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            io_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[12]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[12]
                                                                      r  FIR/wbs_dat_o_OBUF[12]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  FIR/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[12]
                                                                      r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[12]
                                                                      r  io_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[12]
                                                                      r  io_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            io_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[13]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[13]
                                                                      r  FIR/wbs_dat_o_OBUF[13]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  FIR/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[13]
                                                                      r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[13]
                                                                      r  io_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[13]
                                                                      r  io_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            io_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[15]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[15]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[15]
                                                                      r  FIR/wbs_dat_o_OBUF[15]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  FIR/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[15]
                                                                      r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[15]
                                                                      r  io_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[15]
                                                                      r  io_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            io_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[1]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[1]
                                                                      r  FIR/wbs_dat_o_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.612 f  FIR/wbs_dat_o_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[1]
                                                                      f  user_bram/wbs_dat_o_OBUF[1]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[1]
                                                                      r  io_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[1]
                                                                      r  io_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            io_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[20]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[20]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[20]
                                                                      r  FIR/wbs_dat_o_OBUF[20]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  FIR/wbs_dat_o_OBUF[20]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[20]
                                                                      r  user_bram/wbs_dat_o_OBUF[20]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[20]
                                                                      r  io_out_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[20]
                                                                      r  io_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            io_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[22]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[22]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[22]
                                                                      r  FIR/wbs_dat_o_OBUF[22]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  FIR/wbs_dat_o_OBUF[22]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[22]
                                                                      r  user_bram/wbs_dat_o_OBUF[22]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[22]
                                                                      r  io_out_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[22]
                                                                      r  io_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            io_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[23]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[23]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[23]
                                                                      r  FIR/wbs_dat_o_OBUF[23]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  FIR/wbs_dat_o_OBUF[23]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[23]
                                                                      r  user_bram/wbs_dat_o_OBUF[23]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[23]
                                                                      r  io_out_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[23]
                                                                      r  io_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_temp_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            io_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.055%)  route 0.933ns (39.945%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  x_temp_reg[24]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  x_temp_reg[24]/Q
                         net (fo=1, unplaced)         0.406     0.567    FIR/Q[24]
                                                                      r  FIR/wbs_dat_o_OBUF[24]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  FIR/wbs_dat_o_OBUF[24]_inst_i_2/O
                         net (fo=1, unplaced)         0.189     0.802    user_bram/io_out[24]
                                                                      r  user_bram/wbs_dat_o_OBUF[24]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  user_bram/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.184    io_out_OBUF[24]
                                                                      r  io_out_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.335 r  io_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.335    io_out[24]
                                                                      r  io_out[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=12, unplaced)        0.800     4.271    wbs_dat_i_IBUF[0]
                         LDCE                                         r  x_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[10]
                         LDCE                                         r  x_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[11]
                         LDCE                                         r  x_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[12]
                         LDCE                                         r  x_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[13]
                         LDCE                                         r  x_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[14]
                         LDCE                                         r  x_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[15]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[15] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[15]
                                                                      r  wbs_dat_i_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[15]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[15]
                         LDCE                                         r  x_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[16]
                         LDCE                                         r  x_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[17]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[17] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[17]
                                                                      r  wbs_dat_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[17]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[17]
                         LDCE                                         r  x_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[18]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[18] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[18]
                                                                      r  wbs_dat_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.472 r  wbs_dat_i_IBUF[18]_inst/O
                         net (fo=8, unplaced)         0.800     4.271    wbs_dat_i_IBUF[18]
                         LDCE                                         r  x_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=12, unplaced)        0.337     3.038    wbs_dat_i_IBUF[0]
                         LDCE                                         r  x_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[10]
                         LDCE                                         r  x_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[11]
                         LDCE                                         r  x_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[12]
                         LDCE                                         r  x_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[13]
                         LDCE                                         r  x_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[14]
                         LDCE                                         r  x_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[15]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[15] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[15]
                                                                      r  wbs_dat_i_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[15]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[15]
                         LDCE                                         r  x_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[16]
                         LDCE                                         r  x_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[17]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[17] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[17]
                                                                      r  wbs_dat_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[17]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[17]
                         LDCE                                         r  x_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[18]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_temp_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
                                                      0.000     2.500 r  wbs_dat_i[18] (IN)
                         net (fo=0)                   0.000     2.500    wbs_dat_i[18]
                                                                      r  wbs_dat_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.700 r  wbs_dat_i_IBUF[18]_inst/O
                         net (fo=8, unplaced)         0.337     3.038    wbs_dat_i_IBUF[18]
                         LDCE                                         r  x_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.459ns  (logic 5.966ns (79.987%)  route 1.493ns (20.013%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.005 r  FIR/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    FIR/acc_reg[20]_i_1_n_1
                                                                      r  FIR/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  FIR/acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    FIR/acc_reg[24]_i_1_n_1
                                                                      r  FIR/acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.459 r  FIR/acc_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.459    FIR/acc_reg[28]_i_1_n_7
                         FDRE                                         r  FIR/acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[29]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.453ns  (logic 5.960ns (79.971%)  route 1.493ns (20.029%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.005 r  FIR/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    FIR/acc_reg[20]_i_1_n_1
                                                                      r  FIR/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  FIR/acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    FIR/acc_reg[24]_i_1_n_1
                                                                      r  FIR/acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.453 r  FIR/acc_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.453    FIR/acc_reg[28]_i_1_n_5
                         FDRE                                         r  FIR/acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[31]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.378ns  (logic 5.885ns (79.767%)  route 1.493ns (20.233%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.005 r  FIR/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    FIR/acc_reg[20]_i_1_n_1
                                                                      r  FIR/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  FIR/acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    FIR/acc_reg[24]_i_1_n_1
                                                                      r  FIR/acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.378 r  FIR/acc_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.378    FIR/acc_reg[28]_i_1_n_6
                         FDRE                                         r  FIR/acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[30]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 5.861ns (79.701%)  route 1.493ns (20.299%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.005 r  FIR/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    FIR/acc_reg[20]_i_1_n_1
                                                                      r  FIR/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  FIR/acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    FIR/acc_reg[24]_i_1_n_1
                                                                      r  FIR/acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.354 r  FIR/acc_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.354    FIR/acc_reg[28]_i_1_n_8
                         FDRE                                         r  FIR/acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[28]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.342ns  (logic 5.849ns (79.668%)  route 1.493ns (20.332%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.005 r  FIR/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    FIR/acc_reg[20]_i_1_n_1
                                                                      r  FIR/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.342 r  FIR/acc_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.342    FIR/acc_reg[24]_i_1_n_7
                         FDRE                                         r  FIR/acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[25]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 5.843ns (79.651%)  route 1.493ns (20.349%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.005 r  FIR/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    FIR/acc_reg[20]_i_1_n_1
                                                                      r  FIR/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.336 r  FIR/acc_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.336    FIR/acc_reg[24]_i_1_n_5
                         FDRE                                         r  FIR/acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[27]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.261ns  (logic 5.768ns (79.441%)  route 1.493ns (20.559%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.005 r  FIR/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    FIR/acc_reg[20]_i_1_n_1
                                                                      r  FIR/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.261 r  FIR/acc_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.261    FIR/acc_reg[24]_i_1_n_6
                         FDRE                                         r  FIR/acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[26]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 5.744ns (79.373%)  route 1.493ns (20.627%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.005 r  FIR/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.005    FIR/acc_reg[20]_i_1_n_1
                                                                      r  FIR/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.237 r  FIR/acc_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.237    FIR/acc_reg[24]_i_1_n_8
                         FDRE                                         r  FIR/acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[24]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.114ns  (logic 5.621ns (79.016%)  route 1.493ns (20.984%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.656     7.114 r  FIR/acc_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.114    FIR/acc_reg[20]_i_1_n_5
                         FDRE                                         r  FIR/acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[23]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.051ns  (logic 5.558ns (78.829%)  route 1.493ns (21.171%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.055     0.055    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.694 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     4.494    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  FIR/acc2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.618    FIR/acc2_carry_i_3_n_1
                                                                      r  FIR/acc2_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.151 r  FIR/acc2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.160    FIR/acc2_carry_n_1
                                                                      r  FIR/acc2_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.497 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.126    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.332     6.458 r  FIR/acc[20]_i_4/O
                         net (fo=1, unplaced)         0.000     6.458    FIR/in[21]
                                                                      r  FIR/acc_reg[20]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.593     7.051 r  FIR/acc_reg[20]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.051    FIR/acc_reg[20]_i_1_n_6
                         FDRE                                         r  FIR/acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.439     2.988    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.787ns (61.179%)  route 0.499ns (38.821%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[3])
                                                      0.521     0.544 r  FIR/acc2__1/P[3]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_103
                                                                      r  FIR/acc2_carry__0/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.973 r  FIR/acc2_carry__0/O[1]
                         net (fo=3, unplaced)         0.139     1.112    FIR/acc2_carry__0_n_7
                                                                      r  FIR/acc[20]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.108     1.220 r  FIR/acc[20]_i_8/O
                         net (fo=1, unplaced)         0.000     1.220    FIR/acc[20]_i_8_n_1
                                                                      r  FIR/acc_reg[20]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.286 r  FIR/acc_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.286    FIR/acc_reg[20]_i_1_n_7
                         FDRE                                         r  FIR/acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[21]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.787ns (61.179%)  route 0.499ns (38.821%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[7])
                                                      0.521     0.544 r  FIR/acc2__1/P[7]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_99
                                                                      r  FIR/acc2_carry__1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.973 r  FIR/acc2_carry__1/O[1]
                         net (fo=3, unplaced)         0.139     1.112    FIR/acc2_carry__1_n_7
                                                                      r  FIR/acc[24]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.108     1.220 r  FIR/acc[24]_i_8/O
                         net (fo=1, unplaced)         0.000     1.220    FIR/acc[24]_i_8_n_1
                                                                      r  FIR/acc_reg[24]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.286 r  FIR/acc_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.286    FIR/acc_reg[24]_i_1_n_7
                         FDRE                                         r  FIR/acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[25]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.787ns (61.179%)  route 0.499ns (38.821%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[11])
                                                      0.521     0.544 r  FIR/acc2__1/P[11]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_95
                                                                      r  FIR/acc2_carry__2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.973 r  FIR/acc2_carry__2/O[1]
                         net (fo=3, unplaced)         0.139     1.112    FIR/acc2_carry__2_n_7
                                                                      r  FIR/acc[28]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.108     1.220 r  FIR/acc[28]_i_7/O
                         net (fo=1, unplaced)         0.000     1.220    FIR/acc[28]_i_7_n_1
                                                                      r  FIR/acc_reg[28]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.286 r  FIR/acc_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.286    FIR/acc_reg[28]_i_1_n_7
                         FDRE                                         r  FIR/acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[29]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.811ns (61.910%)  route 0.499ns (38.090%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[3])
                                                      0.521     0.544 r  FIR/acc2__1/P[3]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_103
                                                                      r  FIR/acc2_carry__0_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.926 r  FIR/acc2_carry__0_i_4/O
                         net (fo=1, unplaced)         0.000     0.926    FIR/acc2_carry__0_i_4_n_1
                                                                      r  FIR/acc2_carry__0/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.996 r  FIR/acc2_carry__0/O[0]
                         net (fo=3, unplaced)         0.139     1.135    FIR/acc2_carry__0_n_8
                                                                      r  FIR/acc[20]_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.105     1.240 r  FIR/acc[20]_i_9/O
                         net (fo=1, unplaced)         0.000     1.240    FIR/acc[20]_i_9_n_1
                                                                      r  FIR/acc_reg[20]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.310 r  FIR/acc_reg[20]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.310    FIR/acc_reg[20]_i_1_n_8
                         FDRE                                         r  FIR/acc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[20]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.811ns (61.910%)  route 0.499ns (38.090%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[7])
                                                      0.521     0.544 r  FIR/acc2__1/P[7]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_99
                                                                      r  FIR/acc2_carry__1_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.926 r  FIR/acc2_carry__1_i_4/O
                         net (fo=1, unplaced)         0.000     0.926    FIR/acc2_carry__1_i_4_n_1
                                                                      r  FIR/acc2_carry__1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.996 r  FIR/acc2_carry__1/O[0]
                         net (fo=3, unplaced)         0.139     1.135    FIR/acc2_carry__1_n_8
                                                                      r  FIR/acc[24]_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.105     1.240 r  FIR/acc[24]_i_9/O
                         net (fo=1, unplaced)         0.000     1.240    FIR/acc[24]_i_9_n_1
                                                                      r  FIR/acc_reg[24]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.310 r  FIR/acc_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.310    FIR/acc_reg[24]_i_1_n_8
                         FDRE                                         r  FIR/acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[24]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.811ns (61.910%)  route 0.499ns (38.090%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[11])
                                                      0.521     0.544 r  FIR/acc2__1/P[11]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_95
                                                                      r  FIR/acc2_carry__2_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.926 r  FIR/acc2_carry__2_i_4/O
                         net (fo=1, unplaced)         0.000     0.926    FIR/acc2_carry__2_i_4_n_1
                                                                      r  FIR/acc2_carry__2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.996 r  FIR/acc2_carry__2/O[0]
                         net (fo=3, unplaced)         0.139     1.135    FIR/acc2_carry__2_n_8
                                                                      r  FIR/acc[28]_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.105     1.240 r  FIR/acc[28]_i_8/O
                         net (fo=1, unplaced)         0.000     1.240    FIR/acc[28]_i_8_n_1
                                                                      r  FIR/acc_reg[28]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.310 r  FIR/acc_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.310    FIR/acc_reg[28]_i_1_n_8
                         FDRE                                         r  FIR/acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[28]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.788ns (59.100%)  route 0.545ns (40.900%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      0.521     0.544 r  FIR/acc2__1/P[1]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_105
                                                                      r  FIR/acc2_carry/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     0.973 r  FIR/acc2_carry/O[3]
                         net (fo=3, unplaced)         0.185     1.158    FIR/acc2_carry_n_5
                                                                      r  FIR/acc[16]_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.111     1.269 r  FIR/acc[16]_i_6/O
                         net (fo=1, unplaced)         0.000     1.269    FIR/acc[16]_i_6_n_1
                                                                      r  FIR/acc_reg[16]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.333 r  FIR/acc_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.333    FIR/acc_reg[16]_i_1_n_5
                         FDRE                                         r  FIR/acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[19]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.835ns (62.576%)  route 0.499ns (37.424%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[7])
                                                      0.521     0.544 r  FIR/acc2__1/P[7]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_99
                                                                      r  FIR/acc2_carry__1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.973 r  FIR/acc2_carry__1/O[1]
                         net (fo=3, unplaced)         0.139     1.112    FIR/acc2_carry__1_n_7
                                                                      r  FIR/acc[24]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.111     1.223 r  FIR/acc[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.223    FIR/in[25]
                                                                      r  FIR/acc_reg[24]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     1.334 r  FIR/acc_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.334    FIR/acc_reg[24]_i_1_n_6
                         FDRE                                         r  FIR/acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[26]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.835ns (62.576%)  route 0.499ns (37.424%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[11])
                                                      0.521     0.544 r  FIR/acc2__1/P[11]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_95
                                                                      r  FIR/acc2_carry__2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.973 r  FIR/acc2_carry__2/O[1]
                         net (fo=3, unplaced)         0.139     1.112    FIR/acc2_carry__2_n_7
                                                                      r  FIR/acc[28]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.111     1.223 r  FIR/acc[28]_i_3/O
                         net (fo=1, unplaced)         0.000     1.223    FIR/in[29]
                                                                      r  FIR/acc_reg[28]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     1.334 r  FIR/acc_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.334    FIR/acc_reg[28]_i_1_n_6
                         FDRE                                         r  FIR/acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[30]/C

Slack:                    inf
  Source:                 FIR/acc2__0/ACOUT[29]
                            (internal pin)
  Destination:            FIR/acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.802ns (59.507%)  route 0.546ns (40.493%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  FIR/acc2__0/ACOUT[29]
                         net (fo=1, unplaced)         0.023     0.023    FIR/acc2__0_n_25
                                                                      r  FIR/acc2__1/ACIN[29]
                         DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      0.521     0.544 r  FIR/acc2__1/P[0]
                         net (fo=2, unplaced)         0.337     0.881    FIR/acc2__1_n_106
                                                                      r  FIR/acc2_carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.108     0.989 r  FIR/acc2_carry/O[2]
                         net (fo=3, unplaced)         0.185     1.175    FIR/acc2_carry_n_6
                                                                      r  FIR/acc[16]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.108     1.283 r  FIR/acc[16]_i_7/O
                         net (fo=1, unplaced)         0.000     1.283    FIR/acc[16]_i_7_n_1
                                                                      r  FIR/acc_reg[16]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.348 r  FIR/acc_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.348    FIR/acc_reg[16]_i_1_n_6
                         FDRE                                         r  FIR/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=292, unplaced)       0.259     1.443    FIR/clk_BUFG
                         FDRE                                         r  FIR/acc_reg[18]/C





