# DLD 7-Segment Display Project

This repository contains my Digital Logic Design (DLD) 7-segment display project.

Currently, only the **report file** is uploaded, which includes:
- Circuit design and diagrams
- Truth table
- Boolean expressions
- Simulation screenshots 
- Project explanation
Added a video sample of this project which is done successfully

Simulation file will be uploaded later once recreated in Quartus II.

Tools used: Quartus II


