Analysis & Synthesis report for DE0_CV
Fri Dec 22 13:35:05 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|State_machine:machineEtat|State_cr
 12. State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UC_SerialData:UC|Etat_cr
 13. State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next
 14. State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_state
 15. State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next
 16. State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state
 17. State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
 28. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 29. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 30. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 31. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 32. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 33. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 34. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 35. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 36. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 37. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 38. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 39. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 40. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated
 41. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram
 42. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 43. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 44. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 46. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002
 47. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 48. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 49. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_demux:cmd_demux
 50. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux
 51. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_001
 52. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_002
 53. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_003
 54. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_004
 55. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_005
 56. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_006
 57. Source assignments for DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 58. Source assignments for DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 59. Source assignments for DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 60. Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller
 61. Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for sld_signaltap:auto_signaltap_0
 66. Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 67. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated
 68. Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c3j1:auto_generated
 69. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 70. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 71. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
 72. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo
 73. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 74. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 75. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 76. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 77. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
 78. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 79. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 80. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 81. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo
 82. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 83. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 84. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 85. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 86. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
 87. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 88. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 89. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 90. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem
 91. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i
 93. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial
 94. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT
 95. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|eln:transmitter|CRC:parite
 96. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo
 97. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 98. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 99. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
100. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator
101. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator
102. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
103. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
104. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent
105. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent
106. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
107. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent
110. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent
113. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
116. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
119. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
122. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_004|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_005|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006|DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter
130. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter
131. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
132. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
133. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
138. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
139. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
140. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
141. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
142. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
143. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
144. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
146. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
147. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
148. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
149. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
150. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
151. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator
152. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:transmitter_avalon_eln_translator
153. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
154. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator
155. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator
156. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator
157. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator
158. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator
159. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent
160. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent
161. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
164. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent
167. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent
170. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent
173. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent
176. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent
179. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router|DE0_CV_QSYS_mm_interconnect_1_router_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001|DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_003|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_004|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_005|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_006|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_007|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter
190. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter
191. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
192. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter
195. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
196. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter
197. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
198. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
199. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
200. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
201. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
202. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
203. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
204. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer
205. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
206. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001
207. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
208. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002
209. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
210. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller
211. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller
212. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
213. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
214. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001
215. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
216. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
217. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
218. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002
219. Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001
220. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
221. Parameter Settings for Inferred Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
222. Parameter Settings for Inferred Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0
223. Parameter Settings for Inferred Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0
224. scfifo Parameter Settings by Entity Instance
225. altsyncram Parameter Settings by Entity Instance
226. Port Connectivity Checks: "SEG7_LUT_x6:u1"
227. Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001"
228. Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002"
229. Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
230. Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
231. Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001"
232. Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
233. Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller"
234. Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller"
235. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter"
236. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
237. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter"
238. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
239. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode"
240. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001|DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode"
241. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router|DE0_CV_QSYS_mm_interconnect_1_router_default_decode:the_default_decode"
242. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo"
243. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent"
244. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
245. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent"
246. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo"
247. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent"
248. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo"
249. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent"
250. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
251. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent"
252. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
253. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
254. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo"
255. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent"
256. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent"
257. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator"
258. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator"
259. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator"
260. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator"
261. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator"
262. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
263. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:transmitter_avalon_eln_translator"
264. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator"
265. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
266. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
267. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
268. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
269. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
270. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
271. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006|DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode"
272. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode"
273. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
274. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
275. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
276. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
277. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
278. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
279. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
280. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
281. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"
282. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent"
283. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo"
284. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent"
285. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
286. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
287. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent"
288. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent"
289. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
290. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
291. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator"
292. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator"
293. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
294. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
295. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
296. Port Connectivity Checks: "DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo"
297. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module"
298. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i"
299. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem"
300. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys"
301. Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo"
302. Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo"
303. Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart"
304. Port Connectivity Checks: "DE0_CV_QSYS:u0"
305. SignalTap II Logic Analyzer Settings
306. Post-Synthesis Netlist Statistics for Top Partition
307. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
308. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
309. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
310. Elapsed Time Per Partition
311. Connections to In-System Debugging Instance "auto_signaltap_0"
312. Analysis & Synthesis Messages
313. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 22 13:35:05 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE0_CV                                      ;
; Top-level Entity Name           ; DE0_CV_top                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3787                                        ;
; Total pins                      ; 206                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,114,304                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DE0_CV_top         ; DE0_CV             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd                                                                   ; yes             ; User VHDL File                               ; F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd                                                                   ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd                                                    ; yes             ; User VHDL File                               ; F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd                                                    ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd                                                ; yes             ; User VHDL File                               ; F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd                                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v                                              ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv                                            ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv                                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv                                              ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v                                        ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v                                        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter.v                      ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_mux.sv                               ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_demux.sv                             ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_mux.sv                               ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_demux.sv                             ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                          ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v                                        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004.v                  ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv                               ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001.sv                         ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv                             ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001.sv                           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv                               ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv                             ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv                            ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/eln.vhd                                                                ; yes             ; User VHDL File                               ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd                                                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/FIFO_nMots_mBits.vhd                                                   ; yes             ; User VHDL File                               ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/FIFO_nMots_mBits.vhd                                                   ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/SerialData.vhd                                                         ; yes             ; User VHDL File                               ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd                                                         ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v                                                    ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v                                                    ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v                                               ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v                                               ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_switches.v                                                 ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_switches.v                                                 ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_seg7_digits.v                                              ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_seg7_digits.v                                              ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v                                                    ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v                                                      ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v                                                      ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File         ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.hex                                             ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v                                               ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v                                               ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v                                               ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v                                               ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v                                           ; yes             ; Encrypted User Verilog HDL File              ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v                                           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v                        ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v                        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck.v                           ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck.v                           ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v                       ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v                       ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v                                 ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v                                 ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_test_bench.v                                ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_test_bench.v                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                               ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                               ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v                                                ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v                                                ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                                    ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                                    ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_leds.v                                                     ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_leds.v                                                     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_keys.v                                                     ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_keys.v                                                     ; DE0_CV_QSYS ;
; DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v                                                ; DE0_CV_QSYS ;
; HEX2SEG7_x6.vhd                                                                                         ; yes             ; User VHDL File                               ; F:/DE0_CV/HEX2SEG7_x6.vhd                                                                                         ;             ;
; DE0_CV_top.vhd                                                                                          ; yes             ; User VHDL File                               ; F:/DE0_CV/DE0_CV_top.vhd                                                                                          ;             ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                 ;             ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                              ;             ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;             ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;             ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                               ;             ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;             ;
; aglobal170.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                             ;             ;
; db/scfifo_3291.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/scfifo_3291.tdf                                                                                      ;             ;
; db/a_dpfifo_5771.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/a_dpfifo_5771.tdf                                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/a_fefifo_7cf.tdf                                                                                     ;             ;
; db/cntr_vg7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cntr_vg7.tdf                                                                                         ;             ;
; db/altsyncram_7pu1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_7pu1.tdf                                                                                  ;             ;
; db/cntr_jgb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cntr_jgb.tdf                                                                                         ;             ;
; alt_jtag_atlantic.v                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                        ;             ;
; altera_sld_agent_endpoint.vhd                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                              ;             ;
; altera_fabric_endpoint.vhd                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                 ;             ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_spj1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_spj1.tdf                                                                                  ;             ;
; db/altsyncram_pgj1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_pgj1.tdf                                                                                  ;             ;
; db/altsyncram_pdj1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_pdj1.tdf                                                                                  ;             ;
; db/altsyncram_bpi1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_bpi1.tdf                                                                                  ;             ;
; altera_mult_add.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                        ;             ;
; db/altera_mult_add_37p2.v                                                                               ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altera_mult_add_37p2.v                                                                               ;             ;
; altera_mult_add_rtl.v                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                      ;             ;
; db/altsyncram_jpi1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_jpi1.tdf                                                                                  ;             ;
; db/altsyncram_4kl1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_4kl1.tdf                                                                                  ;             ;
; db/altsyncram_baj1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_baj1.tdf                                                                                  ;             ;
; altera_std_synchronizer.v                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                  ;             ;
; db/altsyncram_qid1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_qid1.tdf                                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; db/altsyncram_s8n1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_s8n1.tdf                                                                                  ;             ;
; db/decode_8la.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/decode_8la.tdf                                                                                       ;             ;
; db/mux_5hb.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/mux_5hb.tdf                                                                                          ;             ;
; altera_pll.v                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                               ;             ;
; altera_std_synchronizer_bundle.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                           ;             ;
; pzdyqx.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                 ;             ;
; sld_signaltap.vhd                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;             ;
; sld_signaltap_impl.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;             ;
; sld_ela_control.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;             ;
; lpm_shiftreg.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;             ;
; lpm_constant.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                           ;             ;
; dffeea.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                                 ;             ;
; sld_mbpmg.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;             ;
; sld_buffer_manager.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;             ;
; db/altsyncram_6h84.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_6h84.tdf                                                                                  ;             ;
; altdpram.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                               ;             ;
; memmodes.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                             ;             ;
; a_hdffe.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                ;             ;
; alt_le_rden_reg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;             ;
; altsyncram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                             ;             ;
; lpm_mux.tdf                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;             ;
; muxlut.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                                 ;             ;
; bypassff.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                               ;             ;
; altshift.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                               ;             ;
; db/mux_dlc.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/mux_dlc.tdf                                                                                          ;             ;
; lpm_decode.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;             ;
; declut.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                                 ;             ;
; lpm_compare.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                            ;             ;
; db/decode_vnf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/decode_vnf.tdf                                                                                       ;             ;
; lpm_counter.tdf                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;             ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;             ;
; cmpconst.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                               ;             ;
; lpm_counter.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                            ;             ;
; alt_counter_stratix.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;             ;
; db/cntr_s8i.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cntr_s8i.tdf                                                                                         ;             ;
; db/cmpr_c9c.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cmpr_c9c.tdf                                                                                         ;             ;
; db/cntr_22j.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cntr_22j.tdf                                                                                         ;             ;
; db/cntr_09i.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cntr_09i.tdf                                                                                         ;             ;
; db/cmpr_d9c.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cmpr_d9c.tdf                                                                                         ;             ;
; db/cntr_kri.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cntr_kri.tdf                                                                                         ;             ;
; db/cmpr_99c.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/cmpr_99c.tdf                                                                                         ;             ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/slde51157c7/alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/DE0_CV/db/ip/slde51157c7/alt_sld_fab.v                                                                         ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File               ; F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; db/altsyncram_40n1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_40n1.tdf                                                                                  ;             ;
; db/altsyncram_s2j1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_s2j1.tdf                                                                                  ;             ;
; db/altsyncram_c3j1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DE0_CV/db/altsyncram_c3j1.tdf                                                                                  ;             ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2678                                                                      ;
;                                             ;                                                                           ;
; Combinational ALUT usage for logic          ; 3921                                                                      ;
;     -- 7 input functions                    ; 32                                                                        ;
;     -- 6 input functions                    ; 937                                                                       ;
;     -- 5 input functions                    ; 773                                                                       ;
;     -- 4 input functions                    ; 798                                                                       ;
;     -- <=3 input functions                  ; 1381                                                                      ;
;                                             ;                                                                           ;
; Dedicated logic registers                   ; 3787                                                                      ;
;                                             ;                                                                           ;
; I/O pins                                    ; 206                                                                       ;
; Total MLAB memory bits                      ; 0                                                                         ;
; Total block memory bits                     ; 1114304                                                                   ;
;                                             ;                                                                           ;
; Total DSP Blocks                            ; 3                                                                         ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 3                                                                         ;
;     -- PLLs                                 ; 3                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2889                                                                      ;
; Total fan-out                               ; 38921                                                                     ;
; Average fan-out                             ; 4.46                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE0_CV_top                                                                                                                             ; 3921 (1)            ; 3787 (0)                  ; 1114304           ; 3          ; 206  ; 0            ; |DE0_CV_top                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE0_CV_top                                        ; work         ;
;    |DE0_CV_QSYS:u0|                                                                                                                     ; 3390 (0)            ; 3116 (0)                  ; 1091776           ; 3          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                       ; DE0_CV_QSYS                                       ; de0_cv_qsys  ;
;       |DE0_CV_QSYS_jtag_uart:jtag_uart|                                                                                                 ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                       ; DE0_CV_QSYS_jtag_uart                             ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|                                                            ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                     ; DE0_CV_QSYS_jtag_uart_scfifo_r                    ; DE0_CV_QSYS  ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                             ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                           ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                  ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                        ; cntr_jgb                                          ; work         ;
;          |DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|                                                            ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                     ; DE0_CV_QSYS_jtag_uart_scfifo_w                    ; DE0_CV_QSYS  ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                             ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                           ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                  ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                        ; cntr_jgb                                          ; work         ;
;          |alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|                                                                    ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                 ; work         ;
;       |DE0_CV_QSYS_keys:keys|                                                                                                           ; 13 (13)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys                                                                                                                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_keys                                  ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_leds:leds|                                                                                                           ; 22 (22)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_leds:leds                                                                                                                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_leds                                  ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 540 (0)             ; 291 (0)                   ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                       ; DE0_CV_QSYS_mm_interconnect_0                     ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; DE0_CV_QSYS_mm_interconnect_0_cmd_demux           ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001       ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                        ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001         ; DE0_CV_QSYS  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                          ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                        ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001         ; DE0_CV_QSYS  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                          ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                        ; 54 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001         ; DE0_CV_QSYS  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                          ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_router:router|                                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; DE0_CV_QSYS_mm_interconnect_0_router              ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|                                                                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS_mm_interconnect_0_router_001          ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                             ; DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001       ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                             ; DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001       ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                             ; DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001       ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; DE0_CV_QSYS_mm_interconnect_0_rsp_mux             ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001         ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|                                                           ; 21 (21)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_40n1                                   ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 32 (32)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_agent|                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                        ; DE0_CV_QSYS  ;
;          |altera_merlin_master_agent:nios2_qsys_instruction_master_agent|                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                        ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|                                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:onchip_mem_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 16 (10)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 5 (5)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|                                                         ; 1 (1)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|                                                                 ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; DE0_CV_QSYS  ;
;          |altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                     ; DE0_CV_QSYS  ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 46 (46)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; DE0_CV_QSYS  ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|                                                                                 ; 258 (0)             ; 212 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                       ; DE0_CV_QSYS_mm_interconnect_1                     ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_1_cmd_demux:cmd_demux|                                                                            ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; DE0_CV_QSYS_mm_interconnect_1_cmd_demux           ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_1_router:router|                                                                                  ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                           ; DE0_CV_QSYS_mm_interconnect_1_router              ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; DE0_CV_QSYS_mm_interconnect_1_rsp_mux             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|                                                                          ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|                                                                  ; 8 (8)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; DE0_CV_QSYS  ;
;          |altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                        ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_agent:transmitter_avalon_eln_agent|                                                                       ; 9 (5)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; DE0_CV_QSYS  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:keys_s1_translator|                                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 9 (9)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:seg7_digits_s1_translator|                                                                     ; 5 (5)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 6 (6)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 7 (7)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_slave_translator:transmitter_avalon_eln_translator|                                                             ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:transmitter_avalon_eln_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; DE0_CV_QSYS  ;
;          |altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|                                                          ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter                                                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                     ; DE0_CV_QSYS  ;
;          |altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|                                                         ; 17 (17)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; DE0_CV_QSYS  ;
;          |altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|                                                         ; 28 (28)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_nios2_qsys:nios2_qsys|                                                                                               ; 1551 (1)            ; 1754 (39)                 ; 66304             ; 3          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                                     ; DE0_CV_QSYS_nios2_qsys                            ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_nios2_qsys_cpu:cpu|                                                                                               ; 1550 (1371)         ; 1715 (1379)               ; 66304             ; 3          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; DE0_CV_QSYS_nios2_qsys_cpu                        ; DE0_CV_QSYS  ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht|                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_nios2_qsys_cpu_bht_module             ; DE0_CV_QSYS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                        ; altsyncram_pdj1                                   ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data|                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data                                                                                                                                                                                                                                                         ; DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module         ; DE0_CV_QSYS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                ; altsyncram_4kl1                                   ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag|                                                ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag                                                                                                                                                                                                                                                           ; DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module          ; DE0_CV_QSYS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                                                  ; altsyncram_jpi1                                   ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim|                                          ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim                                                                                                                                                                                                                                                     ; DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module       ; DE0_CV_QSYS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                            ; altsyncram_baj1                                   ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data|                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data                                                                                                                                                                                                                                                         ; DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module         ; DE0_CV_QSYS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                ; altsyncram_spj1                                   ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag|                                                ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag                                                                                                                                                                                                                                                           ; DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module          ; DE0_CV_QSYS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                                                  ; altsyncram_pgj1                                   ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|                                             ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell                                                                                                                                                                                                                                                        ; DE0_CV_QSYS_nios2_qsys_cpu_mult_cell              ; DE0_CV_QSYS  ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                     ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                             ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                     ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                             ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                     ; altera_mult_add                                   ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                             ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|                                             ; 179 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci                                                                                                                                                                                                                                                        ; DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci              ; DE0_CV_QSYS  ;
;                |DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|                      ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper                                                                                                                                                      ; DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper    ; DE0_CV_QSYS  ;
;                   |DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk                                                      ; DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk     ; DE0_CV_QSYS  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|                           ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck                                                            ; DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck        ; DE0_CV_QSYS  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|                            ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg                                                                                                                                                            ; DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg       ; DE0_CV_QSYS  ;
;                |DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break|                              ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break                                                                                                                                                              ; DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break        ; DE0_CV_QSYS  ;
;                |DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug|                              ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug                                                                                                                                                              ; DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug        ; DE0_CV_QSYS  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|                                    ; 89 (89)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem                                                                                                                                                                    ; DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem           ; DE0_CV_QSYS  ;
;                   |DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram                                                                           ; DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module   ; DE0_CV_QSYS  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                   ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a                                                                                                                                                                                                                                         ; DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module ; DE0_CV_QSYS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_bpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_bpi1:auto_generated                                                                                                                                                                                ; altsyncram_bpi1                                   ; work         ;
;             |DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b                                                                                                                                                                                                                                         ; DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module ; DE0_CV_QSYS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_bpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bpi1:auto_generated                                                                                                                                                                                ; altsyncram_bpi1                                   ; work         ;
;       |DE0_CV_QSYS_onchip_mem:onchip_mem|                                                                                               ; 38 (2)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                                                                     ; DE0_CV_QSYS_onchip_mem                            ; DE0_CV_QSYS  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;             |altsyncram_s8n1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1024000           ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated                                                                                                                                                                                                                                                                                                            ; altsyncram_s8n1                                   ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                         ; decode_8la                                        ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                               ; mux_5hb                                           ; work         ;
;       |DE0_CV_QSYS_pll:pll|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll                                                                                                                                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS_pll                                   ; DE0_CV_QSYS  ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                           ; altera_pll                                        ; work         ;
;       |DE0_CV_QSYS_sdram:sdram|                                                                                                         ; 231 (177)           ; 252 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                               ; DE0_CV_QSYS_sdram                                 ; DE0_CV_QSYS  ;
;          |DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module|                                                ; 54 (54)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS_sdram_input_efifo_module              ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_seg7_digits:seg7_digits|                                                                                             ; 50 (50)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_seg7_digits:seg7_digits                                                                                                                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS_seg7_digits                           ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_switches:switches|                                                                                                   ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches                                                                                                                                                                                                                                                                                                                                                                         ; DE0_CV_QSYS_switches                              ; DE0_CV_QSYS  ;
;       |DE0_CV_QSYS_timer:timer|                                                                                                         ; 102 (102)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                                               ; DE0_CV_QSYS_timer                                 ; DE0_CV_QSYS  ;
;       |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|                                                               ; 43 (10)             ; 143 (5)                   ; 320               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_mm_clock_crossing_bridge            ; DE0_CV_QSYS  ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 17 (17)             ; 76 (64)                   ; 192               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_dc_fifo                             ; DE0_CV_QSYS  ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                       ; altera_dcfifo_synchronizer_bundle                 ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                      ; altera_dcfifo_synchronizer_bundle                 ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                |altsyncram_c3j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c3j1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_c3j1                                   ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 16 (16)             ; 62 (50)                   ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_dc_fifo                             ; DE0_CV_QSYS  ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                       ; altera_dcfifo_synchronizer_bundle                 ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                      ; altera_dcfifo_synchronizer_bundle                 ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; DE0_CV_QSYS  ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                |altsyncram_s2j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_s2j1                                   ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                         ; altera_irq_clock_crosser                          ; DE0_CV_QSYS  ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_bundle                    ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                                                         ; altera_irq_clock_crosser                          ; DE0_CV_QSYS  ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                     ; altera_std_synchronizer_bundle                    ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                             ; altera_irq_clock_crosser                          ; DE0_CV_QSYS  ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                         ; altera_std_synchronizer_bundle                    ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer                           ; work         ;
;       |de0_cv_qsys_rst_controller:rst_controller|                                                                                       ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                             ; de0_cv_qsys_rst_controller                        ; de0_cv_qsys  ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                           ; DE0_CV_QSYS  ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; DE0_CV_QSYS  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; DE0_CV_QSYS  ;
;       |de0_cv_qsys_rst_controller_001:rst_controller_001|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                     ; de0_cv_qsys_rst_controller_001                    ; de0_cv_qsys  ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; DE0_CV_QSYS  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; DE0_CV_QSYS  ;
;       |de0_cv_qsys_rst_controller_001:rst_controller_002|                                                                               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002                                                                                                                                                                                                                                                                                                                                                     ; de0_cv_qsys_rst_controller_001                    ; de0_cv_qsys  ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; DE0_CV_QSYS  ;
;       |eln:transmitter|                                                                                                                 ; 411 (43)            ; 137 (20)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter                                                                                                                                                                                                                                                                                                                                                                                       ; eln                                               ; de0_cv_qsys  ;
;          |CRC:parite|                                                                                                                   ; 315 (315)           ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|CRC:parite                                                                                                                                                                                                                                                                                                                                                                            ; CRC                                               ; de0_cv_qsys  ;
;          |FIFO_nMots_mBits:fifo|                                                                                                        ; 15 (15)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo                                                                                                                                                                                                                                                                                                                                                                 ; FIFO_nMots_mBits                                  ; de0_cv_qsys  ;
;          |SerialData:serial|                                                                                                            ; 28 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial                                                                                                                                                                                                                                                                                                                                                                     ; SerialData                                        ; de0_cv_qsys  ;
;             |UC_SerialData:UC|                                                                                                          ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UC_SerialData:UC                                                                                                                                                                                                                                                                                                                                                    ; UC_SerialData                                     ; de0_cv_qsys  ;
;             |UT_SerialData:UT|                                                                                                          ; 21 (21)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT                                                                                                                                                                                                                                                                                                                                                    ; UT_SerialData                                     ; de0_cv_qsys  ;
;          |State_machine:machineEtat|                                                                                                    ; 10 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|State_machine:machineEtat                                                                                                                                                                                                                                                                                                                                                             ; State_machine                                     ; de0_cv_qsys  ;
;    |SEG7_LUT_x6:u1|                                                                                                                     ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|SEG7_LUT_x6:u1                                                                                                                                                                                                                                                                                                                                                                                                       ; SEG7_LUT_x6                                       ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|SEG7_LUT_x6:u1|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                                                                                           ; SEG7_LUT                                          ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|SEG7_LUT_x6:u1|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                                                                                           ; SEG7_LUT                                          ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|SEG7_LUT_x6:u1|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                                                                                           ; SEG7_LUT                                          ; work         ;
;       |SEG7_LUT:u3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|SEG7_LUT_x6:u1|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                                                                                           ; SEG7_LUT                                          ; work         ;
;       |SEG7_LUT:u4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|SEG7_LUT_x6:u1|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                                                                                           ; SEG7_LUT                                          ; work         ;
;       |SEG7_LUT:u5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|SEG7_LUT_x6:u1|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                                                                                           ; SEG7_LUT                                          ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                        ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                             ; GHVD5181                                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                           ; LQYT7093                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                         ; KIFI3548                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                         ; LQYT7093                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                         ; PUDL0439                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 147 (1)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 146 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 146 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 146 (1)             ; 119 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)             ; 111 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (107)           ; 111 (82)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 247 (2)             ; 480 (22)                  ; 22528             ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                       ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 245 (0)             ; 458 (0)                   ; 22528             ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 245 (67)            ; 458 (126)                 ; 22528             ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                          ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                           ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                       ; lpm_decode                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                             ; decode_vnf                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 22528             ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                |altsyncram_6h84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 22528             ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6h84:auto_generated                                                                                                                                                                                                                           ; altsyncram_6h84                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                           ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                             ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                  ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                               ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 15 (1)              ; 71 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                              ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                      ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 11 (0)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                       ; sld_ela_basic_multi_level_trigger                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                            ; lpm_shiftreg                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 11 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                        ; sld_mbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                 ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                  ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (11)             ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                         ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                               ; lpm_counter                                       ; work         ;
;                   |cntr_s8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_s8i:auto_generated                                                                                                                                       ; cntr_s8i                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                        ; lpm_counter                                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                                                                                                ; cntr_22j                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                              ; lpm_counter                                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                                                      ; cntr_09i                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                 ; lpm_counter                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                         ; cntr_kri                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                         ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                      ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                    ; sld_rom_sr                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152    ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944    ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_bpi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048    ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bpi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048    ; None                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                           ; AUTO ; Single Port      ; 32000        ; 32           ; --           ; --           ; 1024000 ; DE0_CV_QSYS_onchip_mem.hex ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c3j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 4            ; 49           ; 4            ; 49           ; 196     ; None                       ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 4            ; 32           ; 4            ; 32           ; 128     ; None                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6h84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 11           ; 2048         ; 11           ; 22528   ; None                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                           ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                           ; IP Include File  ;
+--------+----------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                           ;                  ;
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                       ;                  ;
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                             ;                  ;
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                           ;                  ;
; Altera ; Signal Tap                             ; N/A     ; N/A          ; Licensed      ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                             ;                  ;
; N/A    ; Qsys                                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_irq_mapper                      ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_irq_clock_crosser               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; altera_irq_clock_crosser               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_irq_clock_crosser               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_jtag_uart                ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_pio                      ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys                                                                                                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_pio                      ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_leds:leds                                                                                                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_mm_clock_crossing_bridge ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_mm_interconnect                 ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                    ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator                                                                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_agent             ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_translator        ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent                                                                                                                                                                                                                                                     ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                                                                                                                           ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_agent             ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                                                                                                 ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_translator        ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                      ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_burst_adapter            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                         ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                         ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_mm_interconnect                 ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; error_adapter                          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_agent             ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                                                                 ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter          ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_master_translator        ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator                                                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                    ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_003                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_004                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_005                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_006                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_router                   ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_007                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent                                                                                                                                                                                                                                                                 ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator                                                                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                    ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                          ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                       ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                             ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent              ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent                                                                                                                                                                                                                                                         ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                  ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo                                                                                                                                                                                                                                                    ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_burst_adapter            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter                                                                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter                                                                                                                                                                                                                                           ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter            ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter                                                                                                                                                                                                                                           ; DE0_CV_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator         ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:transmitter_avalon_eln_translator                                                                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_nios2_gen2                      ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu                                                                                                                                                                                                                                                                                               ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht                                                                                                                                                                                                                          ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data                                                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag                                                                                                                                                                                                                    ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim                                                                                                                                                                                                              ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data                                                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag                                                                                                                                                                                                                    ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a                                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b                                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci                                                                                                                                                                                                                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg                                                                                                                     ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break                                                                                                                       ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk                                                                                                                         ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug                                                                                                                       ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace                                                                                                                     ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo                                                                                                                         ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im                                                                                                                             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace                                                                                                                     ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib                                                                                                                           ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk                                                                                                                         ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem                                                                                                                             ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)          ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram                                    ;                  ;
; Altera ; altera_avalon_onchip_memory2           ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_pll                             ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll                                                                                                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_reset_controller                ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                               ; DE0_CV_QSYS.qsys ;
; Altera ; altera_reset_controller                ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_reset_controller                ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                   ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_new_sdram_controller     ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_pio                      ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_seg7_digits:seg7_digits                                                                                                                                                                                                                                                                                                                            ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_pio                      ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches                                                                                                                                                                                                                                                                                                                                  ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_sysid_qsys               ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                                                                              ; DE0_CV_QSYS.qsys ;
; Altera ; altera_avalon_timer                    ; 17.0    ; N/A          ; N/A           ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                        ; DE0_CV_QSYS.qsys ;
+--------+----------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|State_machine:machineEtat|State_cr        ;
+---------------------+-------------------+--------------------+---------------------+-----------------+
; Name                ; State_cr.s_Tx_CRC ; State_cr.s_Tx_Data ; State_cr.s_Tx_Start ; State_cr.s_Init ;
+---------------------+-------------------+--------------------+---------------------+-----------------+
; State_cr.s_Init     ; 0                 ; 0                  ; 0                   ; 0               ;
; State_cr.s_Tx_Start ; 0                 ; 0                  ; 1                   ; 1               ;
; State_cr.s_Tx_Data  ; 0                 ; 1                  ; 0                   ; 1               ;
; State_cr.s_Tx_CRC   ; 1                 ; 0                  ; 0                   ; 1               ;
+---------------------+-------------------+--------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UC_SerialData:UC|Etat_cr ;
+--------------------+----------------+--------------------+--------------+-----------------------------+
; Name               ; Etat_cr.Serial ; Etat_cr.DRq_Serial ; Etat_cr.Load ; Etat_cr.Idle                ;
+--------------------+----------------+--------------------+--------------+-----------------------------+
; Etat_cr.Idle       ; 0              ; 0                  ; 0            ; 0                           ;
; Etat_cr.Load       ; 0              ; 0                  ; 1            ; 1                           ;
; Etat_cr.DRq_Serial ; 0              ; 1                  ; 0            ; 1                           ;
; Etat_cr.Serial     ; 1              ; 0                  ; 0            ; 1                           ;
+--------------------+----------------+--------------------+--------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_state                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000            ;
+------------+------------+------------+------------+-----------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                     ;
+------------+------------+------------+------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 79                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator|av_readdata_pre[24..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,4,8,13,16,24,26,29]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[10..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[4..31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[4..9,11..15,17..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                        ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                        ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3,6,7,9,12,17,22,23]                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,5]                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                  ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                  ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][70]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][63]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][70]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                    ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_dest_id[2]                                                                                                                                                                                                                          ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_channel[4]                                                                                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                   ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[2]                                                                                                                                                                                                                   ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                        ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                        ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                           ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                   ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                   ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                    ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                     ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                     ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[5..9,12..15,17..26]                                                                                                                                                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[11]                                                                                                                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,11,14,15,18..21,25,27,30]                                                                                                                                                                                        ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                             ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][70]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[11]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT|\Registres:counter[3]                                                                                                                                                                                                                                                                              ; Merged with DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT|serialBusy                                                                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.011 ; Merged with DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.001 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][17]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][16]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][15]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][14]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][13]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][12]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[3]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][11]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..11]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1138                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 26                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][17],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][16],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][15],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][14],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][13],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][12],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][11],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[9],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][17],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[8],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][16],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[7],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][15],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[6],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][14],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[5],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][13],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][12],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[3],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][11],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[2],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                  ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][86],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][86],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][86],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][86],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][86],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][86],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][86],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][85],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][85],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][85],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][85],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][85],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][85],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][85]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][84],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][84],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][84],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][84],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][84],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][84],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][84],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][84]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][70]                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][103]                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][103],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][103],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][103],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][103],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][103],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][103],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[11],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[11]                                                                                                                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                         ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                      ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                      ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                             ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                              ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][19],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                                  ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[30]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[29]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[28]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[27]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[26]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[25]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[24]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[23]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[22]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[21]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[20]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[19]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[18]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[17]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[16]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[15]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[14]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[13]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[12]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[11]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[10]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[9]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[7]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[6]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[5]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys|readdata[4]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[16]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[30]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[29]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                 ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                 ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[28]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                      ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                      ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                        ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[27]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[26]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[25]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[24]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[23]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                              ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                              ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                              ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[22]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[21]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[20]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[19]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                               ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[18]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[17]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[15]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[14]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                         ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                           ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                               ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                              ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[13]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[12]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                         ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[11]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.101 ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches|readdata[10]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                                       ; Stuck at GND                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3787  ;
; Number of registers using Synchronous Clear  ; 492   ;
; Number of registers using Synchronous Load   ; 547   ;
; Number of registers using Asynchronous Clear ; 2881  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2525  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                 ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                               ; 11      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                  ; 479     ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                  ; 9       ;
; DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT|serialBusy                                                                                                                                                                                                                                                    ; 11      ;
; DE0_CV_QSYS:u0|eln:transmitter|CRC:parite|level[5]                                                                                                                                                                                                                                                                              ; 104     ;
; DE0_CV_QSYS:u0|eln:transmitter|clk_div[3]                                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                         ; 17      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent|hold_waitrequest                                                                                                                                                                                  ; 4       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                             ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[2]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                      ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                      ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                      ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[6]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                       ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                    ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:transmitter_avalon_eln_translator|waitrequest_reset_override                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; 1       ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                                                                                           ; 4       ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                                                                                                                                               ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; 11      ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                    ; 21      ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                   ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                   ; 5       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; 3       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                          ; 1       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                          ; 4       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                             ; 2       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 2       ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                                                                                                           ; 4       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                  ; 1       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                             ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                   ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                          ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                           ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                                                                                                                          ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                          ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[0]                                                        ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[1]                                                        ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[2]                                                        ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[3]                                                        ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                            ; 2       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                   ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                             ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                  ; 8       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; 1       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; 1       ;
; DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; 1       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                                     ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[10]                                                                                                                                                                                                                                                                    ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                     ; 2       ;
; DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 100                                                                                                                                                                                                                                                                                        ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                      ; Megafunction                                                                                                              ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+
; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15]         ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0  ; RAM  ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[0..31]        ; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0 ; RAM  ;
; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[1..39,42..51] ; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|count[1]                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|data_reg[20]                                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT|\Registres:counter[2]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[13]                                                                                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|d_byteenable[2]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|d_address_tag_field[10]                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|CRC:parite|level[0]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_slow_inst_result[12]                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_bstatus_reg_pie                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|W_estatus_reg_pie                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                             ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_leds:leds|data_out[5]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|CRC:parite|level[3]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT|Dec[1]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|d_writedata[22]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[6]                                                                                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[24]                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|MonAReg[5]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break|break_readreg[27]                                                                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_inst_result[12]                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_inst_result[27]                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|readdata[2]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[16] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo|Fifo[3][4]                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                                           ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_pipe_flush_waddr[4]                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo|Fifo[2][6]                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo|Fifo[1][0]                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo|Fifo[0][4]                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|active_data[15]                                                                                                                                                                                                                                                                                                           ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|mux_out[1]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo|mem                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router|src_channel[4]                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|M_rot[21]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|dc_data_rd_port_addr[2]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[2]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[23]                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[27]                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated|mux_5hb:mux2|l2_w15_n0_mux_dataout                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_rot_step1[14]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router|src_channel[2]                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|E_logic_result[4]                                                                                                                                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[31]                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|D_src2_reg[31]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|State_machine:machineEtat|Selector3                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UC_SerialData:UC|Etat_cr                                                                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|Selector32                                                                                                                                                                                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE0_CV_top|DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE0_CV_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |DE0_CV_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                              ;
; 44:1               ; 4 bits    ; 116 LEs       ; 80 LEs               ; 36 LEs                 ; Yes        ; |DE0_CV_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 ;
+------------------------------------+-------+------+-----------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                  ;
+------------------------------------+-------+------+-----------------------------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo                      ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo                      ;
+------------------------------------+-------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_s2j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c3j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                  ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                                  ;
; HDL_ADDR_WIDTH      ; 12    ; Signed Integer                                                                                  ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                                  ;
; COMMAND_FIFO_DEPTH  ; 4     ; Signed Integer                                                                                  ;
; RESPONSE_FIFO_DEPTH ; 4     ; Signed Integer                                                                                  ;
; MASTER_SYNC_DEPTH   ; 2     ; Signed Integer                                                                                  ;
; SLAVE_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                  ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL           ; 52    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH                ; 4     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                           ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                           ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                           ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                           ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                           ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                           ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                           ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                                           ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                           ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                           ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH                ; 4     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                           ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                           ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                           ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                           ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                           ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                           ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                           ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                           ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                           ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                           ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem ;
+----------------+----------------------------+-------------------------------------------------+
; Parameter Name ; Value                      ; Type                                            ;
+----------------+----------------------------+-------------------------------------------------+
; INIT_FILE      ; DE0_CV_QSYS_onchip_mem.hex ; String                                          ;
+----------------+----------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                  ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                               ;
; WIDTH_A                            ; 32                         ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                         ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32000                      ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WIDTH_B                            ; 1                          ; Untyped                                               ;
; WIDTHAD_B                          ; 1                          ; Untyped                                               ;
; NUMWORDS_B                         ; 1                          ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                               ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; INIT_FILE                          ; DE0_CV_QSYS_onchip_mem.hex ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 32000                      ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_s8n1            ; Untyped                                               ;
+------------------------------------+----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                    ;
+--------------------------------------+------------------------+-----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                  ;
; fractional_vco_multiplier            ; false                  ; String                                  ;
; pll_type                             ; General                ; String                                  ;
; pll_subtype                          ; General                ; String                                  ;
; number_of_clocks                     ; 3                      ; Signed Integer                          ;
; operation_mode                       ; normal                 ; String                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                          ;
; data_rate                            ; 0                      ; Signed Integer                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                          ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                                  ;
; phase_shift0                         ; 0 ps                   ; String                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                                  ;
; phase_shift1                         ; -3846 ps               ; String                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency2              ; 1.498951 MHz           ; String                                  ;
; phase_shift2                         ; 0 ps                   ; String                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                  ;
; phase_shift3                         ; 0 ps                   ; String                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                  ;
; phase_shift4                         ; 0 ps                   ; String                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                  ;
; phase_shift5                         ; 0 ps                   ; String                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                  ;
; phase_shift6                         ; 0 ps                   ; String                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                  ;
; phase_shift7                         ; 0 ps                   ; String                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                  ;
; phase_shift8                         ; 0 ps                   ; String                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                  ;
; phase_shift9                         ; 0 ps                   ; String                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                  ;
; phase_shift10                        ; 0 ps                   ; String                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                  ;
; phase_shift11                        ; 0 ps                   ; String                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                  ;
; phase_shift12                        ; 0 ps                   ; String                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                  ;
; phase_shift13                        ; 0 ps                   ; String                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                  ;
; phase_shift14                        ; 0 ps                   ; String                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                  ;
; phase_shift15                        ; 0 ps                   ; String                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                  ;
; phase_shift16                        ; 0 ps                   ; String                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                  ;
; phase_shift17                        ; 0 ps                   ; String                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                          ;
; clock_name_0                         ;                        ; String                                  ;
; clock_name_1                         ;                        ; String                                  ;
; clock_name_2                         ;                        ; String                                  ;
; clock_name_3                         ;                        ; String                                  ;
; clock_name_4                         ;                        ; String                                  ;
; clock_name_5                         ;                        ; String                                  ;
; clock_name_6                         ;                        ; String                                  ;
; clock_name_7                         ;                        ; String                                  ;
; clock_name_8                         ;                        ; String                                  ;
; clock_name_global_0                  ; false                  ; String                                  ;
; clock_name_global_1                  ; false                  ; String                                  ;
; clock_name_global_2                  ; false                  ; String                                  ;
; clock_name_global_3                  ; false                  ; String                                  ;
; clock_name_global_4                  ; false                  ; String                                  ;
; clock_name_global_5                  ; false                  ; String                                  ;
; clock_name_global_6                  ; false                  ; String                                  ;
; clock_name_global_7                  ; false                  ; String                                  ;
; clock_name_global_8                  ; false                  ; String                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                          ;
; m_cnt_bypass_en                      ; false                  ; String                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                          ;
; n_cnt_bypass_en                      ; false                  ; String                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                          ;
; pll_slf_rst                          ; false                  ; String                                  ;
; pll_bw_sel                           ; low                    ; String                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                  ;
+--------------------------------------+------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|eln:transmitter|CRC:parite ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                ;
; size           ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                           ;
; fifo_size      ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 9     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_004|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_005|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006|DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                              ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                              ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                              ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 12    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 12    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:transmitter_avalon_eln_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 66    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 66    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 64    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 64    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 63    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 80    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 77    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 12    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 38    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 20    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 25    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 21    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 22    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 23    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 24    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 42    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 40    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 45    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 43    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 30    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 30    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 29    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 27    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 49    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 47    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 55    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 54    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 33    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 31    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 58    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 59    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 60    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 60    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 60    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router|DE0_CV_QSYS_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001|DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_003|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_004|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_005|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_006|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_007|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                              ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 38    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 20    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 29    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 27    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 30    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 30    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 21    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 23    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 24    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 34    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 33    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 31    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 59    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 27    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 30    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 29    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L ; 27    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_DATA_W      ; 59    ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 20    ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 21    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 27    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 29    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 30    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 30    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 31    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 33    ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 54    ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 55    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 26    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 34    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 35    ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 56    ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 58    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 23    ; Signed Integer                                                                                                                           ;
; IN_ST_DATA_W                  ; 59    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                           ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 47    ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 48    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 54    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 56    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 57    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 53    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 50    ; Signed Integer                                                                                                                           ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 20    ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 21    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 27    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 29    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 31    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 33    ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 54    ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 55    ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 26    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 34    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 35    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 56    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 58    ; Signed Integer                                                                                                                           ;
; OUT_ST_DATA_W                 ; 59    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+--------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                           ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                           ;
+--------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                               ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                               ;
+--------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                               ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                               ;
+--------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                 ;
; output_reset_sync_edges   ; deassert ; String                                                         ;
; sync_depth                ; 2        ; Signed Integer                                                 ;
; reset_request_present     ; 1        ; Signed Integer                                                 ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                 ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                 ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                 ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                 ;
; adapt_reset_request       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                  ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                        ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                         ;
; output_reset_sync_edges   ; deassert ; String                                                                 ;
; sync_depth                ; 2        ; Signed Integer                                                         ;
; reset_request_present     ; 0        ; Signed Integer                                                         ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                         ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                         ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                         ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                         ;
; adapt_reset_request       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002 ;
+---------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------+
; num_reset_inputs          ; 2     ; Signed Integer                                                            ;
; output_reset_sync_edges   ; none  ; String                                                                    ;
; sync_depth                ; 2     ; Signed Integer                                                            ;
; reset_request_present     ; 0     ; Signed Integer                                                            ;
; reset_req_wait_time       ; 1     ; Signed Integer                                                            ;
; min_rst_assertion_time    ; 3     ; Signed Integer                                                            ;
; reset_req_early_dsrt_time ; 1     ; Signed Integer                                                            ;
; use_reset_request_in0     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in1     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in2     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in3     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in4     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in5     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in6     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in7     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in8     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in9     ; 0     ; Signed Integer                                                            ;
; use_reset_request_in10    ; 0     ; Signed Integer                                                            ;
; use_reset_request_in11    ; 0     ; Signed Integer                                                            ;
; use_reset_request_in12    ; 0     ; Signed Integer                                                            ;
; use_reset_request_in13    ; 0     ; Signed Integer                                                            ;
; use_reset_request_in14    ; 0     ; Signed Integer                                                            ;
; use_reset_request_in15    ; 0     ; Signed Integer                                                            ;
; adapt_reset_request       ; 0     ; Signed Integer                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                                                       ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                                                               ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                                                       ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                                                       ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                                                       ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                               ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                              ; String         ;
; sld_node_info                                   ; 805334528                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                          ; Signed Integer ;
; sld_data_bits                                   ; 11                                                         ; Untyped        ;
; sld_trigger_bits                                ; 11                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                          ; Untyped        ;
; sld_sample_depth                                ; 2048                                                       ; Untyped        ;
; sld_segment_size                                ; 2048                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                       ; String         ;
; sld_inversion_mask_length                       ; 58                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 11                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                  ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                  ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 2                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 4                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 2                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 4                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_s2j1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 49                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 2                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 4                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 49                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 2                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 4                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_c3j1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                    ;
; Entity Instance                           ; DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32000                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                            ;
; Entity Instance                           ; DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                             ;
; Entity Instance                           ; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                            ;
; Entity Instance                           ; DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 49                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                         ;
;     -- WIDTH_B                            ; 49                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_x6:u1"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; hexenable_x6 ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002"                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001"                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                 ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                               ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                            ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                               ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001|DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router|DE0_CV_QSYS_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_digits_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_digits_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:keys_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_digits_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:transmitter_avalon_eln_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                              ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006|DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo"                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; fifolevel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i"                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                     ;
+--------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys"                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo"       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo"       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_CV_QSYS:u0"                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; pll_locked_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 11                  ; 11               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3116                        ;
;     CLR               ; 783                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SCLR SLD      ; 40                          ;
;     CLR SLD           ; 19                          ;
;     ENA               ; 230                         ;
;     ENA CLR           ; 1367                        ;
;     ENA CLR SCLR      ; 178                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 193                         ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 33                          ;
;     SCLR              ; 3                           ;
;     SLD               ; 28                          ;
;     plain             ; 115                         ;
; arriav_io_obuf        ; 98                          ;
; arriav_lcell_comb     ; 3444                        ;
;     arith             ; 251                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 144                         ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 26                          ;
;         7 data inputs ; 26                          ;
;     normal            ; 3167                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 331                         ;
;         3 data inputs ; 524                         ;
;         4 data inputs ; 729                         ;
;         5 data inputs ; 694                         ;
;         6 data inputs ; 824                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 273                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 475                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.50                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 480                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 55                                                     ;
;     ENA               ; 75                                                     ;
;     ENA CLR           ; 76                                                     ;
;     ENA CLR SCLR      ; 34                                                     ;
;     ENA SCLR          ; 35                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 36                                                     ;
;     SCLR SLD          ; 9                                                      ;
;     plain             ; 121                                                    ;
; arriav_lcell_comb     ; 247                                                    ;
;     arith             ; 90                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 85                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 157                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 12                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 22                                                     ;
;         5 data inputs ; 37                                                     ;
;         6 data inputs ; 65                                                     ;
; boundary_port         ; 139                                                    ;
; stratixv_ram_block    ; 11                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.52                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 119                                      ;
;     CLR               ; 4                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SCLR SLD  ; 8                                        ;
;     ENA CLR SLD       ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 147                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 144                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 30                                       ;
;         4 data inputs ; 25                                       ;
;         5 data inputs ; 26                                       ;
;         6 data inputs ; 35                                       ;
; boundary_port         ; 305                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.52                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:15     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; pzdyqx:nabboc                  ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                   ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                         ; Details ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; DE0_CV_QSYS:u0|eln:transmitter|Clk        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[2] ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|Line_ELN   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT|State   ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|Line_ELN   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT|State   ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|Start      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|Start                                      ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|Start      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|Start                                      ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[0]~0                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[0]~0                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[1]~1                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[1]~1                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[2]~2                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[2]~2                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[3]~3                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[3]~3                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[4]~4                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[4]~4                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[5]~5                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[5]~5                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[6]~6                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[6]~6                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[7]~7                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|mux_out[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|mux_out[7]~7                               ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|sub_Clk    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|sub_Clk                                    ; N/A     ;
; DE0_CV_QSYS:u0|eln:transmitter|sub_Clk    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DE0_CV_QSYS:u0|eln:transmitter|sub_Clk                                    ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 22 13:34:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys.vhd
    Info (12022): Found design unit 1: DE0_CV_QSYS-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 32
    Info (12023): Found entity 1: DE0_CV_QSYS File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys_rst_controller.vhd
    Info (12022): Found design unit 1: de0_cv_qsys_rst_controller-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: de0_cv_qsys_rst_controller File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys_rst_controller_001.vhd
    Info (12022): Found design unit 1: de0_cv_qsys_rst_controller_001-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: de0_cv_qsys_rst_controller_001 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_irq_mapper File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_rsp_mux File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_rsp_demux File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_cmd_mux File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_cmd_demux File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_1_router_002 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_1_router_001 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_1_router_default_decode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_1_router File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_006 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_003 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_002 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_001 File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_default_decode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 6 design units, including 3 entities, in source file de0_cv_qsys/synthesis/submodules/eln.vhd
    Info (12022): Found design unit 1: State_machine-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 15
    Info (12022): Found design unit 2: CRC-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 88
    Info (12022): Found design unit 3: eln-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 147
    Info (12023): Found entity 1: State_machine File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 8
    Info (12023): Found entity 2: CRC File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 79
    Info (12023): Found entity 3: eln File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 138
Info (12021): Found 2 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/fifo_nmots_mbits.vhd
    Info (12022): Found design unit 1: FIFO_nMots_mBits-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/FIFO_nMots_mBits.vhd Line: 21
    Info (12023): Found entity 1: FIFO_nMots_mBits File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/FIFO_nMots_mBits.vhd Line: 11
Info (12021): Found 6 design units, including 3 entities, in source file de0_cv_qsys/synthesis/submodules/serialdata.vhd
    Info (12022): Found design unit 1: UC_SerialData-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd Line: 21
    Info (12022): Found design unit 2: UT_SerialData-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd Line: 84
    Info (12022): Found design unit 3: SerialData-rtl File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd Line: 175
    Info (12023): Found entity 1: UC_SerialData File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd Line: 15
    Info (12023): Found entity 2: UT_SerialData File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd Line: 76
    Info (12023): Found entity 3: SerialData File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd Line: 167
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_timer.v
    Info (12023): Found entity 1: DE0_CV_QSYS_timer File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE0_CV_QSYS_sysid_qsys File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_switches.v
    Info (12023): Found entity 1: DE0_CV_QSYS_switches File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_switches.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_seg7_digits.v
    Info (12023): Found entity 1: DE0_CV_QSYS_seg7_digits File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_seg7_digits.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram.v
    Info (12023): Found entity 1: DE0_CV_QSYS_sdram_input_efifo_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 21
    Info (12023): Found entity 2: DE0_CV_QSYS_sdram File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE0_CV_QSYS_sdram_test_component_ram_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: DE0_CV_QSYS_sdram_test_component File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pll.v
    Info (12023): Found entity 1: DE0_CV_QSYS_pll File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_onchip_mem.v
    Info (12023): Found entity 1: DE0_CV_QSYS_onchip_mem File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 21
    Info (12023): Found entity 2: DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 89
    Info (12023): Found entity 3: DE0_CV_QSYS_nios2_qsys_cpu_bht_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 158
    Info (12023): Found entity 4: DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 227
    Info (12023): Found entity 5: DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 293
    Info (12023): Found entity 6: DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 359
    Info (12023): Found entity 7: DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 425
    Info (12023): Found entity 8: DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 494
    Info (12023): Found entity 9: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 562
    Info (12023): Found entity 10: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 708
    Info (12023): Found entity 11: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1001
    Info (12023): Found entity 12: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1262
    Info (12023): Found entity 13: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1451
    Info (12023): Found entity 14: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1634
    Info (12023): Found entity 15: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1702
    Info (12023): Found entity 16: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1784
    Info (12023): Found entity 17: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1856
    Info (12023): Found entity 18: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1899
    Info (12023): Found entity 19: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1946
    Info (12023): Found entity 20: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2432
    Info (12023): Found entity 21: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2455
    Info (12023): Found entity 22: DE0_CV_QSYS_nios2_qsys_cpu_nios2_performance_monitors File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2525
    Info (12023): Found entity 23: DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2542
    Info (12023): Found entity 24: DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2635
    Info (12023): Found entity 25: DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2700
    Info (12023): Found entity 26: DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2881
    Info (12023): Found entity 27: DE0_CV_QSYS_nios2_qsys_cpu File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_mult_cell.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_mult_cell File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_cpu_test_bench.v
    Info (12023): Found entity 1: DE0_CV_QSYS_nios2_qsys_cpu_test_bench File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_leds.v
    Info (12023): Found entity 1: DE0_CV_QSYS_leds File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_keys.v
    Info (12023): Found entity 1: DE0_CV_QSYS_keys File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_keys.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE0_CV_QSYS_jtag_uart_sim_scfifo_w File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE0_CV_QSYS_jtag_uart_scfifo_w File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE0_CV_QSYS_jtag_uart_sim_scfifo_r File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE0_CV_QSYS_jtag_uart_scfifo_r File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE0_CV_QSYS_jtag_uart File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 331
Info (12021): Found 4 design units, including 2 entities, in source file hex2seg7_x6.vhd
    Info (12022): Found design unit 1: SEG7_LUT-rtl File: F:/DE0_CV/HEX2SEG7_x6.vhd Line: 13
    Info (12022): Found design unit 2: SEG7_LUT_x6-rtl File: F:/DE0_CV/HEX2SEG7_x6.vhd Line: 60
    Info (12023): Found entity 1: SEG7_LUT File: F:/DE0_CV/HEX2SEG7_x6.vhd Line: 5
    Info (12023): Found entity 2: SEG7_LUT_x6 File: F:/DE0_CV/HEX2SEG7_x6.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file de0_cv_top.vhd
    Info (12022): Found design unit 1: DE0_CV_top-rtl File: F:/DE0_CV/DE0_CV_top.vhd Line: 69
    Info (12023): Found entity 1: DE0_CV_top File: F:/DE0_CV/DE0_CV_top.vhd Line: 10
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(318): conditional expression evaluates to a constant File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(328): conditional expression evaluates to a constant File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(338): conditional expression evaluates to a constant File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(682): conditional expression evaluates to a constant File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 682
Info (12127): Elaborating entity "DE0_CV_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE0_CV_top.vhd(55): used implicit default value for signal "SD_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DE0_CV/DE0_CV_top.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at DE0_CV_top.vhd(61): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DE0_CV/DE0_CV_top.vhd Line: 61
Warning (10541): VHDL Signal Declaration warning at DE0_CV_top.vhd(62): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DE0_CV/DE0_CV_top.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at DE0_CV_top.vhd(63): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DE0_CV/DE0_CV_top.vhd Line: 63
Warning (10541): VHDL Signal Declaration warning at DE0_CV_top.vhd(64): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DE0_CV/DE0_CV_top.vhd Line: 64
Warning (10541): VHDL Signal Declaration warning at DE0_CV_top.vhd(65): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DE0_CV/DE0_CV_top.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at DE0_CV_top.vhd(72): object "pll_locked" assigned a value but never read File: F:/DE0_CV/DE0_CV_top.vhd Line: 72
Info (12128): Elaborating entity "DE0_CV_QSYS" for hierarchy "DE0_CV_QSYS:u0" File: F:/DE0_CV/DE0_CV_top.vhd Line: 126
Info (12128): Elaborating entity "DE0_CV_QSYS_jtag_uart" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 651
Info (12128): Elaborating entity "DE0_CV_QSYS_jtag_uart_scfifo_w" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: F:/DE0_CV/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: F:/DE0_CV/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: F:/DE0_CV/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: F:/DE0_CV/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: F:/DE0_CV/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: F:/DE0_CV/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: F:/DE0_CV/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: F:/DE0_CV/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: F:/DE0_CV/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: F:/DE0_CV/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: F:/DE0_CV/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "DE0_CV_QSYS_jtag_uart_scfifo_r" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "DE0_CV_QSYS_keys" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_keys:keys" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 665
Info (12128): Elaborating entity "DE0_CV_QSYS_leds" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_leds:leds" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 678
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 690
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 728
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v Line: 69
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_test_bench" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_test_bench:the_DE0_CV_QSYS_nios2_qsys_cpu_test_bench" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 6035
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 7037
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: F:/DE0_CV/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_data_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 7103
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf
    Info (12023): Found entity 1: altsyncram_pgj1 File: F:/DE0_CV/db/altsyncram_pgj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pgj1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_bht_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 7301
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: F:/DE0_CV/db/altsyncram_pdj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_bht_module:DE0_CV_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 8272
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpi1.tdf
    Info (12023): Found entity 1: altsyncram_bpi1 File: F:/DE0_CV/db/altsyncram_bpi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bpi1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_bpi1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_cpu_register_bank_b" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 8290
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_mult_cell" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 8875
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: F:/DE0_CV/db/altera_mult_add_37p2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: F:/DE0_CV/db/altera_mult_add_37p2.v Line: 117
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_mult_cell:the_DE0_CV_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 9297
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf
    Info (12023): Found entity 1: altsyncram_jpi1 File: F:/DE0_CV/db/altsyncram_jpi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jpi1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 9363
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: F:/DE0_CV/db/altsyncram_4kl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_data_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 9475
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: F:/DE0_CV/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_dc_victim_module:DE0_CV_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 10430
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 632
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_break" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3128
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3151
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3178
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3216
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3231
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_dtrace|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 1752
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3246
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2065
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2074
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2083
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_pib" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3251
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_im" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3265
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_avalon_reg" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3284
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3304
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: F:/DE0_CV/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_ocimem|DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3406
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_cpu:cpu|DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci|DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE0_CV_QSYS_onchip_mem" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 760
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v Line: 69
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v Line: 69
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_mem.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE0_CV_QSYS_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8n1.tdf
    Info (12023): Found entity 1: altsyncram_s8n1 File: F:/DE0_CV/db/altsyncram_s8n1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_s8n1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: F:/DE0_CV/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated|decode_8la:decode3" File: F:/DE0_CV/db/altsyncram_s8n1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: F:/DE0_CV/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_s8n1:auto_generated|mux_5hb:mux2" File: F:/DE0_CV/db/altsyncram_s8n1.tdf Line: 45
Info (12128): Elaborating entity "DE0_CV_QSYS_pll" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 775
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v Line: 91
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3846 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "1.498951 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DE0_CV_QSYS_sdram" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 785
Info (12128): Elaborating entity "DE0_CV_QSYS_sdram_input_efifo_module" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_sdram:sdram|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v Line: 298
Info (12128): Elaborating entity "DE0_CV_QSYS_seg7_digits" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_seg7_digits:seg7_digits" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 809
Info (12128): Elaborating entity "DE0_CV_QSYS_switches" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_switches:switches" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 821
Info (12128): Elaborating entity "DE0_CV_QSYS_sysid_qsys" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_sysid_qsys:sysid_qsys" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 830
Info (12128): Elaborating entity "DE0_CV_QSYS_timer" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_timer:timer" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 838
Info (12128): Elaborating entity "eln" for hierarchy "DE0_CV_QSYS:u0|eln:transmitter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 850
Info (12128): Elaborating entity "SerialData" for hierarchy "DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 156
Info (12128): Elaborating entity "UT_SerialData" for hierarchy "DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UT_SerialData:UT" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd Line: 179
Info (12128): Elaborating entity "UC_SerialData" for hierarchy "DE0_CV_QSYS:u0|eln:transmitter|SerialData:serial|UC_SerialData:UC" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/SerialData.vhd Line: 190
Info (12128): Elaborating entity "State_machine" for hierarchy "DE0_CV_QSYS:u0|eln:transmitter|State_machine:machineEtat" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 167
Info (12128): Elaborating entity "CRC" for hierarchy "DE0_CV_QSYS:u0|eln:transmitter|CRC:parite" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 182
Warning (10540): VHDL Signal Declaration warning at eln.vhd(90): used explicit default value for signal "poly" because signal was never assigned a value File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 90
Info (12128): Elaborating entity "FIFO_nMots_mBits" for hierarchy "DE0_CV_QSYS:u0|eln:transmitter|FIFO_nMots_mBits:fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 195
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 863
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 550
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 610
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 674
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 738
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 802
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 866
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 930
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1011
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1092
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1176
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1217
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1467
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1676
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1717
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1758
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1774
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router:router|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1790
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_002" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1806
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_003" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1822
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_003:router_003|DE0_CV_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_006" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1870
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_router_006:router_006|DE0_CV_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 1920
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2020
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2061
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2090
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2107
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2130
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2210
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2233
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2337
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2366
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2432
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2498
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2527
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v Line: 2643
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 924
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 570
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:transmitter_avalon_eln_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 634
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 698
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 762
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keys_s1_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 826
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 954
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 1099
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 1183
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:transmitter_avalon_eln_agent|altera_merlin_burst_uncompressor:uncompressor" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:transmitter_avalon_eln_agent_rsp_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 1224
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 1308
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 1349
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_router" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 1990
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_router_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router:router|DE0_CV_QSYS_mm_interconnect_1_router_default_decode:the_default_decode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router.sv Line: 190
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_router_001" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2006
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_001:router_001|DE0_CV_QSYS_mm_interconnect_1_router_001_default_decode:the_default_decode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_router_002" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2022
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_router_002:router_002|DE0_CV_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2152
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2202
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:transmitter_avalon_eln_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_cmd_demux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_demux:cmd_demux" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2255
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_cmd_mux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_cmd_mux:cmd_mux" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2272
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_rsp_demux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_demux:rsp_demux" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2391
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_rsp_mux" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2546
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_rsp_width_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2612
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:transmitter_avalon_eln_cmd_width_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2678
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1.v Line: 2707
Info (12128): Elaborating entity "DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_1:mm_interconnect_1|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE0_CV_QSYS_irq_mapper" for hierarchy "DE0_CV_QSYS:u0|DE0_CV_QSYS_irq_mapper:irq_mapper" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 970
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 981
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "DE0_CV_QSYS:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "de0_cv_qsys_rst_controller" for hierarchy "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 1020
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "de0_cv_qsys_rst_controller_001" for hierarchy "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 1085
Warning (10541): VHDL Signal Declaration warning at de0_cv_qsys_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd Line: 144
Info (12128): Elaborating entity "de0_cv_qsys_rst_controller_001" for hierarchy "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd Line: 1150
Warning (10541): VHDL Signal Declaration warning at de0_cv_qsys_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_CV_QSYS:u0|de0_cv_qsys_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001" File: F:/DE0_CV/DE0_CV_QSYS/synthesis/de0_cv_qsys_rst_controller_001.vhd Line: 144
Info (12128): Elaborating entity "SEG7_LUT_x6" for hierarchy "SEG7_LUT_x6:u1" File: F:/DE0_CV/DE0_CV_top.vhd Line: 149
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_x6:u1|SEG7_LUT:u0" File: F:/DE0_CV/HEX2SEG7_x6.vhd Line: 64
Warning (12020): Port "jdo" on the entity instantiation of "the_DE0_CV_QSYS_nios2_qsys_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_cpu.v Line: 3216
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6h84.tdf
    Info (12023): Found entity 1: altsyncram_6h84 File: F:/DE0_CV/db/altsyncram_6h84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: F:/DE0_CV/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: F:/DE0_CV/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf
    Info (12023): Found entity 1: cntr_s8i File: F:/DE0_CV/db/cntr_s8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: F:/DE0_CV/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: F:/DE0_CV/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: F:/DE0_CV/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: F:/DE0_CV/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: F:/DE0_CV/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: F:/DE0_CV/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.12.22.13:34:34 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/DE0_CV/db/ip/slde51157c7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 49
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 49
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: F:/DE0_CV/db/altsyncram_40n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2j1.tdf
    Info (12023): Found entity 1: altsyncram_s2j1 File: F:/DE0_CV/db/altsyncram_s2j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "49"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "49"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3j1.tdf
    Info (12023): Found entity 1: altsyncram_c3j1 File: F:/DE0_CV/db/altsyncram_c3j1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE0_CV_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c3j1:auto_generated|ram_block1a38" File: F:/DE0_CV/db/altsyncram_c3j1.tdf Line: 1179
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[35]" and its non-tri-state driver. File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 14
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 29
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 48
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 49
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 50
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 51
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 56
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 57
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 57
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 57
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: F:/DE0_CV/DE0_CV_top.vhd Line: 57
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[35]~synth" File: F:/DE0_CV/DE0_CV_top.vhd Line: 30
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: F:/DE0_CV/DE0_CV_top.vhd Line: 20
    Warning (13410): Pin "SD_CLK" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 55
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 61
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 61
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 61
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 61
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 62
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 62
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 62
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 62
    Warning (13410): Pin "VGA_HS" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 63
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 64
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 64
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 64
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 64
    Warning (13410): Pin "VGA_VS" is stuck at GND File: F:/DE0_CV/DE0_CV_top.vhd Line: 65
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register DE0_CV_QSYS:u0|eln:transmitter|CRC:parite|level[5] will power up to High File: F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/eln.vhd Line: 99
Info (17049): 478 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file F:/DE0_CV/DE0_CV.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: F:/DE0_CV/DE0_CV_top.vhd Line: 12
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: F:/DE0_CV/DE0_CV_top.vhd Line: 13
Info (21057): Implemented 6808 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 91 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 6105 logic cells
    Info (21064): Implemented 486 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 988 megabytes
    Info: Processing ended: Fri Dec 22 13:35:05 2017
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/DE0_CV/DE0_CV.map.smsg.


