// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _SeedFilling_HH_
#define _SeedFilling_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "SeedFill2_Core_mueOg.h"
#include "SeedFilling_labelbkb.h"
#include "SeedFilling_pointcud.h"

namespace ap_rtl {

struct SeedFilling : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<18> > src_val_address0;
    sc_out< sc_logic > src_val_ce0;
    sc_in< sc_lv<8> > src_val_q0;
    sc_in< sc_lv<32> > src_rows_dout;
    sc_in< sc_logic > src_rows_empty_n;
    sc_out< sc_logic > src_rows_read;
    sc_in< sc_lv<32> > src_cols_dout;
    sc_in< sc_logic > src_cols_empty_n;
    sc_out< sc_logic > src_cols_read;
    sc_out< sc_lv<10> > rects_val_address0;
    sc_out< sc_logic > rects_val_ce0;
    sc_out< sc_logic > rects_val_we0;
    sc_out< sc_lv<16> > rects_val_d0;
    sc_out< sc_lv<10> > rects_val_address1;
    sc_out< sc_logic > rects_val_ce1;
    sc_out< sc_logic > rects_val_we1;
    sc_out< sc_lv<16> > rects_val_d1;
    sc_in< sc_lv<4> > rects_rows_dout;
    sc_in< sc_logic > rects_rows_empty_n;
    sc_out< sc_logic > rects_rows_read;
    sc_in< sc_lv<10> > rects_cols_dout;
    sc_in< sc_logic > rects_cols_empty_n;
    sc_out< sc_logic > rects_cols_read;
    sc_out< sc_lv<4> > rects_rows_out_din;
    sc_in< sc_logic > rects_rows_out_full_n;
    sc_out< sc_logic > rects_rows_out_write;
    sc_out< sc_lv<10> > rects_cols_out_din;
    sc_in< sc_logic > rects_cols_out_full_n;
    sc_out< sc_logic > rects_cols_out_write;


    // Module declarations
    SeedFilling(sc_module_name name);
    SC_HAS_PROCESS(SeedFilling);

    ~SeedFilling();

    sc_trace_file* mVcdFile;

    SeedFilling_labelbkb* label_val_U;
    SeedFilling_pointcud* points_val_x_U;
    SeedFilling_pointcud* points_val_y_U;
    SeedFill2_Core_mueOg<1,1,16,10,19>* SeedFill2_Core_mueOg_U25;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > src_rows_blk_n;
    sc_signal< sc_logic > src_cols_blk_n;
    sc_signal< sc_logic > rects_rows_blk_n;
    sc_signal< sc_logic > rects_cols_blk_n;
    sc_signal< sc_logic > rects_rows_out_blk_n;
    sc_signal< sc_logic > rects_cols_out_blk_n;
    sc_signal< sc_lv<4> > indvar_flatten_reg_489;
    sc_signal< sc_lv<3> > dr_i_reg_501;
    sc_signal< sc_lv<3> > dc_i_reg_512;
    sc_signal< sc_lv<32> > vector_length_read_a_1_reg_523;
    sc_signal< sc_lv<16> > y1_2_i_reg_534;
    sc_signal< sc_lv<16> > y0_2_i_reg_546;
    sc_signal< sc_lv<16> > x1_2_i_reg_558;
    sc_signal< sc_lv<16> > x0_2_i_reg_570;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<4> > rects_rows_read_reg_1309;
    sc_signal< sc_lv<10> > rects_cols_read_reg_1314;
    sc_signal< sc_lv<32> > rows_reg_1319;
    sc_signal< sc_lv<32> > cols_reg_1326;
    sc_signal< sc_lv<18> > next_mul_fu_694_p2;
    sc_signal< sc_lv<18> > next_mul_reg_1332;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond2_i_fu_700_p2;
    sc_signal< sc_lv<9> > i_fu_706_p2;
    sc_signal< sc_lv<9> > i_reg_1341;
    sc_signal< sc_lv<9> > j_fu_718_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_i_23_fu_743_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > i_1_fu_748_p2;
    sc_signal< sc_lv<3> > i_1_reg_1358;
    sc_signal< sc_lv<12> > tmp_3_cast_fu_762_p1;
    sc_signal< sc_lv<12> > tmp_3_cast_reg_1363;
    sc_signal< sc_lv<9> > j_1_fu_780_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<19> > tmp_1_fu_800_p1;
    sc_signal< sc_lv<19> > tmp_1_reg_1393;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<40> > next_mul1_fu_804_p2;
    sc_signal< sc_lv<40> > next_mul1_reg_1398;
    sc_signal< sc_lv<1> > tmp_3_i_fu_814_p2;
    sc_signal< sc_lv<1> > tmp_3_i_reg_1403;
    sc_signal< sc_lv<31> > i_2_fu_819_p2;
    sc_signal< sc_lv<31> > i_2_reg_1407;
    sc_signal< sc_lv<16> > y1_fu_825_p1;
    sc_signal< sc_lv<16> > y1_reg_1412;
    sc_signal< sc_lv<16> > tmp_6_fu_829_p1;
    sc_signal< sc_lv<31> > j_2_fu_842_p2;
    sc_signal< sc_lv<31> > j_2_reg_1427;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > tmp_10_i_fu_837_p2;
    sc_signal< sc_lv<18> > label_val_addr_1_reg_1437;
    sc_signal< sc_lv<1> > or_cond_i_fu_682_p2;
    sc_signal< sc_lv<1> > or_cond_i_reg_1442;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > num_fu_867_p2;
    sc_signal< sc_lv<32> > num_reg_1446;
    sc_signal< sc_lv<8> > tmp_17_i_fu_873_p2;
    sc_signal< sc_lv<8> > tmp_17_i_reg_1454;
    sc_signal< sc_lv<16> > x1_fu_880_p1;
    sc_signal< sc_lv<32> > points_length_fu_891_p2;
    sc_signal< sc_lv<32> > points_length_reg_1468;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > tmp_i_i_fu_885_p2;
    sc_signal< sc_lv<12> > tmp_16_fu_907_p1;
    sc_signal< sc_lv<12> > tmp_16_reg_1483;
    sc_signal< sc_lv<16> > points_val_x_q0;
    sc_signal< sc_lv<16> > c0_reg_1489;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<16> > points_val_y_q0;
    sc_signal< sc_lv<16> > r0_reg_1494;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_959_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1500;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_fu_971_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_1504;
    sc_signal< sc_lv<3> > dc_i_mid2_fu_977_p3;
    sc_signal< sc_lv<3> > dc_i_mid2_reg_1509;
    sc_signal< sc_lv<3> > tmp_26_i_mid1_fu_989_p2;
    sc_signal< sc_lv<3> > tmp_26_i_mid1_reg_1516;
    sc_signal< sc_lv<3> > tmp_26_i_fu_995_p2;
    sc_signal< sc_lv<3> > tmp_26_i_reg_1521;
    sc_signal< sc_lv<16> > r_mid2_fu_1006_p3;
    sc_signal< sc_lv<16> > r_mid2_reg_1526;
    sc_signal< sc_lv<3> > dr_i_mid2_fu_1051_p3;
    sc_signal< sc_lv<3> > dr_i_mid2_reg_1536;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<16> > c_fu_1063_p2;
    sc_signal< sc_lv<16> > c_reg_1541;
    sc_signal< sc_lv<1> > or_cond8_i_fu_1097_p2;
    sc_signal< sc_lv<1> > or_cond8_i_reg_1551;
    sc_signal< sc_lv<4> > indvar_flatten_next_fu_1103_p2;
    sc_signal< sc_lv<4> > indvar_flatten_next_reg_1556;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state14_pp2_stage1_iter0;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<1> > demorgan_fu_1143_p2;
    sc_signal< sc_lv<1> > demorgan_reg_1561;
    sc_signal< sc_lv<18> > label_val_addr_2_reg_1570;
    sc_signal< sc_lv<3> > dc_fu_1162_p2;
    sc_signal< sc_lv<3> > dc_reg_1575;
    sc_signal< sc_lv<16> > tmp_25_i_fu_1291_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<1> > tmp_24_i_fu_1278_p2;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state14;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<18> > label_val_address0;
    sc_signal< sc_logic > label_val_ce0;
    sc_signal< sc_logic > label_val_we0;
    sc_signal< sc_lv<8> > label_val_d0;
    sc_signal< sc_lv<8> > label_val_q0;
    sc_signal< sc_lv<17> > points_val_x_address0;
    sc_signal< sc_logic > points_val_x_ce0;
    sc_signal< sc_logic > points_val_x_we0;
    sc_signal< sc_lv<16> > points_val_x_d0;
    sc_signal< sc_lv<17> > points_val_y_address0;
    sc_signal< sc_logic > points_val_y_ce0;
    sc_signal< sc_logic > points_val_y_we0;
    sc_signal< sc_lv<16> > points_val_y_d0;
    sc_signal< sc_lv<9> > i_0_i_i_reg_346;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<18> > phi_mul_reg_357;
    sc_signal< sc_lv<9> > j_0_i_i_reg_369;
    sc_signal< sc_lv<1> > exitcond3_i_fu_712_p2;
    sc_signal< sc_lv<3> > i_0_i1_i_reg_380;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<9> > j_0_i1_i_reg_391;
    sc_signal< sc_lv<1> > tmp_2_i_fu_775_p2;
    sc_signal< sc_lv<31> > i1_i_reg_402;
    sc_signal< sc_lv<40> > phi_mul1_reg_413;
    sc_signal< sc_lv<31> > j2_i_reg_424;
    sc_signal< sc_lv<32> > vector_length_read_a_reg_436;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<16> > y_i_reg_447;
    sc_signal< sc_lv<16> > y0_i_reg_457;
    sc_signal< sc_lv<16> > x_i_reg_468;
    sc_signal< sc_lv<16> > x0_i_reg_478;
    sc_signal< sc_lv<4> > ap_phi_mux_indvar_flatten_phi_fu_493_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_dr_i_phi_fu_505_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_dc_i_phi_fu_516_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_points_length_5_i_phi_fu_586_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_y1_4_i_phi_fu_601_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_y0_4_i_phi_fu_616_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_x1_4_i_phi_fu_631_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_x0_4_i_phi_fu_646_p6;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter0_points_length_5_i_reg_582;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter1_points_length_5_i_reg_582;
    sc_signal< sc_lv<32> > points_length_1_fu_1167_p2;
    sc_signal< sc_lv<1> > or_cond9_i_fu_688_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp2_iter0_y1_4_i_reg_597;
    sc_signal< sc_lv<16> > ap_phi_reg_pp2_iter1_y1_4_i_reg_597;
    sc_signal< sc_lv<16> > y1_1_fu_1224_p3;
    sc_signal< sc_lv<16> > ap_phi_reg_pp2_iter0_y0_4_i_reg_612;
    sc_signal< sc_lv<16> > ap_phi_reg_pp2_iter1_y0_4_i_reg_612;
    sc_signal< sc_lv<16> > y0_fu_1211_p3;
    sc_signal< sc_lv<16> > ap_phi_reg_pp2_iter0_x1_4_i_reg_627;
    sc_signal< sc_lv<16> > ap_phi_reg_pp2_iter1_x1_4_i_reg_627;
    sc_signal< sc_lv<16> > x1_1_fu_1198_p3;
    sc_signal< sc_lv<16> > ap_phi_reg_pp2_iter0_x0_4_i_reg_642;
    sc_signal< sc_lv<16> > ap_phi_reg_pp2_iter1_x0_4_i_reg_642;
    sc_signal< sc_lv<16> > x0_fu_1185_p3;
    sc_signal< sc_lv<16> > storemerge_reg_657;
    sc_signal< sc_lv<64> > tmp_4_cast_fu_734_p1;
    sc_signal< sc_lv<64> > tmp_5_cast_fu_795_p1;
    sc_signal< sc_lv<64> > tmp_7_cast_fu_857_p1;
    sc_signal< sc_lv<64> > tmp_2_i_i_fu_897_p1;
    sc_signal< sc_lv<64> > tmp_19_i_fu_903_p1;
    sc_signal< sc_lv<64> > tmp_8_cast_fu_916_p1;
    sc_signal< sc_lv<64> > tmp_12_cast_fu_1156_p1;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<64> > tmp_1_i42_i_fu_1174_p1;
    sc_signal< sc_lv<64> > tmp_9_cast_fu_1237_p1;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_1247_p1;
    sc_signal< sc_lv<32> > num_1_fu_144;
    sc_signal< sc_lv<16> > tmp_21_i_fu_1258_p2;
    sc_signal< sc_lv<16> > tmp_23_i_fu_1271_p2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > grp_fu_670_p2;
    sc_signal< sc_lv<1> > grp_fu_676_p2;
    sc_signal< sc_lv<18> > tmp_9_i_cast_fu_724_p1;
    sc_signal< sc_lv<18> > tmp_4_fu_728_p2;
    sc_signal< sc_lv<4> > i_0_i1_cast_cast_i_fu_739_p1;
    sc_signal< sc_lv<11> > tmp_2_fu_754_p3;
    sc_signal< sc_lv<10> > j_0_i1_cast_cast_i_fu_771_p1;
    sc_signal< sc_lv<12> > tmp_8_i_cast_fu_786_p1;
    sc_signal< sc_lv<12> > tmp_5_fu_790_p2;
    sc_signal< sc_lv<32> > i1_cast_i_fu_810_p1;
    sc_signal< sc_lv<32> > j2_cast_i_fu_833_p1;
    sc_signal< sc_lv<19> > tmp_13_fu_848_p1;
    sc_signal< sc_lv<19> > tmp_7_fu_852_p2;
    sc_signal< sc_lv<8> > tmp_14_fu_863_p1;
    sc_signal< sc_lv<12> > tmp_8_fu_910_p2;
    sc_signal< sc_lv<16> > dr_cast_i_fu_921_p1;
    sc_signal< sc_lv<16> > r_fu_925_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_930_p3;
    sc_signal< sc_lv<32> > tmp_28_i_fu_944_p1;
    sc_signal< sc_lv<1> > tmp_29_i_fu_948_p2;
    sc_signal< sc_lv<1> > rev_fu_938_p2;
    sc_signal< sc_lv<3> > dr_fu_965_p2;
    sc_signal< sc_lv<16> > dr_cast_i_mid1_fu_985_p1;
    sc_signal< sc_lv<16> > r_mid1_fu_1001_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_1014_p3;
    sc_signal< sc_lv<32> > tmp_28_i_mid1_fu_1028_p1;
    sc_signal< sc_lv<1> > tmp_29_i_mid1_fu_1032_p2;
    sc_signal< sc_lv<1> > rev1_fu_1022_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_1037_p2;
    sc_signal< sc_lv<1> > tmp_fu_953_p2;
    sc_signal< sc_lv<16> > dc_cast_i_fu_1059_p1;
    sc_signal< sc_lv<1> > tmp_20_fu_1068_p3;
    sc_signal< sc_lv<32> > tmp_34_i_fu_1082_p1;
    sc_signal< sc_lv<1> > tmp_35_i_fu_1086_p2;
    sc_signal< sc_lv<1> > rev2_fu_1076_p2;
    sc_signal< sc_lv<1> > tmp1_fu_1091_p2;
    sc_signal< sc_lv<1> > tmp_mid2_fu_1043_p3;
    sc_signal< sc_lv<3> > tmp_26_i_mid2_fu_1109_p3;
    sc_signal< sc_lv<3> > tmp_32_i_fu_1117_p2;
    sc_signal< sc_lv<3> > dist_fu_1121_p2;
    sc_signal< sc_lv<2> > tmp_21_fu_1127_p4;
    sc_signal< sc_lv<1> > icmp_fu_1137_p2;
    sc_signal< sc_lv<19> > tmp_3_fu_1297_p2;
    sc_signal< sc_lv<19> > tmp_37_i_cast_fu_1148_p1;
    sc_signal< sc_lv<19> > tmp_10_fu_1151_p2;
    sc_signal< sc_lv<1> > tmp_40_i_fu_1180_p2;
    sc_signal< sc_lv<1> > tmp_41_i_fu_1193_p2;
    sc_signal< sc_lv<1> > tmp_42_i_fu_1206_p2;
    sc_signal< sc_lv<1> > tmp_43_i_fu_1219_p2;
    sc_signal< sc_lv<12> > tmp_9_fu_1232_p2;
    sc_signal< sc_lv<12> > tmp_s_fu_1242_p2;
    sc_signal< sc_lv<16> > tmp_20_i_fu_1252_p2;
    sc_signal< sc_lv<16> > tmp_22_i_fu_1265_p2;
    sc_signal< sc_lv<16> > tmp_17_fu_1287_p1;
    sc_signal< sc_lv<10> > tmp_3_fu_1297_p1;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< bool > ap_condition_1007;
    sc_signal< bool > ap_condition_313;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_pp2_stage0;
    static const sc_lv<17> ap_ST_fsm_pp2_stage1;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<17> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<18> ap_const_lv18_1F4;
    static const sc_lv<9> ap_const_lv9_1F4;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<40> ap_const_lv40_1F4;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<12> ap_const_lv12_100;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<12> ap_const_lv12_200;
    static const sc_lv<12> ap_const_lv12_300;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_FE;
    static const sc_lv<19> ap_const_lv19_1F4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state13_pp2_stage0_iter0();
    void thread_ap_block_state14_pp2_stage1_iter0();
    void thread_ap_block_state15_pp2_stage0_iter1();
    void thread_ap_condition_1007();
    void thread_ap_condition_313();
    void thread_ap_condition_pp2_exit_iter0_state14();
    void thread_ap_done();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_dc_i_phi_fu_516_p4();
    void thread_ap_phi_mux_dr_i_phi_fu_505_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_493_p4();
    void thread_ap_phi_mux_points_length_5_i_phi_fu_586_p6();
    void thread_ap_phi_mux_x0_4_i_phi_fu_646_p6();
    void thread_ap_phi_mux_x1_4_i_phi_fu_631_p6();
    void thread_ap_phi_mux_y0_4_i_phi_fu_616_p6();
    void thread_ap_phi_mux_y1_4_i_phi_fu_601_p6();
    void thread_ap_phi_reg_pp2_iter0_points_length_5_i_reg_582();
    void thread_ap_phi_reg_pp2_iter0_x0_4_i_reg_642();
    void thread_ap_phi_reg_pp2_iter0_x1_4_i_reg_627();
    void thread_ap_phi_reg_pp2_iter0_y0_4_i_reg_612();
    void thread_ap_phi_reg_pp2_iter0_y1_4_i_reg_597();
    void thread_ap_ready();
    void thread_c_fu_1063_p2();
    void thread_dc_cast_i_fu_1059_p1();
    void thread_dc_fu_1162_p2();
    void thread_dc_i_mid2_fu_977_p3();
    void thread_demorgan_fu_1143_p2();
    void thread_dist_fu_1121_p2();
    void thread_dr_cast_i_fu_921_p1();
    void thread_dr_cast_i_mid1_fu_985_p1();
    void thread_dr_fu_965_p2();
    void thread_dr_i_mid2_fu_1051_p3();
    void thread_exitcond2_i_fu_700_p2();
    void thread_exitcond3_i_fu_712_p2();
    void thread_exitcond_flatten_fu_959_p2();
    void thread_exitcond_i_fu_971_p2();
    void thread_grp_fu_670_p2();
    void thread_grp_fu_676_p2();
    void thread_i1_cast_i_fu_810_p1();
    void thread_i_0_i1_cast_cast_i_fu_739_p1();
    void thread_i_1_fu_748_p2();
    void thread_i_2_fu_819_p2();
    void thread_i_fu_706_p2();
    void thread_icmp_fu_1137_p2();
    void thread_indvar_flatten_next_fu_1103_p2();
    void thread_j2_cast_i_fu_833_p1();
    void thread_j_0_i1_cast_cast_i_fu_771_p1();
    void thread_j_1_fu_780_p2();
    void thread_j_2_fu_842_p2();
    void thread_j_fu_718_p2();
    void thread_label_val_address0();
    void thread_label_val_ce0();
    void thread_label_val_d0();
    void thread_label_val_we0();
    void thread_next_mul1_fu_804_p2();
    void thread_next_mul_fu_694_p2();
    void thread_num_fu_867_p2();
    void thread_or_cond8_i_fu_1097_p2();
    void thread_or_cond9_i_fu_688_p2();
    void thread_or_cond_i_fu_682_p2();
    void thread_points_length_1_fu_1167_p2();
    void thread_points_length_fu_891_p2();
    void thread_points_val_x_address0();
    void thread_points_val_x_ce0();
    void thread_points_val_x_d0();
    void thread_points_val_x_we0();
    void thread_points_val_y_address0();
    void thread_points_val_y_ce0();
    void thread_points_val_y_d0();
    void thread_points_val_y_we0();
    void thread_r_fu_925_p2();
    void thread_r_mid1_fu_1001_p2();
    void thread_r_mid2_fu_1006_p3();
    void thread_rects_cols_blk_n();
    void thread_rects_cols_out_blk_n();
    void thread_rects_cols_out_din();
    void thread_rects_cols_out_write();
    void thread_rects_cols_read();
    void thread_rects_rows_blk_n();
    void thread_rects_rows_out_blk_n();
    void thread_rects_rows_out_din();
    void thread_rects_rows_out_write();
    void thread_rects_rows_read();
    void thread_rects_val_address0();
    void thread_rects_val_address1();
    void thread_rects_val_ce0();
    void thread_rects_val_ce1();
    void thread_rects_val_d0();
    void thread_rects_val_d1();
    void thread_rects_val_we0();
    void thread_rects_val_we1();
    void thread_rev1_fu_1022_p2();
    void thread_rev2_fu_1076_p2();
    void thread_rev_fu_938_p2();
    void thread_src_cols_blk_n();
    void thread_src_cols_read();
    void thread_src_rows_blk_n();
    void thread_src_rows_read();
    void thread_src_val_address0();
    void thread_src_val_ce0();
    void thread_tmp1_fu_1091_p2();
    void thread_tmp_10_cast_fu_1247_p1();
    void thread_tmp_10_fu_1151_p2();
    void thread_tmp_10_i_fu_837_p2();
    void thread_tmp_12_cast_fu_1156_p1();
    void thread_tmp_13_fu_848_p1();
    void thread_tmp_14_fu_863_p1();
    void thread_tmp_16_fu_907_p1();
    void thread_tmp_17_fu_1287_p1();
    void thread_tmp_17_i_fu_873_p2();
    void thread_tmp_18_fu_930_p3();
    void thread_tmp_19_fu_1014_p3();
    void thread_tmp_19_i_fu_903_p1();
    void thread_tmp_1_fu_800_p1();
    void thread_tmp_1_i42_i_fu_1174_p1();
    void thread_tmp_20_fu_1068_p3();
    void thread_tmp_20_i_fu_1252_p2();
    void thread_tmp_21_fu_1127_p4();
    void thread_tmp_21_i_fu_1258_p2();
    void thread_tmp_22_i_fu_1265_p2();
    void thread_tmp_23_i_fu_1271_p2();
    void thread_tmp_24_i_fu_1278_p2();
    void thread_tmp_25_i_fu_1291_p2();
    void thread_tmp_26_i_fu_995_p2();
    void thread_tmp_26_i_mid1_fu_989_p2();
    void thread_tmp_26_i_mid2_fu_1109_p3();
    void thread_tmp_28_i_fu_944_p1();
    void thread_tmp_28_i_mid1_fu_1028_p1();
    void thread_tmp_29_i_fu_948_p2();
    void thread_tmp_29_i_mid1_fu_1032_p2();
    void thread_tmp_2_fu_754_p3();
    void thread_tmp_2_i_fu_775_p2();
    void thread_tmp_2_i_i_fu_897_p1();
    void thread_tmp_32_i_fu_1117_p2();
    void thread_tmp_34_i_fu_1082_p1();
    void thread_tmp_35_i_fu_1086_p2();
    void thread_tmp_37_i_cast_fu_1148_p1();
    void thread_tmp_3_cast_fu_762_p1();
    void thread_tmp_3_fu_1297_p1();
    void thread_tmp_3_i_fu_814_p2();
    void thread_tmp_40_i_fu_1180_p2();
    void thread_tmp_41_i_fu_1193_p2();
    void thread_tmp_42_i_fu_1206_p2();
    void thread_tmp_43_i_fu_1219_p2();
    void thread_tmp_4_cast_fu_734_p1();
    void thread_tmp_4_fu_728_p2();
    void thread_tmp_5_cast_fu_795_p1();
    void thread_tmp_5_fu_790_p2();
    void thread_tmp_6_fu_829_p1();
    void thread_tmp_7_cast_fu_857_p1();
    void thread_tmp_7_fu_852_p2();
    void thread_tmp_8_cast_fu_916_p1();
    void thread_tmp_8_fu_910_p2();
    void thread_tmp_8_i_cast_fu_786_p1();
    void thread_tmp_9_cast_fu_1237_p1();
    void thread_tmp_9_fu_1232_p2();
    void thread_tmp_9_i_cast_fu_724_p1();
    void thread_tmp_fu_953_p2();
    void thread_tmp_i_23_fu_743_p2();
    void thread_tmp_i_i_fu_885_p2();
    void thread_tmp_mid1_fu_1037_p2();
    void thread_tmp_mid2_fu_1043_p3();
    void thread_tmp_s_fu_1242_p2();
    void thread_x0_fu_1185_p3();
    void thread_x1_1_fu_1198_p3();
    void thread_x1_fu_880_p1();
    void thread_y0_fu_1211_p3();
    void thread_y1_1_fu_1224_p3();
    void thread_y1_fu_825_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
