

================================================================
== Synthesis Summary Report of 'equalizer'
================================================================
+ General Information: 
    * Date:           Thu Mar 28 14:29:36 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        Audio_Equalizer_Vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |   Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ equalizer  |     -|  7.30|        1|  10.000|         -|        2|     -|        no|     -|   -|  2 (~0%)|  36 (~0%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface  | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| SIGNAL_IN  | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| SIGNAL_OUT | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------------------------------------+
| Argument   | Direction | Datatype                                   |
+------------+-----------+--------------------------------------------+
| SIGNAL_IN  | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| SIGNAL_OUT | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
+------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| SIGNAL_IN  | SIGNAL_IN    | interface |
| SIGNAL_OUT | SIGNAL_OUT   | interface |
+------------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------+-------------------------------------------+
| Type      | Options              | Location                                  |
+-----------+----------------------+-------------------------------------------+
| interface | axis port=SIGNAL_IN  | equalizer.cpp:18 in equalizer, SIGNAL_IN  |
| interface | axis port=SIGNAL_OUT | equalizer.cpp:19 in equalizer, SIGNAL_OUT |
+-----------+----------------------+-------------------------------------------+


