Release 14.2 - Bitgen P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.2/ISE_DS/ISE/.
   "fpga_top" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed
-1
Opened constraints file fpga_top.pcf.

Thu Feb 12 17:26:07 2015

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/bitgen -w fpga_top.ncd test021215.bit 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable*              |
+----------------------+----------------------+
| DebugBitstream       | No*                  |
+----------------------+----------------------+
| ConfigRate           | 2*                   |
+----------------------+----------------------+
| StartupClk           | Cclk*                |
+----------------------+----------------------+
| CclkPin              | Pullup*              |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| HswapenPin           | Pullup*              |
+----------------------+----------------------+
| M0Pin                | Pullup*              |
+----------------------+----------------------+
| M1Pin                | Pullup*              |
+----------------------+----------------------+
| M2Pin                | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup*              |
+----------------------+----------------------+
| InitPin              | Pullup*              |
+----------------------+----------------------+
| CsPin                | Pullup*              |
+----------------------+----------------------+
| DinPin               | Pullup*              |
+----------------------+----------------------+
| BusyPin              | Pullup*              |
+----------------------+----------------------+
| RdWrPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup*              |
+----------------------+----------------------+
| TdiPin               | Pullup*              |
+----------------------+----------------------+
| TdoPin               | Pullup*              |
+----------------------+----------------------+
| TmsPin               | Pullup*              |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6*                   |
+----------------------+----------------------+
| GTS_cycle            | 5*                   |
+----------------------+----------------------+
| OverTempPowerDown    | Disable*             |
+----------------------+----------------------+
| LCK_cycle            | NoWait*              |
+----------------------+----------------------+
| Match_cycle          | 2                    |
+----------------------+----------------------+
| DONE_cycle           | 4*                   |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No*                  |
+----------------------+----------------------+
| DonePipe             | No*                  |
+----------------------+----------------------+
| Security             | None*                |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired*          |
+----------------------+----------------------+
| ConfigFallback       | Enable*              |
+----------------------+----------------------+
| SelectMAPAbort       | Enable*              |
+----------------------+----------------------+
| BPI_page_size        | 1*                   |
+----------------------+----------------------+
| BPI_1st_read_cycle   | 1*                   |
+----------------------+----------------------+
| JTAG_SysMon          | Enable*              |
+----------------------+----------------------+
| TIMER_CFG            | None*                |
+----------------------+----------------------+
| TIMER_USR            | None*                |
+----------------------+----------------------+
| USR_ACCESS           | None*                |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No*                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from fpga_top.pcf.


Running DRC.
WARNING:PhysDesignRules:1841 - One or more GTPs are being used in this design.
   Evaluate the SelectIO-To-GTP Crosstalk section of the Virtex-5 RocketIO GTP
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTP performance. 
INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/D
   CM_ADV, consult the device Data Sheet.
INFO:PhysDesignRules:1507 - Issue with pin connections and/or configuration on
   block:<gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_mul_shf/genblk59.g
   enblk60.mul_shf/dsp_mul_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is
   set 0 the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1514 - Issue with pin connections and/or configuration on
   block:<gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_mul_shf/genblk59.g
   enblk60.mul_shf/dsp_mul_1>:<DSP48E_DSP48E>.  When the DSP48E PREG attribute
   is set to 0 the CEP input pin should be tied GND to save power.
INFO:PhysDesignRules:1507 - Issue with pin connections and/or configuration on
   block:<gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_mul_shf/genblk59.g
   enblk60.mul_shf/dsp_mul_2>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is
   set 0 the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1514 - Issue with pin connections and/or configuration on
   block:<gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_mul_shf/genblk59.g
   enblk60.mul_shf/dsp_mul_2>:<DSP48E_DSP48E>.  When the DSP48E PREG attribute
   is set to 0 the CEP input pin should be tied GND to save power.
INFO:PhysDesignRules:1514 - Issue with pin connections and/or configuration on
   block:<gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_mul_shf/genblk59.g
   enblk60.mul_shf/dsp_mul_3>:<DSP48E_DSP48E>.  When the DSP48E PREG attribute
   is set to 0 the CEP input pin should be tied GND to save power.
INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/genblk189.genblk190.clk_
   dfs/DCM_ADV, consult the device Data Sheet.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "test021215.bit".
Bitstream generation is complete.
