{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610178077612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610178077615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 08:41:15 2021 " "Processing started: Sat Jan 09 08:41:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610178077615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1610178077615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta max_frequency -c max_index_memory " "Command: quartus_sta max_frequency -c max_index_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1610178077615 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1610178078816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1610178088577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1610178088577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178088686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178088687 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "complex_memory_synchronizer " "Entity complex_memory_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*complex_memory_synchronizer:*\|reg0\}\]  " "set_false_path -to \[get_registers \{*complex_memory_synchronizer:*\|reg0\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610178098846 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610178098846 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "index_synchronizer " "Entity index_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*index_synchronizer:*\|reg0\}\]  " "set_false_path -to \[get_registers \{*index_synchronizer:*\|reg0\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1610178098846 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1610178098846 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1610178098846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *complex_memory_synchronizer:*\|reg0 register " "Ignored filter at qsta_default_script.tcl(1297): *complex_memory_synchronizer:*\|reg0 could not be matched with a register" {  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610178100199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610178100200 ""}  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610178100200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *index_synchronizer:*\|reg0 register " "Ignored filter at qsta_default_script.tcl(1297): *index_synchronizer:*\|reg0 could not be matched with a register" {  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610178100201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610178100201 ""}  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610178100201 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/max_index_memory_out.sdc " "Reading SDC File: 'constraints/max_index_memory_out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610178100202 ""}
{ "Info" "ISTA_SDC_FOUND" "vhdl/max_frequency_index/max_index_frequency_constraints.sdc " "Reading SDC File: 'vhdl/max_frequency_index/max_index_frequency_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610178101604 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem_clk " "Node: mem_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dout\[0\]~reg0 mem_clk " "Register dout\[0\]~reg0 is being clocked by mem_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610178102188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610178102188 "|max_index_memory|mem_clk"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610178104513 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1610178104551 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1610178104628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.900 " "Worst-case setup slack is 6.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178107538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178107538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.900               0.000 clk  " "    6.900               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178107538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178107538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178108146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178108146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 clk  " "    0.264               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178108146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178108146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610178108167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610178108187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.217 " "Worst-case minimum pulse width slack is 7.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178108284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178108284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.217               0.000 clk  " "    7.217               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178108284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178108284 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.571 ns " "Worst Case Available Settling Time: 14.571 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178110360 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178110360 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.900 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.900" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111032 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178111032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.900  " "Path #1: Setup slack is 6.900 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0 " "From Node    : max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.252      4.252  R        clock network delay " "     4.252      4.252  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.252      0.000     uTco  max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0 " "     4.252      0.000     uTco  max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.252      0.000 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|phase_0\|q " "     4.252      0.000 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|phase_0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.064      1.812 FF    IC  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|dataf " "     6.064      1.812 FF    IC  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.153      0.089 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|combout " "     6.153      0.089 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.637      6.484 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_13\|u_MUL3_1\|Mult0~8\|ena\[0\] " "    12.637      6.484 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_13\|u_MUL3_1\|Mult0~8\|ena\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.758      1.121 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "    13.758      1.121 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.270     16.270           latch edge time " "    16.270     16.270           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.696      4.426  R        clock network delay " "    20.696      4.426  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.758      0.062           clock pessimism removed " "    20.758      0.062           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.658     -0.100           clock uncertainty " "    20.658     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.658      0.000     uTsu  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "    20.658      0.000     uTsu  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.758 " "Data Arrival Time  :    13.758" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.658 " "Data Required Time :    20.658" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.900  " "Slack              :     6.900 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111044 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178111044 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.264 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.264" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111622 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178111622 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.264  " "Path #1: Hold slack is 0.264 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|prodOfRe\[2\] " "From Node    : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|prodOfRe\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|Complex3Add_tmpResult_reg\[2\] " "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|Complex3Add_tmpResult_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 32 " "Multicycle - Setup End   : 32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 31 " "Multicycle - Hold End    : 31" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.034      4.034  R        clock network delay " "     4.034      4.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.034      0.000     uTco  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|prodOfRe\[2\] " "     4.034      0.000     uTco  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|prodOfRe\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.034      0.000 FF  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_23\|u_MUL3_2\|prodOfRe\[2\]\|q " "     4.034      0.000 FF  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_23\|u_MUL3_2\|prodOfRe\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.287      0.253 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_23\|u_MUL3_2\|Add4~77\|dataf " "     4.287      0.253 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_23\|u_MUL3_2\|Add4~77\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.078 FF  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_23\|u_MUL3_2\|Add4~77\|sumout " "     4.365      0.078 FF  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_23\|u_MUL3_2\|Add4~77\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.000 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_23\|u_MUL3_2\|Complex3Add_tmpResult_reg\[2\]\|d " "     4.365      0.000 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_23\|u_MUL3_2\|Complex3Add_tmpResult_reg\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.440      0.075 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|Complex3Add_tmpResult_reg\[2\] " "     4.440      0.075 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|Complex3Add_tmpResult_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.291      4.291  R        clock network delay " "     4.291      4.291  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.176     -0.115           clock pessimism removed " "     4.176     -0.115           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.176      0.000           clock uncertainty " "     4.176      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.176      0.000      uTh  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|Complex3Add_tmpResult_reg\[2\] " "     4.176      0.000      uTh  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\|Complex3Add_tmpResult_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.440 " "Data Arrival Time  :     4.440" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.176 " "Data Required Time :     4.176" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.264  " "Slack              :     0.264 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178111623 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178111623 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610178111634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610178111897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610178170213 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem_clk " "Node: mem_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dout\[0\]~reg0 mem_clk " "Register dout\[0\]~reg0 is being clocked by mem_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610178178239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610178178239 "|max_index_memory|mem_clk"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610178178513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.275 " "Worst-case setup slack is 7.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178180385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178180385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.275               0.000 clk  " "    7.275               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178180385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178180385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178180997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178180997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 clk  " "    0.118               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178180997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178180997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610178181007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610178181018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.070 " "Worst-case minimum pulse width slack is 7.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178181090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178181090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.070               0.000 clk  " "    7.070               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178181090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178181090 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.543 ns " "Worst Case Available Settling Time: 14.543 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178183275 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178183275 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.275 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.275" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183918 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178183918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.275  " "Path #1: Setup slack is 7.275 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0 " "From Node    : max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.309      4.309  R        clock network delay " "     4.309      4.309  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.309      0.000     uTco  max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0 " "     4.309      0.000     uTco  max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.309      0.000 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|phase_0\|q " "     4.309      0.000 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|phase_0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.067      1.758 FF    IC  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|dataf " "     6.067      1.758 FF    IC  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.161      0.094 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|combout " "     6.161      0.094 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.374      6.213 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_13\|u_MUL3_1\|Mult0~8\|ena\[0\] " "    12.374      6.213 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_13\|u_MUL3_1\|Mult0~8\|ena\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.565      1.191 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "    13.565      1.191 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.270     16.270           latch edge time " "    16.270     16.270           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.887      4.617  R        clock network delay " "    20.887      4.617  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.940      0.053           clock pessimism removed " "    20.940      0.053           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.840     -0.100           clock uncertainty " "    20.840     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.840      0.000     uTsu  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "    20.840      0.000     uTsu  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.565 " "Data Arrival Time  :    13.565" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.840 " "Data Required Time :    20.840" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.275  " "Slack              :     7.275 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178183922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178183922 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.118 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.118" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184510 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178184510 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.118  " "Path #1: Hold slack is 0.118 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|twdl_re_reg\[9\] " "From Node    : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|twdl_re_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|Mult1~289 " "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|Mult1~289" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.120      4.120  R        clock network delay " "     4.120      4.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.120      0.000     uTco  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|twdl_re_reg\[9\] " "     4.120      0.000     uTco  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|twdl_re_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.120      0.000 RR  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_27\|u_MUL3_1\|twdl_re_reg\[9\]\|q " "     4.120      0.000 RR  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_27\|u_MUL3_1\|twdl_re_reg\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.881      0.761 RR    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_27\|u_MUL3_1\|Mult1~8\|bx\[9\] " "     4.881      0.761 RR    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_27\|u_MUL3_1\|Mult1~8\|bx\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.933      0.052 RR  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|Mult1~289 " "     4.933      0.052 RR  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|Mult1~289" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.890      4.890  R        clock network delay " "     4.890      4.890  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.815     -0.075           clock pessimism removed " "     4.815     -0.075           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.815      0.000           clock uncertainty " "     4.815      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.815      0.000      uTh  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|Mult1~289 " "     4.815      0.000      uTh  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\|Mult1~289" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.933 " "Data Arrival Time  :     4.933" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.815 " "Data Required Time :     4.815" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.118  " "Slack              :     0.118 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178184511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178184511 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1610178184517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610178185520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610178260135 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem_clk " "Node: mem_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dout\[0\]~reg0 mem_clk " "Register dout\[0\]~reg0 is being clocked by mem_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610178269414 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610178269414 "|max_index_memory|mem_clk"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610178269939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.644 " "Worst-case setup slack is 10.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178270911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178270911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.644               0.000 clk  " "   10.644               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178270911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178270911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178272235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178272235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 clk  " "    0.010               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178272235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178272235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610178272259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610178272315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.677 " "Worst-case minimum pulse width slack is 7.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178272616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178272616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.677               0.000 clk  " "    7.677               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178272616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178272616 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.508 ns " "Worst Case Available Settling Time: 15.508 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178276179 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178276179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.644 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.644" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277118 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178277118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.644  " "Path #1: Setup slack is 10.644 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0 " "From Node    : max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.953      1.953  R        clock network delay " "     1.953      1.953  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.953      0.000     uTco  max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0 " "     1.953      0.000     uTco  max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.953      0.000 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|phase_0\|q " "     1.953      0.000 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|phase_0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.932      0.979 FF    IC  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|dataf " "     2.932      0.979 FF    IC  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.972      0.040 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|combout " "     2.972      0.040 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.965      3.993 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_13\|u_MUL3_1\|Mult0~8\|ena\[0\] " "     6.965      3.993 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_13\|u_MUL3_1\|Mult0~8\|ena\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.424      0.459 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "     7.424      0.459 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.270     16.270           latch edge time " "    16.270     16.270           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.155      1.885  R        clock network delay " "    18.155      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.168      0.013           clock pessimism removed " "    18.168      0.013           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.068     -0.100           clock uncertainty " "    18.068     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.068      0.000     uTsu  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "    18.068      0.000     uTsu  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.424 " "Data Arrival Time  :     7.424" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.068 " "Data Required Time :    18.068" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.644  " "Slack              :    10.644 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178277122 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178277122 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178278127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.010  " "Path #1: Hold slack is 0.010 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|din_re_reg\[9\] " "From Node    : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|din_re_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307 " "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      1.691  R        clock network delay " "     1.691      1.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      0.000     uTco  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|din_re_reg\[9\] " "     1.691      0.000     uTco  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|din_re_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      0.000 RR  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_15\|u_MUL3_2\|din_re_reg\[9\]\|q " "     1.691      0.000 RR  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_15\|u_MUL3_2\|din_re_reg\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.116      0.425 RR    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_15\|u_MUL3_2\|Mult1~8\|by\[9\] " "     2.116      0.425 RR    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_15\|u_MUL3_2\|Mult1~8\|by\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.193      0.077 RF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307 " "     2.193      0.077 RF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.196      2.196  R        clock network delay " "     2.196      2.196  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.183     -0.013           clock pessimism removed " "     2.183     -0.013           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.183      0.000           clock uncertainty " "     2.183      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.183      0.000      uTh  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307 " "     2.183      0.000      uTh  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.193 " "Data Arrival Time  :     2.193" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.183 " "Data Required Time :     2.183" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.010  " "Slack              :     0.010 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178278128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178278128 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610178278136 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem_clk " "Node: mem_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dout\[0\]~reg0 mem_clk " "Register dout\[0\]~reg0 is being clocked by mem_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610178286431 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610178286431 "|max_index_memory|mem_clk"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1610178287147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.373 " "Worst-case setup slack is 11.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178288233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178288233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.373               0.000 clk  " "   11.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178288233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178288233 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610178289973 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610178289973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.061 " "Worst-case hold slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178290031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178290031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.133 clk  " "   -0.061              -0.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178290031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178290031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610178290061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610178290083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.677 " "Worst-case minimum pulse width slack is 7.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178290210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178290210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.677               0.000 clk  " "    7.677               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610178290210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610178290210 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.557 ns " "Worst Case Available Settling Time: 15.557 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1610178294609 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178294609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.373 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296492 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178296492 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.373  " "Path #1: Setup slack is 11.373 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0 " "From Node    : max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.892      1.892  R        clock network delay " "     1.892      1.892  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.892      0.000     uTco  max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0 " "     1.892      0.000     uTco  max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\|phase_0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.892      0.000 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|phase_0\|q " "     1.892      0.000 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|phase_0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.742      0.850 FF    IC  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|dataf " "     2.742      0.850 FF    IC  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.782      0.040 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|combout " "     2.782      0.040 FF  CELL  u_Max_Frequency\|u_max_index_frequency_tc\|enb_1_32_0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.202      3.420 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_13\|u_MUL3_1\|Mult0~8\|ena\[0\] " "     6.202      3.420 FF    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_13\|u_MUL3_1\|Mult0~8\|ena\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.673      0.471 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "     6.673      0.471 FF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.270     16.270           latch edge time " "    16.270     16.270           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.132      1.862  R        clock network delay " "    18.132      1.862  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.146      0.014           clock pessimism removed " "    18.146      0.014           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.046     -0.100           clock uncertainty " "    18.046     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.046      0.000     uTsu  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0 " "    18.046      0.000     uTsu  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\|Mult0~8\|ENA_DFF0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.673 " "Data Arrival Time  :     6.673" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.046 " "Data Required Time :    18.046" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.373  " "Slack              :    11.373 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178296549 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178296549 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.061 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.061" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178297544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.061 (VIOLATED) " "Path #1: Hold slack is -0.061 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|din_re_reg\[9\] " "From Node    : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|din_re_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307 " "To Node      : max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      1.629  R        clock network delay " "     1.629      1.629  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.000     uTco  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|din_re_reg\[9\] " "     1.629      0.000     uTco  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|din_re_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.000 RR  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_15\|u_MUL3_2\|din_re_reg\[9\]\|q " "     1.629      0.000 RR  CELL  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_15\|u_MUL3_2\|din_re_reg\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.378 RR    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_15\|u_MUL3_2\|Mult1~8\|by\[9\] " "     2.007      0.378 RR    IC  u_Max_Frequency\|u_FFT_streamer\|u_FFT_HDL_Optimized\|u_TWDLMULT_SDNF1_3_15\|u_MUL3_2\|Mult1~8\|by\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.097      0.090 RF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307 " "     2.097      0.090 RF  CELL  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      2.172  R        clock network delay " "     2.172      2.172  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.158     -0.014           clock pessimism removed " "     2.158     -0.014           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.158      0.000           clock uncertainty " "     2.158      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.158      0.000      uTh  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307 " "     2.158      0.000      uTh  max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\|Mult1~307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.097 " "Data Arrival Time  :     2.097" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.158 " "Data Required Time :     2.158" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.061 (VIOLATED) " "Slack              :    -0.061 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1610178297546 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610178297546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610178306983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610178308883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5698 " "Peak virtual memory: 5698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610178311553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 09 08:45:11 2021 " "Processing ended: Sat Jan 09 08:45:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610178311553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:56 " "Elapsed time: 00:03:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610178311553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:25 " "Total CPU time (on all processors): 00:04:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610178311553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610178311553 ""}
