==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.754 ; gain = 45.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.754 ; gain = 45.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 107.754 ; gain = 51.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 113.750 ; gain = 57.277
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:10) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 140.652 ; gain = 84.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 140.652 ; gain = 84.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.783 seconds; current allocated memory: 91.181 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 92.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 93.917 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 150.410 ; gain = 93.938
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 31.42 seconds; peak allocated memory: 93.917 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.117 ; gain = 46.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.117 ; gain = 46.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 106.805 ; gain = 50.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 109.152 ; gain = 53.277
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:10) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec' (svm.cpp:11) in dimension 2 with a cyclic factor 9.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'Co' in function 'svm' (svm.cpp:66:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 134.047 ; gain = 78.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 134.047 ; gain = 78.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.959 seconds; current allocated memory: 85.882 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 86.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/Co' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 88.491 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 141.570 ; gain = 85.695
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 27.801 seconds; peak allocated memory: 88.491 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 101.691 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 101.691 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 106.531 ; gain = 50.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 109.184 ; gain = 53.566
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 133.453 ; gain = 77.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 133.699 ; gain = 78.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.929 seconds; current allocated memory: 85.302 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 85.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.052 seconds; current allocated memory: 87.272 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 138.148 ; gain = 82.531
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 34.551 seconds; peak allocated memory: 87.272 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.641 ; gain = 46.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.641 ; gain = 46.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 106.652 ; gain = 51.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 108.980 ; gain = 53.492
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec' (svm.cpp:14) in dimension 2 with a cyclic factor 9.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'Co' in function 'svm' (svm.cpp:70:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 133.707 ; gain = 78.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 133.707 ; gain = 78.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.903 seconds; current allocated memory: 85.881 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 86.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/Co' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.316 seconds; current allocated memory: 88.491 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 141.727 ; gain = 86.238
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 33.541 seconds; peak allocated memory: 88.491 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.738 ; gain = 45.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.738 ; gain = 45.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 107.590 ; gain = 51.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 114.215 ; gain = 57.977
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 140.891 ; gain = 84.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 140.891 ; gain = 84.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.984 seconds; current allocated memory: 91.182 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 92.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 93.917 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 150.773 ; gain = 94.535
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 31.439 seconds; peak allocated memory: 93.917 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.855 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.855 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 107.863 ; gain = 52.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 113.945 ; gain = 58.301
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 5.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 140.270 ; gain = 84.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 142.117 ; gain = 86.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.111 seconds; current allocated memory: 95.539 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 97.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_urem_5ns_4ns_4_9_seq_1' to 'svm_urem_5ns_4ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_urem_5ns_4ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 100.423 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'svm_urem_5ns_4ns_ibs_div'
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 163.832 ; gain = 108.188
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 35.216 seconds; peak allocated memory: 100.423 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.805 ; gain = 46.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.805 ; gain = 46.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.738 ; gain = 51.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 113.754 ; gain = 57.965
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 6.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 6.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (svm.cpp:35:10) to (svm.cpp:34:28) in function 'svm'... converting 55 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 140.516 ; gain = 84.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 140.875 ; gain = 85.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.288 seconds; current allocated memory: 91.699 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 92.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_urem_5ns_4ns_4_9_seq_1' to 'svm_urem_5ns_4ns_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_urem_5ns_4ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 95.042 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'svm_urem_5ns_4ns_jbC_div'
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 153.617 ; gain = 97.828
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 27.515 seconds; peak allocated memory: 95.042 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.715 ; gain = 46.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.715 ; gain = 46.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.914 ; gain = 52.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 113.383 ; gain = 57.730
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 7.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 7.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 141.121 ; gain = 85.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 142.027 ; gain = 86.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.288 seconds; current allocated memory: 96.982 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 99.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_urem_5ns_4ns_4_9_seq_1' to 'svm_urem_5ns_4ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_urem_5ns_4ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 102.460 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'svm_urem_5ns_4ns_ibs_div'
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 167.812 ; gain = 112.160
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 29.499 seconds; peak allocated memory: 102.460 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.949 ; gain = 46.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.949 ; gain = 46.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 107.617 ; gain = 51.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 113.727 ; gain = 58.004
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 142.238 ; gain = 86.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 142.641 ; gain = 86.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.846 seconds; current allocated memory: 97.361 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 99.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.645 seconds; current allocated memory: 102.856 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 168.777 ; gain = 113.055
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 31.893 seconds; peak allocated memory: 102.856 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.727 ; gain = 46.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.727 ; gain = 46.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.852 ; gain = 52.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 113.879 ; gain = 58.441
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 10.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 10.
INFO: [XFORM 203-102] Partitioning array 'SupVec.8' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'SupVec.9' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 143.676 ; gain = 88.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 144.469 ; gain = 89.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.022 seconds; current allocated memory: 100.560 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 103.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.354 seconds; current allocated memory: 106.622 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_9_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 174.668 ; gain = 119.230
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 32.762 seconds; peak allocated memory: 106.622 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.789 ; gain = 45.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.789 ; gain = 45.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.938 ; gain = 51.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 113.809 ; gain = 57.836
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:13) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 140.559 ; gain = 84.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 141.082 ; gain = 85.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.496 seconds; current allocated memory: 91.166 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 92.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 93.886 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 150.383 ; gain = 94.410
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 26.701 seconds; peak allocated memory: 93.886 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.832 ; gain = 46.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.832 ; gain = 46.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.750 ; gain = 51.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 113.984 ; gain = 58.215
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:11) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 141.176 ; gain = 85.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 141.176 ; gain = 85.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.401 seconds; current allocated memory: 91.182 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 92.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 93.917 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 150.938 ; gain = 95.168
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 26.292 seconds; peak allocated memory: 93.917 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.809 ; gain = 46.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.809 ; gain = 46.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.867 ; gain = 52.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 113.898 ; gain = 58.102
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:11) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 140.180 ; gain = 84.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 140.180 ; gain = 84.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.663 seconds; current allocated memory: 91.181 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 92.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 93.917 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 150.582 ; gain = 94.785
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 28.859 seconds; peak allocated memory: 93.917 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.004 ; gain = 46.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.004 ; gain = 46.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 107.691 ; gain = 51.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 113.812 ; gain = 57.992
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:11) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 5.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.039 ; gain = 84.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 141.477 ; gain = 85.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.742 seconds; current allocated memory: 95.481 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 97.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_urem_5ns_4ns_4_9_seq_1' to 'svm_urem_5ns_4ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_urem_5ns_4ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.645 seconds; current allocated memory: 100.402 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'svm_urem_5ns_4ns_ibs_div'
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 163.816 ; gain = 107.996
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 32.02 seconds; peak allocated memory: 100.402 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.863 ; gain = 46.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.863 ; gain = 46.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 107.777 ; gain = 52.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 113.684 ; gain = 58.211
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:11) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 140.453 ; gain = 84.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 140.453 ; gain = 84.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.529 seconds; current allocated memory: 91.161 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 92.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 93.880 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 150.203 ; gain = 94.730
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 23.453 seconds; peak allocated memory: 93.880 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.879 ; gain = 46.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.879 ; gain = 46.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.785 ; gain = 52.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 113.906 ; gain = 58.355
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:11) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 140.230 ; gain = 84.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 140.230 ; gain = 84.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.549 seconds; current allocated memory: 91.161 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 92.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.175 seconds; current allocated memory: 93.881 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 150.129 ; gain = 94.578
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 28.869 seconds; peak allocated memory: 93.881 MB.
