#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000272f0a3d410 .scope module, "lw_test_tb" "lw_test_tb" 2 2;
 .timescale -9 -12;
L_00000272f0a50b10 .functor NOT 1, v00000272f0aa5d90_0, C4<0>, C4<0>, C4<0>;
v00000272f0aa6010_0 .var "A1", 4 0;
v00000272f0aa6650_0 .var "A2", 4 0;
v00000272f0aa6fb0_0 .var "A3", 4 0;
v00000272f0aa5c50_0 .net "RD1", 31 0, L_00000272f0a50950;  1 drivers
v00000272f0aa6790_0 .net "RD2", 31 0, L_00000272f0a509c0;  1 drivers
v00000272f0aa6b50_0 .var "WD3", 31 0;
v00000272f0aa5930_0 .var "WE3", 0 0;
L_00000272f0aa7858 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272f0aa5f70_0 .net/2u *"_ivl_0", 31 0, L_00000272f0aa7858;  1 drivers
v00000272f0aa7690_0 .net "alu_out", 31 0, L_00000272f0aa5cf0;  1 drivers
v00000272f0aa7050_0 .var "clk", 0 0;
v00000272f0aa5bb0_0 .net "data_out", 31 0, L_00000272f0aa7730;  1 drivers
v00000272f0aa5d90_0 .var "rst", 0 0;
L_00000272f0aa5cf0 .arith/sum 32, L_00000272f0a50950, L_00000272f0aa7858;
S_00000272f0a3d730 .scope module, "mem" "Data_Memory" 2 32, 3 1 0, S_00000272f0a3d410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 32 "A";
    .port_info 5 /OUTPUT 32 "RD";
L_00000272f0a50a30 .functor NOT 1, L_00000272f0a50b10, C4<0>, C4<0>, C4<0>;
v00000272f0a3ce30_0 .net "A", 31 0, L_00000272f0aa5cf0;  alias, 1 drivers
v00000272f0a3d8c0_0 .net "RD", 31 0, L_00000272f0aa7730;  alias, 1 drivers
L_00000272f0aa79c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272f0a440e0_0 .net "WD", 31 0, L_00000272f0aa79c0;  1 drivers
L_00000272f0aa7978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000272f0a44720_0 .net "WE", 0 0, L_00000272f0aa7978;  1 drivers
v00000272f0a43c80_0 .net *"_ivl_0", 0 0, L_00000272f0a50a30;  1 drivers
L_00000272f0aa7930 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000272f0a43dc0_0 .net/2u *"_ivl_2", 31 0, L_00000272f0aa7930;  1 drivers
v00000272f0a44400_0 .net *"_ivl_4", 31 0, L_00000272f0aa60b0;  1 drivers
v00000272f0a442c0_0 .net "clk", 0 0, v00000272f0aa7050_0;  1 drivers
v00000272f0a447c0 .array "mem", 0 1023, 31 0;
v00000272f0a43e60_0 .net "rst", 0 0, L_00000272f0a50b10;  1 drivers
E_00000272f0a3a6f0 .event posedge, v00000272f0a442c0_0;
L_00000272f0aa60b0 .array/port v00000272f0a447c0, L_00000272f0aa5cf0;
L_00000272f0aa7730 .functor MUXZ 32, L_00000272f0aa60b0, L_00000272f0aa7930, L_00000272f0a50a30, C4<>;
S_00000272f0a3ec60 .scope module, "rf" "Reg_file" 2 19, 4 1 0, S_00000272f0a3d410;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_00000272f0a50950 .functor BUFZ 32, L_00000272f0aa70f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000272f0a509c0 .functor BUFZ 32, L_00000272f0aa6330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000272f0a44860_0 .net "A1", 4 0, v00000272f0aa6010_0;  1 drivers
v00000272f0a43f00_0 .net "A2", 4 0, v00000272f0aa6650_0;  1 drivers
v00000272f0a444a0_0 .net "A3", 4 0, v00000272f0aa6fb0_0;  1 drivers
v00000272f0a44220_0 .net "RD1", 31 0, L_00000272f0a50950;  alias, 1 drivers
v00000272f0a44180_0 .net "RD2", 31 0, L_00000272f0a509c0;  alias, 1 drivers
v00000272f0a44360 .array "Register", 0 31, 31 0;
v00000272f0a43fa0_0 .net "WD3", 31 0, v00000272f0aa6b50_0;  1 drivers
v00000272f0a44040_0 .net "WE3", 0 0, v00000272f0aa5930_0;  1 drivers
v00000272f0a44900_0 .net *"_ivl_0", 31 0, L_00000272f0aa70f0;  1 drivers
v00000272f0a44ae0_0 .net *"_ivl_10", 6 0, L_00000272f0aa5e30;  1 drivers
L_00000272f0aa78e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000272f0a449a0_0 .net *"_ivl_13", 1 0, L_00000272f0aa78e8;  1 drivers
v00000272f0a44540_0 .net *"_ivl_2", 6 0, L_00000272f0aa6d30;  1 drivers
L_00000272f0aa78a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000272f0a445e0_0 .net *"_ivl_5", 1 0, L_00000272f0aa78a0;  1 drivers
v00000272f0a44680_0 .net *"_ivl_8", 31 0, L_00000272f0aa6330;  1 drivers
v00000272f0a44a40_0 .net "clk", 0 0, v00000272f0aa7050_0;  alias, 1 drivers
v00000272f0a44b80_0 .var/i "k", 31 0;
v00000272f0aa75f0_0 .net "rst", 0 0, v00000272f0aa5d90_0;  1 drivers
L_00000272f0aa70f0 .array/port v00000272f0a44360, L_00000272f0aa6d30;
L_00000272f0aa6d30 .concat [ 5 2 0 0], v00000272f0aa6010_0, L_00000272f0aa78a0;
L_00000272f0aa6330 .array/port v00000272f0a44360, L_00000272f0aa5e30;
L_00000272f0aa5e30 .concat [ 5 2 0 0], v00000272f0aa6650_0, L_00000272f0aa78e8;
    .scope S_00000272f0a3ec60;
T_0 ;
    %wait E_00000272f0a3a6f0;
    %load/vec4 v00000272f0aa75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000272f0a44b80_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000272f0a44b80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000272f0a44b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000272f0a44360, 0, 4;
    %load/vec4 v00000272f0a44b80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000272f0a44b80_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000272f0a44360, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000272f0a44040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v00000272f0a444a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000272f0a43fa0_0;
    %load/vec4 v00000272f0a444a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000272f0a44360, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000272f0a3d730;
T_1 ;
    %wait E_00000272f0a3a6f0;
    %load/vec4 v00000272f0a44720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000272f0a440e0_0;
    %ix/getv 3, v00000272f0a3ce30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000272f0a447c0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000272f0a3d730;
T_2 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000272f0a447c0, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000272f0a3d410;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000272f0aa7050_0;
    %inv;
    %store/vec4 v00000272f0aa7050_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000272f0a3d410;
T_4 ;
    %vpi_call 2 45 "$display", "== Test lw x1, 0(x2) ==" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272f0aa7050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000272f0aa5d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272f0aa5930_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000272f0aa6010_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000272f0aa6650_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000272f0aa6fb0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000272f0aa6b50_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272f0aa5d90_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000272f0aa6fb0_0, 0, 5;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v00000272f0aa6b50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000272f0aa5930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272f0aa5930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000272f0aa6010_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "x2 = %h", v00000272f0aa5c50_0 {0 0 0};
    %vpi_call 2 67 "$display", "alu_out = %h", v00000272f0aa7690_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 72 "$display", "Memory Read @%h = %h", v00000272f0aa7690_0, v00000272f0aa5bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000272f0aa6fb0_0, 0, 5;
    %load/vec4 v00000272f0aa5bb0_0;
    %store/vec4 v00000272f0aa6b50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000272f0aa5930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272f0aa5930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000272f0aa6010_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 85 "$display", "x1 = %h (expected 0x12345678)", v00000272f0aa5c50_0 {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test_read_tb.v";
    "D_mem.v";
    "Reg_file.v";
