{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FINN - Functional Verification of End-to-End Flow\n",
    "-----------------------------------------------------------------\n",
    "\n",
    "**Important: This notebook depends on the tfc_end2end_example notebook, because we are using models that are available at intermediate steps in the end-to-end flow. So please make sure the needed .onnx files are generated to run this notebook.**\n",
    "\n",
    "In this notebook, we will show how to take the intermediate results of the end-to-end tfc example and verify their functionality with different methods. In the following picture you can see the section in the end-to-end flow about the *Simulation & Emulation Flows*. Besides the methods in this notebook, there is another one that is covered in the Jupyter notebook [tfc_end2end_example](tfc_end2end_example.ipynb): remote execution. The remote execution allows functional verification directly on the PYNQ board, for details please have a look at the mentioned Jupyter notebook."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<img src=\"verification.png\" alt=\"Drawing\" style=\"width: 500px;\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will use the following helper functions, `showSrc` to show source code of FINN library calls and `showInNetron` to show the ONNX model at the current transformation step. The Netron displays are interactive, but they only work when running the notebook actively and not on GitHub (i.e. if you are viewing this on GitHub you'll only see blank squares)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.util.basic import make_build_dir\n",
    "from finn.util.visualization import showSrc, showInNetron\n",
    "   \n",
    "build_dir = \"/workspace/finn\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To verify the simulations, a \"golden\" output is calculated as a reference. This is calculated directly from the Brevitas model using PyTorch, by running some example data from the MNIST dataset through the trained model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "<ipython-input-2-ddb8addf4232>:10: UserWarning: The given NumPy array is not writeable, and PyTorch does not support non-writeable tensors. This means you can write to the underlying (supposedly non-writeable) NumPy array using the tensor. You may want to copy the array to protect its data or make it writeable before converting it to a tensor. This type of warning will be suppressed for the rest of this program. (Triggered internally at  /opt/conda/conda-bld/pytorch_1607370172916/work/torch/csrc/utils/tensor_numpy.cpp:141.)\n",
      "  input_brevitas = torch.from_numpy(nph.to_array(input_tensor)).float()\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[-1.4090618, -1.3267527,  0.9779036, -1.2444434, -1.4090618,\n",
       "        -1.6559892, -1.3267527, -1.4913709, -1.3267527, -1.6559892]],\n",
       "      dtype=float32)"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pkgutil import get_data\n",
    "import onnx\n",
    "import onnx.numpy_helper as nph\n",
    "import torch\n",
    "from finn.util.test import get_test_model_trained\n",
    "\n",
    "fc = get_test_model_trained(\"TFC\", 1, 1)\n",
    "raw_i = get_data(\"finn.data\", \"onnx/mnist-conv/test_data_set_0/input_0.pb\")\n",
    "input_tensor = onnx.load_tensor_from_string(raw_i)\n",
    "input_brevitas = torch.from_numpy(nph.to_array(input_tensor)).float()\n",
    "output_golden = fc.forward(input_brevitas).detach().numpy()\n",
    "output_golden"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation using Python <a id='simpy'></a>\n",
    "\n",
    "If an ONNX model consists of [standard ONNX](https://github.com/onnx/onnx/blob/master/docs/Operators.md) nodes and/or FINN custom operations that do not belong to the fpgadataflow (backend $\\neq$ \"fpgadataflow\") this model can be checked for functionality using Python.\n",
    "\n",
    "To simulate a standard ONNX node [onnxruntime](https://github.com/microsoft/onnxruntime) is used. onnxruntime is an open source tool developed by Microsoft to run standard ONNX nodes. For the FINN custom op nodes execution functions are defined. The following is an example of the execution function of a XNOR popcount node.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def xnorpopcountmatmul(inp0, inp1):\n",
      "    \"\"\"Simulates XNOR-popcount matrix multiplication as a regular bipolar\n",
      "    matrix multiplication followed by some post processing.\"\"\"\n",
      "    # extract the operand shapes\n",
      "    # (M, K0) = inp0.shape\n",
      "    # (K1, N) = inp1.shape\n",
      "    K0 = inp0.shape[-1]\n",
      "    K1 = inp1.shape[0]\n",
      "    # make sure shapes are compatible with matmul\n",
      "    assert K0 == K1, \"Matrix shapes are not compatible with matmul.\"\n",
      "    K = K0\n",
      "    # convert binary inputs to bipolar\n",
      "    inp0_bipolar = 2.0 * inp0 - 1.0\n",
      "    inp1_bipolar = 2.0 * inp1 - 1.0\n",
      "    # call regular numpy matrix multiplication\n",
      "    out = np.matmul(inp0_bipolar, inp1_bipolar)\n",
      "    # XNOR-popcount does not produce the regular dot product result --\n",
      "    # it returns the number of +1s after XNOR. let P be the number of +1s\n",
      "    # and N be the number of -1s. XNOR-popcount returns P, whereas the\n",
      "    # regular dot product result from numpy is P-N, so we need to apply\n",
      "    # some correction.\n",
      "    # out = P-N\n",
      "    # K = P+N\n",
      "    # out + K = 2P, so P = (out + K)/2\n",
      "    return (out + K) * 0.5\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from finn.custom_op.general.xnorpopcount import xnorpopcountmatmul\n",
    "showSrc(xnorpopcountmatmul)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The function contains a description of the behaviour in Python and can thus calculate the result of the node.\n",
    "\n",
    "This execution function and onnxruntime is used when `execute_onnx` from `onnx_exec` is applied to the model. The model is then simulated node by node and the result is stored in a context dictionary, which contains the values of each tensor at the end of the execution. To get the result, only the output tensor has to be extracted.\n",
    "\n",
    "The procedure is shown below. We take the model right before the nodes should be converted into HLS layers and generate an input tensor to pass to the execution function. The input tensor is generated from the Brevitas example inputs."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "input_dict = {\"global_in\": nph.to_array(input_tensor)}\n",
    "\n",
    "model_for_sim = ModelWrapper(build_dir+\"/tfc_w1a1_ready_for_hls_conversion.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The results are not the same!\n"
     ]
    }
   ],
   "source": [
    "import finn.core.onnx_exec as oxe\n",
    "output_dict = oxe.execute_onnx(model_for_sim, input_dict)\n",
    "output_pysim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "\n",
    "\n",
    "if np.isclose(output_pysim, output_golden, atol=1e-3).all():\n",
    "    print(\"Results are the same!\")\n",
    "else:\n",
    "    print(\"The results are not the same!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The result is compared with the theoretical \"golden\" value for verification."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation (cppsim) using C++\n",
    "\n",
    "When dealing with HLS custom op nodes in FINN the simulation using Python is no longer sufficient. After the nodes have been converted to HLS layers, the simulation using C++ can be used. To do this, the input tensor is stored in an .npy file and C++ code is generated that reads the values from the .npy array, streams them to the corresponding finn-hlslib function and writes the result to a new .npy file. This in turn can be read in Python and processed in the FINN flow. For this example the model after setting the folding factors in the HLS layers is used, please be aware that this is not the full model, but the dataflow partition, so before executing at the end of this section we have to integrate the model back into the parent model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "model_for_cppsim = ModelWrapper(build_dir+\"/tfc_w1_a1_set_folding_factors.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To generate the code for this simulation and to generate the executable two transformations are used:\n",
    "* `PrepareCppSim` which generates the C++ code for the corresponding hls layer\n",
    "* `CompileCppSim` which compules the C++ code and stores the path to the executable"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from finn.transformation.general import GiveUniqueNodeNames\n",
    "\n",
    "model_for_cppsim = model_for_cppsim.transform(GiveUniqueNodeNames())\n",
    "model_for_cppsim = model_for_cppsim.transform(PrepareCppSim())\n",
    "model_for_cppsim = model_for_cppsim.transform(CompileCppSim())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "When we take a look at the model using netron, we can see that the transformations introduced new attributes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Serving '/workspace/finn/tfc_w1_a1_for_cppsim.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://localhost:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f8233c94df0>"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model_for_cppsim.save(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")\n",
    "showInNetron(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following node attributes have been added:\n",
    "* `code_gen_dir_cppsim` indicates the directory where the files for the simulation using C++ are stored\n",
    "* `executable_path` specifies the path to the executable\n",
    "\n",
    "We take now a closer look into the files that were generated:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compile.sh\t\t\t    memblock_0.dat  thresh.h\r\n",
      "execute_StreamingFCLayer_Batch.cpp  node_model\t    weights.npy\r\n"
     ]
    }
   ],
   "source": [
    "from finn.custom_op.registry import getCustomOp\n",
    "\n",
    "fc0 = model_for_cppsim.graph.node[1]\n",
    "fc0w = getCustomOp(fc0)\n",
    "code_gen_dir = fc0w.get_nodeattr(\"code_gen_dir_cppsim\")\n",
    "!ls {code_gen_dir}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Besides the .cpp file, the folder contains .h files with the weights and thresholds. The shell script contains the compile command and *node_model* is the executable generated by compilation. Comparing this with the `executable_path` node attribute, it can be seen that it specifies exactly the path to *node_model*."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To simulate the model the execution mode(exec_mode) must be set to \"cppsim\". This is done using the transformation SetExecMode."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "\n",
    "model_for_cppsim = model_for_cppsim.transform(SetExecMode(\"cppsim\"))\n",
    "model_for_cppsim.save(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Before the model can be executed using `execute_onnx`, we integrate the child model in the parent model. The function reads then the `exec_mode` and writes the input into the correct directory in a .npy file. To be able to read this in C++, there is an additional .hpp file ([npy2apintstream.hpp](https://github.com/Xilinx/finn/blob/master/src/finn/data/cpp/npy2apintstream.hpp)) in FINN, which uses cnpy to read .npy files and convert them into streams, or to read a stream and write it into an .npy. [cnpy](https://github.com/rogersce/cnpy) is a helper to read and write .npy and .npz formates in C++.\n",
    "\n",
    "The result is again compared to the \"golden\" output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The results are not the same!\n"
     ]
    }
   ],
   "source": [
    "parent_model = ModelWrapper(build_dir+\"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "sdp_node = parent_model.graph.node[1]\n",
    "child_model = build_dir + \"/tfc_w1_a1_for_cppsim.onnx\"\n",
    "getCustomOp(sdp_node).set_nodeattr(\"model\", child_model)\n",
    "output_dict = oxe.execute_onnx(parent_model, input_dict)\n",
    "output_cppsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "if np.isclose(output_cppsim, output_golden, atol=1e-3).all():\n",
    "    print(\"Results are the same!\")\n",
    "else:\n",
    "    print(\"The results are not the same!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Emulation (rtlsim) using PyVerilator\n",
    "\n",
    "The emulation using [PyVerilator](https://github.com/maltanar/pyverilator) can be done after IP blocks are generated from the corresponding HLS layers. Pyverilator is a tool which makes it possible to simulate verilog files using verilator via a python interface.\n",
    "\n",
    "We have two ways to use rtlsim, one is to run the model node-by-node as with the simulation methods, but if the model is in the form of the dataflow partition, the part of the graph that consist of only HLS nodes could also be executed as whole."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Because at the point where we want to grab and verify the model, the model is already in split form (parent graph consisting of non-hls layers and child graph consisting only of hls layers) we first have to reference the child graph within the parent graph. This is done using the node attribute `model` for the `StreamingDataflowPartition` node.\n",
    "\n",
    "First the procedure is shown, if the child graph has ip blocks corresponding to the individual layers, then the procedure is shown, if the child graph already has a stitched IP."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Emulation of model node-by-node\n",
    "\n",
    "The child model is loaded and the `exec_mode` for each node is set. To prepare the node-by-node emulation the transformation `PrepareRTLSim` is applied to the child model. With this transformation the emulation files are created for each node and can be used directly when calling `execute_onnx()`. Each node has a new node attribute \"rtlsim_so\" after transformation, which contains the path to the corresponding emulation files. Then it is saved in a new .onnx file so that the changed model can be referenced in the parent model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch.v:68: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch.v:183: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch.v:208: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idx_0_0_reg_68' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:601: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:602: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:603: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1212: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1292: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1294: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1296: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1298: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1300: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1302: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1304: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1306: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1348: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1350: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1352: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1354: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1356: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1358: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1360: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1362: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1766: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_25_reg_3360' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_29_reg_3370' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1770: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_33_fu_1330_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_35_fu_1346_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_37_fu_1362_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_39_fu_1378_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_41_reg_3385' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_45_reg_3395' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_49_fu_1528_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_51_fu_1544_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_3_fu_902_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_53_fu_1560_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_55_fu_1576_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_57_reg_3410' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_61_reg_3420' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_65_fu_1726_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_67_fu_1742_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_69_fu_1758_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_71_fu_1774_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_73_reg_3435' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_77_reg_3445' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_5_fu_926_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_81_fu_1924_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_83_fu_1940_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_85_fu_1956_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_87_fu_1972_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_89_reg_3460' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_93_reg_3470' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_97_fu_2122_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_99_fu_2138_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_101_fu_2154_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_103_fu_2170_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_7_fu_950_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_105_reg_3485' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_109_reg_3495' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_113_fu_2320_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_115_fu_2336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_117_fu_2352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_119_fu_2368_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_121_reg_3510' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_125_reg_3520' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_9_reg_3335' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_13_reg_3345' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_17_fu_1132_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_19_fu_1148_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_21_fu_1164_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_23_fu_1180_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1_fu_878_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1862: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_7_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1864: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1866: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1868: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1870: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1872: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1874: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_1_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1876: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1878: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_268' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1880: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_reg_3380' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1882: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2675_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1884: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_43_reg_3390' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_47_fu_1430_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1888: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2706_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1890: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_reg_3400' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1892: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_reg_3405' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1894: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2728_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1896: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_59_reg_3415' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_63_fu_1628_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1900: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_15_fu_1034_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1902: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2759_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1904: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_reg_3425' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1906: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_reg_3430' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1908: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_2781_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1910: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_75_reg_3440' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_79_fu_1826_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1914: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2812_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1916: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_reg_3450' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1918: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_reg_3455' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1920: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2834_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1922: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2600_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1924: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_91_reg_3465' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1926: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_95_fu_2024_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1928: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2865_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1930: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_3475' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1932: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_reg_3480' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1934: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2887_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1936: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_107_reg_3490' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_111_fu_2222_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1940: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_2918_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1942: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_reg_3500' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1944: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_reg_3350' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1946: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_reg_3505' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1948: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_2940_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1950: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_123_reg_3515' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1952: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_127_fu_2420_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1954: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_2971_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1956: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_reg_3525' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1958: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_reg_3530' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1960: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_2993_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1962: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_reg_3355' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1964: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2622_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1966: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_27_reg_3365' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1968: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_31_fu_1232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1970: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2653_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1972: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_3375' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1974: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_11_reg_3340' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:601: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:602: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:603: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1212: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1292: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1294: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1296: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1298: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1300: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1302: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1304: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1306: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1348: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1350: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1352: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1354: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1356: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1358: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1360: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1362: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1766: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_25_reg_3360' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_29_reg_3370' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1770: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_33_fu_1330_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_35_fu_1346_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_37_fu_1362_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_39_fu_1378_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_41_reg_3385' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_45_reg_3395' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_49_fu_1528_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_51_fu_1544_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_3_fu_902_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_53_fu_1560_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_55_fu_1576_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_57_reg_3410' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_61_reg_3420' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_65_fu_1726_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_67_fu_1742_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_69_fu_1758_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_71_fu_1774_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_73_reg_3435' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_77_reg_3445' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_5_fu_926_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_81_fu_1924_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_83_fu_1940_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_85_fu_1956_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_87_fu_1972_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_89_reg_3460' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_93_reg_3470' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_97_fu_2122_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_99_fu_2138_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_101_fu_2154_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_103_fu_2170_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_7_fu_950_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_105_reg_3485' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_109_reg_3495' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_113_fu_2320_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_115_fu_2336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_117_fu_2352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_119_fu_2368_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_121_reg_3510' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_125_reg_3520' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_9_reg_3335' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_13_reg_3345' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_17_fu_1132_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_19_fu_1148_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_21_fu_1164_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_23_fu_1180_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1_fu_878_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1862: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_7_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1864: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1866: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1868: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1870: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1872: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1874: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_1_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1876: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1878: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_268' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1880: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_reg_3380' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1882: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2675_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1884: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_43_reg_3390' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_47_fu_1430_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1888: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2706_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1890: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_reg_3400' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1892: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_reg_3405' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1894: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2728_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1896: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_59_reg_3415' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_63_fu_1628_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1900: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_15_fu_1034_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1902: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2759_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1904: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_reg_3425' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1906: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_reg_3430' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1908: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_2781_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1910: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_75_reg_3440' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_79_fu_1826_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1914: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2812_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1916: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_reg_3450' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1918: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_reg_3455' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1920: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2834_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1922: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2600_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1924: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_91_reg_3465' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1926: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_95_fu_2024_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1928: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2865_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1930: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_3475' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1932: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_reg_3480' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1934: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2887_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1936: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_107_reg_3490' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_111_fu_2222_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1940: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_2918_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1942: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_reg_3500' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1944: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_reg_3350' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1946: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_reg_3505' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1948: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_2940_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1950: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_123_reg_3515' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1952: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_127_fu_2420_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1954: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_2971_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1956: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_reg_3525' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1958: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_reg_3530' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1960: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_2993_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1962: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_reg_3355' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1964: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2622_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1966: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_27_reg_3365' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1968: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_31_fu_1232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1970: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2653_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1972: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_3375' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1974: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_11_reg_3340' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:663: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:664: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:665: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:971: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1168: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1230: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1232: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1234: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1236: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1238: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1240: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1242: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1244: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_25_reg_3687' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_29_reg_3697' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_33_reg_3707' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_35_fu_1232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_37_fu_1248_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_39_reg_3712' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_41_reg_3717' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_45_reg_3727' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_49_reg_3737' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_51_fu_1416_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_3_fu_816_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_53_fu_1432_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_55_reg_3742' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_57_reg_3747' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_61_reg_3757' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_65_reg_3767' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_67_fu_1600_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_69_fu_1616_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_71_reg_3772' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_73_reg_3777' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_77_reg_3787' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_5_fu_840_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_81_reg_3797' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_83_fu_1784_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_85_fu_1800_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_87_reg_3802' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_89_reg_3807' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_93_reg_3817' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_97_reg_3827' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_99_fu_1968_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_101_fu_1984_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_103_reg_3832' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_7_reg_3652' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_105_reg_3837' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_109_reg_3847' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_113_reg_3857' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_115_fu_2152_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_117_fu_2168_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_119_reg_3862' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_121_reg_3867' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_125_reg_3877' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_129_reg_3887' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_131_fu_2336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_9_reg_3657' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_133_fu_2352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1862: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_135_reg_3892' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1864: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_137_reg_3897' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1866: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_141_reg_3907' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1868: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_145_reg_3917' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1870: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_147_fu_2520_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1872: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_149_fu_2536_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1874: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_151_reg_3922' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1876: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_153_reg_3927' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1878: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_157_reg_3937' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1880: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_13_reg_3667' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1882: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_17_reg_3677' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1884: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_19_fu_1048_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_21_fu_1064_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1888: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_23_reg_3682' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1890: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1_reg_3647' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1892: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_reg_3702' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1894: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2877_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1896: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_43_reg_3722' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_47_fu_1312_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1900: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2914_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1902: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2930_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1904: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_reg_3732' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1906: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2943_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1908: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_59_reg_3752' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1910: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_63_fu_1496_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_15_fu_944_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1914: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2980_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1916: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_2996_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1918: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_reg_3762' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1920: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3009_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1922: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_75_reg_3782' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1924: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_79_fu_1680_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1926: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3046_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1928: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3062_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1930: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_reg_3792' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1932: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3075_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1934: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2782_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1936: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_91_reg_3812' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_95_fu_1864_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1940: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3112_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1942: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3128_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1944: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_reg_3822' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1946: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3141_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1948: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_107_reg_3842' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1950: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_111_fu_2048_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1952: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3178_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1954: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3194_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1956: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2798_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1958: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_reg_3852' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1960: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3207_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1962: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_123_reg_3872' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1964: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_127_fu_2232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1966: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3244_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1968: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3260_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1970: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_reg_3882' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1972: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_3273_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1974: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_139_reg_3902' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1976: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_143_fu_2416_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1978: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_reg_3672' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1980: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_3310_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1982: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_3326_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1984: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_reg_3912' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1986: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_3339_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1988: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_155_reg_3932' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1990: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_159_fu_2600_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1992: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_3376_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1994: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_fu_3392_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1996: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_reg_3942' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1998: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_3405_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2000: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2811_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2002: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_27_reg_3692' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2004: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_31_fu_1128_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2006: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2848_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2008: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2864_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2010: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_11_reg_3662' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_LabelSelect_Batch_0_utzy75nd'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_LabelSelect_Batch_0_utzy75nd/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_Batch_0_LabelSelect_Batch_0.cpp > VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLcls.o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_Batch_0_LabelSelect_Batch_0__Trace.cpp VLabelSelect_Batch_0_LabelSelect_Batch_0__Syms.cpp VLabelSelect_Batch_0_LabelSelect_Batch_0__Trace__Slow.cpp > VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLsup.o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLsup.cpp\n",
      "      Archiving VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a ...\n",
      "ar r VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLcls.o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLsup.o\n",
      "ranlib VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a    -o VLabelSelect_Batch_0_LabelSelect_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_LabelSelect_Batch_0_utzy75nd'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_1_5zz_sc90'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_1_5zz_sc90/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.cpp > VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Trace.cpp VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Syms.cpp VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Trace__Slow.cpp > VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a    -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_1_5zz_sc90'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_3_l0xwzmze'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_3_l0xwzmze/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.cpp > VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Trace.cpp VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Syms.cpp VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Trace__Slow.cpp > VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a    -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_3_l0xwzmze'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_2_zwyzn34n'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_2_zwyzn34n/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.cpp > VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Trace.cpp VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Syms.cpp VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Trace__Slow.cpp > VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a    -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_2_zwyzn34n'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:375: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:376: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:377: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1564: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1707: Operator ASSIGNW expects 56 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_2122_p50' generates 49 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1711: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1713: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1715: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1717: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1719: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1721: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1723: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1725: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1727: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1729: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1731: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1733: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1735: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1737: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1739: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1741: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1743: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1745: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1747: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1749: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1751: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1753: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1755: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1757: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1759: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1761: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1765: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1767: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1769: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1771: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1773: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1775: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1777: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1779: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1781: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1783: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1785: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1787: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1789: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1791: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1793: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1795: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1797: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1799: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1801: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1803: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1805: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1807: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1911: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_992' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:4986: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:4987: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:4988: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:4989: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6120: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:7727: Operator ASSIGNW expects 49 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_205_fu_5773_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_207_fu_5789_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_209_fu_5805_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_211_fu_5821_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_213_fu_5837_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_215_fu_5853_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_217_fu_5869_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_219_fu_5885_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_221_fu_5901_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_223_fu_5917_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_21_fu_2841_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_225_fu_5933_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_227_fu_5949_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_229_fu_5965_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_231_fu_5981_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_233_fu_5997_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_235_fu_6013_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_237_reg_28778' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_239_reg_28783' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_241_reg_28788' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_243_fu_6065_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_23_fu_2865_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_245_fu_6081_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_247_fu_6097_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_249_fu_6113_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_251_fu_6129_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_253_fu_6145_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_255_fu_6161_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_257_reg_28793' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_259_reg_28798' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_261_reg_28803' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_263_fu_6213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_25_fu_2889_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_265_reg_28808' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_267_fu_6241_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_269_fu_6257_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_271_fu_6273_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_273_fu_6289_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_275_fu_6305_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_277_fu_6321_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_279_fu_6337_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_281_fu_6353_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_283_fu_6369_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_27_fu_2913_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_285_fu_6385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_287_fu_6401_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_289_reg_28813' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_291_reg_28818' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_295_fu_7071_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_297_fu_7087_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_299_fu_7103_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_301_fu_7119_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_303_fu_7135_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_305_fu_7151_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_29_fu_2937_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_307_fu_7167_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_309_fu_7183_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_311_fu_7199_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_313_fu_7215_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_315_fu_7231_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_317_fu_7247_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_319_fu_7263_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_321_fu_7279_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_323_fu_7295_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_325_fu_7311_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_31_fu_2961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_327_fu_7327_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_329_fu_7343_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_331_fu_7359_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_333_fu_7375_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_335_reg_28868' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_337_reg_28873' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_339_reg_28878' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_341_fu_7427_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_343_fu_7443_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_345_fu_7459_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_33_fu_2985_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_347_fu_7475_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_349_fu_7491_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_351_fu_7507_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_353_fu_7523_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_355_reg_28883' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_357_reg_28888' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_359_reg_28893' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_361_fu_7575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_363_reg_28898' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_365_fu_7603_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_35_fu_3009_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_367_fu_7619_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_369_fu_7635_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_371_fu_7651_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_373_fu_7667_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_375_fu_7683_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_377_fu_7699_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_379_fu_7715_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_381_fu_7731_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_383_fu_7747_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_385_fu_7763_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_37_fu_3033_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_387_reg_28903' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_389_reg_28908' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_393_fu_8433_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_395_fu_8449_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_397_fu_8465_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_399_fu_8481_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_401_fu_8497_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_403_fu_8513_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_405_fu_8529_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_407_fu_8545_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_39_fu_3057_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_3_fu_2625_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_409_fu_8561_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_411_fu_8577_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_413_fu_8593_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_415_fu_8609_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_417_fu_8625_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_419_fu_8641_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_421_fu_8657_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_423_fu_8673_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_425_fu_8689_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_427_fu_8705_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_41_reg_28598' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_429_fu_8721_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_431_fu_8737_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_433_reg_28958' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_435_reg_28963' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_437_reg_28968' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_439_fu_8789_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_441_fu_8805_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_443_fu_8821_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_445_fu_8837_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_447_fu_8853_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_43_reg_28603' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_449_fu_8869_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_451_fu_8885_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_453_reg_28973' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_455_reg_28978' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_457_reg_28983' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_459_fu_8937_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_461_reg_28988' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_463_fu_8965_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_465_fu_8981_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_467_fu_8997_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_45_reg_28608' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_469_fu_9013_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_471_fu_9029_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_473_fu_9045_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_475_fu_9061_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_477_fu_9077_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_479_fu_9093_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_481_fu_9109_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_483_fu_9125_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_485_reg_28993' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_487_reg_28998' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_47_fu_3141_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_491_fu_9795_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_493_fu_9811_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_495_fu_9827_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_497_fu_9843_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_499_fu_9859_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_501_fu_9875_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_503_fu_9891_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_505_fu_9907_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_507_fu_9923_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_509_fu_9939_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_49_fu_3165_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_511_fu_9955_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_513_fu_9971_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_515_fu_9987_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_517_fu_10003_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_519_fu_10019_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_521_fu_10035_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_523_fu_10051_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_525_fu_10067_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_527_fu_10083_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_529_fu_10099_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_51_fu_3189_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_531_reg_29048' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_533_reg_29053' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_535_reg_29058' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_537_fu_10151_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_539_fu_10167_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_541_fu_10183_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_543_fu_10199_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_545_fu_10215_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_547_fu_10231_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_549_fu_10247_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_53_fu_3213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_551_reg_29063' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_553_reg_29068' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_555_reg_29073' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_557_fu_10299_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_559_reg_29078' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_561_fu_10327_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_563_fu_10343_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_565_fu_10359_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_567_fu_10375_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_569_fu_10391_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_55_fu_3237_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_571_fu_10407_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_573_fu_10423_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_575_fu_10439_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_577_fu_10455_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_579_fu_10471_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_581_fu_10487_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_583_reg_29083' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_585_reg_29088' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13073: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_589_fu_11157_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_591_fu_11173_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_57_fu_3261_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_593_fu_11189_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_595_fu_11205_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_597_fu_11221_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_599_fu_11237_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_601_fu_11253_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_603_fu_11269_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_605_fu_11285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_607_fu_11301_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_609_fu_11317_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_611_fu_11333_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_59_fu_3285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_5_fu_2649_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_613_fu_11349_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13105: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_615_fu_11365_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_617_fu_11381_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13109: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_619_fu_11397_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_621_fu_11413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_623_fu_11429_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_625_fu_11445_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13117: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_627_fu_11461_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_629_reg_29138' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_631_reg_29143' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_61_reg_28613' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_633_reg_29148' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_635_fu_11513_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_637_fu_11529_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_639_fu_11545_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_641_fu_11561_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_643_fu_11577_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_645_fu_11593_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_647_fu_11609_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_649_reg_29153' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_651_reg_29158' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_63_reg_28618' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_653_reg_29163' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_655_fu_11661_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_657_reg_29168' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_659_fu_11689_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_661_fu_11705_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_663_fu_11721_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_665_fu_11737_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_667_fu_11753_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_669_fu_11769_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_671_fu_11785_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_65_reg_28623' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_673_fu_11801_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_675_fu_11817_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_677_fu_11833_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_679_fu_11849_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_681_reg_29173' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_683_reg_29178' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_687_fu_12519_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_689_fu_12535_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_691_fu_12551_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_693_fu_12567_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_67_fu_3369_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_695_fu_12583_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_697_fu_12599_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_699_fu_12615_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_701_fu_12631_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_703_fu_12647_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_705_fu_12663_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_707_fu_12679_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_709_fu_12695_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_711_fu_12711_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_713_fu_12727_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_69_reg_28628' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_715_fu_12743_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_717_fu_12759_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_719_fu_12775_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_721_fu_12791_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_723_fu_12807_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_725_fu_12823_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_727_reg_29228' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_729_reg_29233' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_731_reg_29238' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_733_fu_12875_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_71_fu_3413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_735_fu_12891_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_737_fu_12907_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_739_fu_12923_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_741_fu_12939_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_743_fu_12955_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_745_fu_12971_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_747_reg_29243' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_749_reg_29248' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_751_reg_29253' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_753_fu_13023_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_73_fu_3437_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_755_reg_29258' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_757_fu_13051_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_759_fu_13067_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_761_fu_13083_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13265: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_763_fu_13099_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_765_fu_13115_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_767_fu_13131_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_769_fu_13147_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_771_fu_13163_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_773_fu_13179_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_75_fu_3461_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_775_fu_13195_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_777_fu_13211_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_779_reg_29263' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_781_reg_29268' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_785_fu_13881_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_787_fu_13897_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_789_fu_13913_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_791_fu_13929_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_793_fu_13945_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_795_fu_13961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_77_fu_3485_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_797_fu_13977_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_799_fu_13993_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_801_fu_14009_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_803_fu_14025_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_805_fu_14041_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_807_fu_14057_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_809_fu_14073_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_811_fu_14089_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_813_fu_14105_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_815_fu_14121_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_79_fu_3509_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_7_fu_2673_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_817_fu_14137_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_819_fu_14153_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_821_fu_14169_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_823_fu_14185_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_825_reg_29318' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_827_reg_29323' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_829_reg_29328' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_831_fu_14237_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_833_fu_14253_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_835_fu_14269_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_81_fu_3533_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_837_fu_14285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_839_fu_14301_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_841_fu_14317_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_843_fu_14333_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_845_reg_29333' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_847_reg_29338' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_849_reg_29343' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_851_fu_14385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_853_reg_29348' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_855_fu_14413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_83_fu_3557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_857_fu_14429_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_859_fu_14445_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_861_fu_14461_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_863_fu_14477_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_865_fu_14493_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_867_fu_14509_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_869_fu_14525_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_871_fu_14541_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_873_fu_14557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_875_fu_14573_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_85_fu_3581_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_877_reg_29353' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_879_reg_29358' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_883_fu_15243_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_885_fu_15259_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13399: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_887_fu_15275_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_889_fu_15291_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_891_fu_15307_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_893_fu_15323_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_895_fu_15339_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_897_fu_15355_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_87_fu_3605_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_899_fu_15371_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_901_fu_15387_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_903_fu_15403_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_905_fu_15419_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_907_fu_15435_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_909_fu_15451_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_911_fu_15467_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_913_fu_15483_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_915_fu_15499_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_917_fu_15515_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_89_fu_3629_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_919_fu_15531_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_921_fu_15547_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_923_reg_29408' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_925_reg_29413' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_927_reg_29418' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_929_fu_15599_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_931_fu_15615_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_933_fu_15631_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_935_fu_15647_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_937_fu_15663_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_91_fu_3653_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_939_fu_15679_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_941_fu_15695_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_943_reg_29423' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_945_reg_29428' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_947_reg_29433' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_949_fu_15747_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_951_reg_29438' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_953_fu_15775_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_955_fu_15791_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_957_fu_15807_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_93_reg_28633' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13479: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_959_fu_15823_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_961_fu_15839_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_963_fu_15855_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_965_fu_15871_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13487: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_967_fu_15887_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_969_fu_15903_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_971_fu_15919_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_973_fu_15935_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_975_reg_29443' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13497: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_977_reg_29448' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_95_reg_28638' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13501: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_981_fu_16605_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_983_fu_16621_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_985_fu_16637_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_987_fu_16653_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_989_fu_16669_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_991_fu_16685_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13513: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_993_fu_16701_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13515: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_995_fu_16717_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_997_fu_16733_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13519: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_999_fu_16749_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_99_fu_4347_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1001_fu_16765_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1003_fu_16781_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1005_fu_16797_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1007_fu_16813_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1009_fu_16829_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1011_fu_16845_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1013_fu_16861_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1015_fu_16877_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1017_fu_16893_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1019_fu_16909_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_101_fu_4363_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_9_fu_2697_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1021_reg_29498' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1023_reg_29503' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1025_reg_29508' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1027_fu_16961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1029_fu_16977_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1031_fu_16993_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1033_fu_17009_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1035_fu_17025_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1037_fu_17041_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1039_fu_17057_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_103_fu_4379_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1041_reg_29513' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1043_reg_29518' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1045_reg_29523' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1047_fu_17109_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1049_reg_29528' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1051_fu_17137_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1053_fu_17153_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1055_fu_17169_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1057_fu_17185_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1059_fu_17201_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_105_fu_4395_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1061_fu_17217_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13593: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1063_fu_17233_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1065_fu_17249_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13597: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1067_fu_17265_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1069_fu_17281_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13601: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1071_fu_17297_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1073_reg_29533' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13605: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1075_reg_29538' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1079_fu_17967_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13609: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1081_fu_17983_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13611: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_107_fu_4411_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1083_fu_17999_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13615: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1085_fu_18015_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1087_fu_18031_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13619: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1089_fu_18047_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13621: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1091_fu_18063_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13623: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1093_fu_18079_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1095_fu_18095_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13627: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1097_fu_18111_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1099_fu_18127_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13631: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1101_fu_18143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_109_fu_4427_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1103_fu_18159_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13637: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1105_fu_18175_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1107_fu_18191_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1109_fu_18207_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1111_fu_18223_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13645: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1113_fu_18239_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1115_fu_18255_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13649: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1117_fu_18271_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1119_reg_29588' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1121_reg_29593' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_111_fu_4443_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1123_reg_29598' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1125_fu_18323_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1127_fu_18339_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1129_fu_18355_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1131_fu_18371_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1133_fu_18387_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1135_fu_18403_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1137_fu_18419_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1139_reg_29603' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1141_reg_29608' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_113_fu_4459_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1143_reg_29613' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1145_fu_18471_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1147_reg_29618' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1149_fu_18499_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1151_fu_18515_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1153_fu_18531_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1155_fu_18547_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1157_fu_18563_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1159_fu_18579_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1161_fu_18595_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_115_fu_4475_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1163_fu_18611_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1165_fu_18627_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1167_fu_18643_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1169_fu_18659_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1171_reg_29623' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1173_reg_29628' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1177_fu_19329_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1179_fu_19345_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1181_fu_19361_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1183_fu_19377_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_117_fu_4491_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1185_fu_19393_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1187_fu_19409_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1189_fu_19425_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1191_fu_19441_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1193_fu_19457_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1195_fu_19473_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1197_fu_19489_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1199_fu_19505_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1201_fu_19521_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1203_fu_19537_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_119_fu_4507_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1205_fu_19553_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1207_fu_19569_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1209_fu_19585_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1211_fu_19601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1213_fu_19617_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1215_fu_19633_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1217_reg_29678' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1219_reg_29683' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1221_reg_29688' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1223_fu_19685_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_121_fu_4523_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_11_fu_2721_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1225_fu_19701_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1227_fu_19717_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1229_fu_19733_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1231_fu_19749_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1233_fu_19765_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1235_fu_19781_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1237_reg_29693' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1239_reg_29698' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1241_reg_29703' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1243_fu_19833_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_123_fu_4539_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1245_reg_29708' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1247_fu_19861_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1249_fu_19877_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1251_fu_19893_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1253_fu_19909_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1255_fu_19925_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1257_fu_19941_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1259_fu_19957_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1261_fu_19973_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1263_fu_19989_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_125_fu_4555_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1265_fu_20005_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1267_fu_20021_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1269_reg_29713' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1271_reg_29718' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1275_fu_20691_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1277_fu_20707_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1279_fu_20723_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1281_fu_20739_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1283_fu_20755_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1285_fu_20771_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_127_fu_4571_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1287_fu_20787_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1289_fu_20803_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1291_fu_20819_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1293_fu_20835_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1295_fu_20851_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1297_fu_20867_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1299_fu_20883_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1301_fu_20899_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1303_fu_20915_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1305_fu_20931_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_129_fu_4587_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1307_fu_20947_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1309_fu_20963_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1311_fu_20979_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1313_fu_20995_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1315_reg_29768' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1317_reg_29773' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1319_reg_29778' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1321_fu_21047_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1323_fu_21063_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1325_fu_21079_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_131_fu_4603_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1327_fu_21095_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1329_fu_21111_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1331_fu_21127_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1333_fu_21143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1335_reg_29783' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1337_reg_29788' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1339_reg_29793' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1341_fu_21195_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1343_reg_29798' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1345_fu_21223_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_133_fu_4619_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1347_fu_21239_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1349_fu_21255_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1351_fu_21271_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1353_fu_21287_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1355_fu_21303_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1357_fu_21319_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1359_fu_21335_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1361_fu_21351_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1363_fu_21367_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1365_fu_21383_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_135_fu_4635_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1367_reg_29803' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1369_reg_29808' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1373_fu_22053_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1375_fu_22069_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1377_fu_22085_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1379_fu_22101_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1381_fu_22117_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1383_fu_22133_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1385_fu_22149_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1387_fu_22165_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_137_fu_4651_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1389_fu_22181_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1391_fu_22197_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1393_fu_22213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1395_fu_22229_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1397_fu_22245_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1399_fu_22261_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1401_fu_22277_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1403_fu_22293_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1405_fu_22309_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1407_fu_22325_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_139_reg_28688' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1409_fu_22341_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1411_fu_22357_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1413_reg_29858' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1415_reg_29863' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1417_reg_29868' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1419_fu_22409_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1421_fu_22425_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1423_fu_22441_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1425_fu_22457_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1427_fu_22473_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_141_reg_28693' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_13_fu_2745_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1429_fu_22489_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1431_fu_22505_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1433_reg_29873' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1435_reg_29878' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1437_reg_29883' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1439_fu_22557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1441_reg_29888' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1443_fu_22585_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1445_fu_22601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1447_fu_22617_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_143_reg_28698' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1449_fu_22633_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1451_fu_22649_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1453_fu_22665_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1455_fu_22681_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1457_fu_22697_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1459_fu_22713_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1461_fu_22729_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1463_fu_22745_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1465_reg_29893' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1467_reg_29898' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_145_fu_4703_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1471_fu_23415_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1473_fu_23431_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1475_fu_23447_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1477_fu_23463_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1479_fu_23479_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1481_fu_23495_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1483_fu_23511_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1485_fu_23527_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1487_fu_23543_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1489_fu_23559_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_147_fu_4719_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1491_fu_23575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1493_fu_23591_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1495_fu_23607_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1497_fu_23623_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1499_fu_23639_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1501_fu_23655_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1503_fu_23671_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1505_fu_23687_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14073: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1507_fu_23703_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1509_fu_23719_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_149_fu_4735_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1511_reg_29948' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1513_reg_29953' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1515_reg_29958' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1517_fu_23771_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1519_fu_23787_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1521_fu_23803_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1523_fu_23819_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1525_fu_23835_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1527_fu_23851_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1529_fu_23867_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_151_fu_4751_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1531_reg_29963' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1533_reg_29968' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14105: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1535_reg_29973' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1537_fu_23919_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14109: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1539_reg_29978' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1541_fu_23947_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1543_fu_23963_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1545_fu_23979_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14117: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1547_fu_23995_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1549_fu_24011_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_153_fu_4767_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1551_fu_24027_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1553_fu_24043_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1555_fu_24059_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1557_fu_24075_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1559_fu_24091_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1561_fu_24107_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1563_reg_29983' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1565_reg_29988' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_155_fu_4783_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_157_fu_4799_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_159_reg_28703' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_161_reg_28708' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_15_fu_2769_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_163_reg_28713' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_165_fu_4851_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_167_reg_28718' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_169_fu_4879_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_171_fu_4895_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_173_fu_4911_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_175_fu_4927_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_177_fu_4943_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_179_fu_4959_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_181_fu_4975_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_17_fu_2793_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_183_fu_4991_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_185_fu_5007_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_187_fu_5023_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_189_fu_5039_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_191_reg_28723' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_193_reg_28728' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_197_fu_5709_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_199_fu_5725_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_201_fu_5741_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_203_fu_5757_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_19_fu_2817_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1_fu_2601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14195: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_165_fu_25184_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14197: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_166_fu_25194_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14199: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_168_fu_25210_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14201: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_169_reg_30092' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14203: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_172_fu_7915_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14205: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_174_fu_7931_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14207: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_175_reg_28938' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14209: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_177_fu_7953_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14211: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_179_fu_7969_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14213: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_180_reg_28943' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14215: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_24626_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_181_fu_25232_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14219: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_183_fu_7991_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14221: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_185_fu_8007_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14223: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_186_reg_28948' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14225: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_188_reg_28953' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14227: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_189_fu_25248_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14229: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_190_fu_25258_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14231: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_192_fu_25274_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_193_fu_25284_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14235: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_194_reg_30097' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14237: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_24636_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_489_reg_29003' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14241: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_196_fu_25330_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14243: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_199_reg_29008' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14245: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_202_fu_9189_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14247: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_204_fu_9205_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14249: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_205_reg_29013' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14251: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_208_fu_9227_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14253: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_210_fu_9243_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14255: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_211_reg_29018' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14257: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_213_reg_29023' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14259: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_24652_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14261: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_214_fu_25370_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14263: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_215_fu_25380_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14265: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_217_fu_25396_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14267: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_218_reg_30107' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14269: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_221_fu_9277_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14271: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_223_fu_9293_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14273: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_224_reg_29028' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14275: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_226_fu_9315_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14277: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_228_fu_9331_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14279: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_229_reg_29033' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14281: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_reg_30047' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14283: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_230_fu_25418_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14285: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_232_fu_9353_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14287: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_234_fu_9369_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14289: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_235_reg_29038' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14291: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_237_reg_29043' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14293: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_238_fu_25434_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14295: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_239_fu_25444_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14297: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_241_fu_25460_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14299: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_242_fu_25470_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14301: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_243_reg_30112' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14303: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3829_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_587_reg_29093' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14307: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_245_fu_25516_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14309: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_248_reg_29098' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14311: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_251_fu_10551_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14313: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_253_fu_10567_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14315: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_254_reg_29103' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_257_fu_10589_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14319: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_259_fu_10605_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14321: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_260_reg_29108' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14323: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_262_reg_29113' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14325: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3845_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14327: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_263_fu_25556_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14329: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_264_fu_25566_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14331: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_266_fu_25582_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14333: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_267_reg_30122' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14335: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_270_fu_10639_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14337: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_272_fu_10655_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14339: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_273_reg_29118' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14341: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_275_fu_10677_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14343: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_277_fu_10693_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14345: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_278_reg_29123' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14347: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_reg_28668' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14349: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_279_fu_25604_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14351: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_281_fu_10715_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14353: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_283_fu_10731_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14355: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_284_reg_29128' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14357: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_286_reg_29133' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14359: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_287_fu_25620_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14361: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_288_fu_25630_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14363: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_290_fu_25646_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14365: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_291_fu_25656_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14367: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_292_reg_30127' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14369: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3867_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_685_reg_29183' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14373: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_294_fu_25702_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14375: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_297_reg_29188' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14377: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_300_fu_11913_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14379: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_302_fu_11929_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14381: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_303_reg_29193' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_306_fu_11951_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14385: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_308_fu_11967_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14387: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_309_reg_29198' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14389: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_311_reg_29203' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14391: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3883_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14393: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_312_fu_25742_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14395: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_313_fu_25752_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14397: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_315_fu_25768_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14399: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_316_reg_30137' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14401: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_319_fu_12001_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14403: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_321_fu_12017_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14405: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_322_reg_29208' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14407: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_324_fu_12039_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14409: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_326_fu_12055_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14411: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_327_reg_29213' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14413: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_reg_28673' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14415: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_24586_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14417: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_328_fu_25790_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14419: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_330_fu_12077_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_332_fu_12093_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14423: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_333_reg_29218' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14425: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_335_reg_29223' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14427: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_336_fu_25806_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_337_fu_25816_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14431: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_339_fu_25832_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_340_fu_25842_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14435: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_341_reg_30142' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14437: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_24674_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_783_reg_29273' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14441: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_343_fu_25888_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14443: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_346_reg_29278' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_349_fu_13275_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_351_fu_13291_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14449: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_352_reg_29283' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14451: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_355_fu_13313_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_357_fu_13329_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14455: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_358_reg_29288' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14457: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_360_reg_29293' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14459: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3905_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14461: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_361_fu_25928_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_362_fu_25938_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14465: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_364_fu_25954_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14467: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_365_reg_30152' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14469: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_368_fu_13363_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14471: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_370_fu_13379_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14473: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_371_reg_29298' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14475: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_373_fu_13401_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_375_fu_13417_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14479: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_376_reg_29303' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14481: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3921_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14483: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_377_fu_25976_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_379_fu_13439_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14487: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_381_fu_13455_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14489: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_382_reg_29308' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14491: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_384_reg_29313' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14493: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_385_fu_25992_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14495: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_386_fu_26002_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14497: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_388_fu_26018_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14499: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_389_fu_26028_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14501: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_390_reg_30157' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14503: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_reg_28678' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_881_reg_29363' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14507: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_392_fu_26074_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14509: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_395_reg_29368' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14511: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_398_fu_14637_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14513: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_400_fu_14653_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14515: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_401_reg_29373' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14517: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_404_fu_14675_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14519: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_406_fu_14691_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14521: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_407_reg_29378' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14523: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_409_reg_29383' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14525: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_reg_28683' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14527: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_410_fu_26114_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14529: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_411_fu_26124_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14531: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_413_fu_26140_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14533: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_414_reg_30167' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14535: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_417_fu_14725_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14537: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_419_fu_14741_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14539: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_420_reg_29388' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14541: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_422_fu_14763_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14543: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_424_fu_14779_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14545: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_425_reg_29393' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14547: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_24690_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14549: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_426_fu_26162_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14551: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_428_fu_14801_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14553: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_430_fu_14817_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14555: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_431_reg_29398' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14557: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_433_reg_29403' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14559: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_434_fu_26178_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14561: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_435_fu_26188_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14563: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_437_fu_26204_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14565: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_438_fu_26214_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14567: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_439_reg_30172' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14569: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_24700_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_979_reg_29453' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14573: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_441_fu_26260_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14575: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_444_reg_29458' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14577: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_447_fu_15999_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14579: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_449_fu_16015_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14581: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_450_reg_29463' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14583: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_453_fu_16037_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14585: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_455_fu_16053_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14587: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_456_reg_29468' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14589: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_458_reg_29473' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14591: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_24716_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14593: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_459_fu_26300_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14595: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_460_fu_26310_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14597: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_462_fu_26326_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14599: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_463_reg_30182' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14601: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_466_fu_16087_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14603: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_468_fu_16103_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14605: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_469_reg_29478' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14607: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_471_fu_16125_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14609: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_473_fu_16141_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14611: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_474_reg_29483' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14613: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_24726_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14615: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_475_fu_26348_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14617: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_477_fu_16163_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14619: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_479_fu_16179_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14621: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_480_reg_29488' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14623: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_482_reg_29493' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14625: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_483_fu_26364_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14627: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_484_fu_26374_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14629: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_486_fu_26390_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14631: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_487_fu_26400_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14633: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_488_reg_30187' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14635: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_reg_30052' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14637: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_reg_28648' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1077_reg_29543' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14641: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_490_fu_26446_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14643: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_493_reg_29548' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14645: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_496_fu_17361_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14647: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_498_fu_17377_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14649: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_499_reg_29553' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14651: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_502_fu_17399_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14653: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_504_fu_17415_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14655: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_505_reg_29558' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14657: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_507_reg_29563' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_195_reg_28733' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14661: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_508_fu_26486_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14663: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_509_fu_26496_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14665: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_511_fu_26512_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14667: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_512_reg_30197' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14669: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_515_fu_17449_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14671: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_517_fu_17465_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14673: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_518_reg_29568' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14675: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_520_fu_17487_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14677: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_522_fu_17503_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14679: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_523_reg_29573' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14681: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_24772_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14683: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_524_fu_26534_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14685: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_526_fu_17525_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14687: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_528_fu_17541_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14689: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_529_reg_29578' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14691: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_531_reg_29583' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14693: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_532_fu_26550_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14695: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_533_fu_26560_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14697: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_535_fu_26576_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14699: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_536_fu_26586_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14701: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_537_reg_30202' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14703: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_reg_28738' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1175_reg_29633' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14707: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_539_fu_26632_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14709: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_542_reg_29638' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14711: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_545_fu_18723_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14713: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_547_fu_18739_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14715: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_548_reg_29643' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14717: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_551_fu_18761_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14719: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_553_fu_18777_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14721: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_554_reg_29648' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14723: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_556_reg_29653' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14725: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_5103_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14727: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_557_fu_26672_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14729: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_558_fu_26682_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14731: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_560_fu_26698_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14733: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_561_reg_30212' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14735: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_564_fu_18811_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14737: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_566_fu_18827_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14739: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_567_reg_29658' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14741: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_569_fu_18849_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14743: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_571_fu_18865_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14745: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_572_reg_29663' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14747: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_5119_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14749: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_573_fu_26720_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14751: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_575_fu_18887_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14753: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_577_fu_18903_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14755: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_578_reg_29668' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14757: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_580_reg_29673' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14759: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_581_fu_26736_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14761: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_582_fu_26746_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_584_fu_26762_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14765: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_585_fu_26772_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14767: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_586_reg_30217' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14769: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_reg_28743' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1273_reg_29723' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14773: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_588_fu_26818_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14775: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_591_reg_29728' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14777: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_594_fu_20085_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14779: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_596_fu_20101_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14781: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_597_reg_29733' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14783: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_600_fu_20123_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14785: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_602_fu_20139_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14787: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_603_reg_29738' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14789: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_605_reg_29743' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14791: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_fu_5141_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14793: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_606_fu_26858_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14795: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_607_fu_26868_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14797: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_609_fu_26884_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14799: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_610_reg_30227' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14801: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_613_fu_20173_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14803: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_615_fu_20189_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14805: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_616_reg_29748' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14807: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_618_fu_20211_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14809: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_620_fu_20227_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14811: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_621_reg_29753' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14813: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_5157_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14815: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_622_fu_26906_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14817: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_624_fu_20249_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14819: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_626_fu_20265_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14821: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_627_reg_29758' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14823: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_629_reg_29763' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14825: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_630_fu_26922_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14827: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_631_fu_26932_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14829: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_633_fu_26948_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14831: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_634_fu_26958_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14833: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_635_reg_30232' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14835: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_reg_28748' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1371_reg_29813' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14839: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_637_fu_27004_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14841: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_640_reg_29818' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14843: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_643_fu_21447_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14845: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_645_fu_21463_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14847: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_646_reg_29823' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14849: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_649_fu_21485_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14851: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_651_fu_21501_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_652_reg_29828' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14855: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_654_reg_29833' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14857: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_reg_28753' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14859: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_3741_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14861: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_655_fu_27044_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14863: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_656_fu_27054_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14865: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_658_fu_27070_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14867: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_659_reg_30242' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14869: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_662_fu_21535_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14871: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_664_fu_21551_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14873: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_665_reg_29838' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14875: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_667_fu_21573_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14877: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_669_fu_21589_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14879: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_670_reg_29843' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14881: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_24812_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14883: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_671_fu_27092_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14885: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_673_fu_21611_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14887: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_675_fu_21627_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14889: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_676_reg_29848' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14891: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_678_reg_29853' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14893: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_679_fu_27108_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14895: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_680_fu_27118_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14897: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_682_fu_27134_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14899: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_683_fu_27144_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14901: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_684_reg_30247' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14903: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_fu_24822_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1469_reg_29903' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14907: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_686_fu_27190_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14909: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_689_reg_29908' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14911: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_692_fu_22809_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14913: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_694_fu_22825_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14915: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_695_reg_29913' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14917: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_698_fu_22847_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14919: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_700_fu_22863_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14921: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_701_reg_29918' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14923: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_703_reg_29923' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14925: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_24838_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14927: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_704_fu_27230_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14929: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_705_fu_27240_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14931: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_707_fu_27256_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14933: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_708_reg_30257' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14935: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_711_fu_22897_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14937: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_713_fu_22913_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14939: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_714_reg_29928' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14941: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_716_fu_22935_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14943: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_718_fu_22951_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14945: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_719_reg_29933' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14947: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_reg_30062' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14949: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_720_fu_27278_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14951: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_722_fu_22973_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14953: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_724_fu_22989_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14955: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_725_reg_29938' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14957: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_727_reg_29943' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14959: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_728_fu_27294_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14961: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_729_fu_27304_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14963: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_731_fu_27320_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14965: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_732_fu_27330_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14967: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_733_reg_30262' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14969: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_fu_5191_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1567_reg_29993' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14973: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_735_fu_27376_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14975: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_738_reg_29998' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14977: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_741_fu_24171_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14979: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_743_fu_24187_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14981: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_744_reg_30003' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14983: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_747_fu_24209_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14985: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_749_fu_24225_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14987: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_750_reg_30008' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14989: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_752_reg_30013' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14991: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_5207_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14993: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_753_fu_27416_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14995: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_754_fu_27426_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14997: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_756_fu_27442_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14999: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_757_reg_30272' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15001: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_760_fu_24259_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15003: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_762_fu_24275_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15005: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_763_reg_30018' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15007: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_765_fu_24297_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15009: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_767_fu_24313_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15011: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_768_reg_30023' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15013: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_reg_28758' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15015: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_769_fu_27464_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15017: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_771_fu_24335_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15019: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_773_fu_24351_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15021: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_774_reg_30028' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15023: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_776_reg_30033' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15025: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_777_fu_27480_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15027: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_778_fu_27490_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15029: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_780_fu_27506_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15031: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_781_fu_27516_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15033: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_782_reg_30277' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15035: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_5229_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15037: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_fu_5245_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15039: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_28763' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15041: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_3757_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15043: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_fu_24860_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15045: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_85_fu_5267_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15047: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_87_fu_5283_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15049: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_88_reg_28768' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15051: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_90_reg_28773' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15053: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_91_fu_24876_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15055: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_92_fu_24886_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15057: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_94_fu_24902_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15059: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_95_fu_24912_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15061: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_96_reg_30067' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15063: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_reg_28653' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_293_reg_28823' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15067: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_98_fu_24958_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15069: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_101_reg_28828' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15071: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_104_fu_6465_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15073: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_106_fu_6481_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15075: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_107_reg_28833' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15077: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_110_fu_6503_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15079: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_112_fu_6519_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15081: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_113_reg_28838' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15083: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_115_reg_28843' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15085: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_3779_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15087: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_116_fu_24998_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15089: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_117_fu_25008_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15091: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_119_fu_25024_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15093: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_120_reg_30077' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15095: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_123_fu_6553_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15097: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_125_fu_6569_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15099: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_126_reg_28848' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15101: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_128_fu_6591_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15103: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_130_fu_6607_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15105: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_131_reg_28853' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15107: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_3795_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15109: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_132_fu_25046_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15111: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_134_fu_6629_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15113: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_136_fu_6645_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15115: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_137_reg_28858' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15117: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_139_reg_28863' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15119: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_140_fu_25062_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15121: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_141_fu_25072_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15123: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_143_fu_25088_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15125: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_144_fu_25098_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15127: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_145_reg_30082' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15129: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_reg_28658' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_391_reg_28913' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15133: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_147_fu_25144_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15135: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_150_reg_28918' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15137: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_153_fu_7827_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15139: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_155_fu_7843_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15141: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_156_reg_28923' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15143: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_159_fu_7865_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15145: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_161_fu_7881_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15147: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_162_reg_28928' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15149: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_164_reg_28933' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15151: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_reg_28663' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_97_reg_28643' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_Thresholding_Batch_0_0hwkiyvg'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_Thresholding_Batch_0_0hwkiyvg/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_Batch_0_Thresholding_Batch_0.cpp > VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.o VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_Batch_0_Thresholding_Batch_0__Trace.cpp VThresholding_Batch_0_Thresholding_Batch_0__Syms.cpp VThresholding_Batch_0_Thresholding_Batch_0__Trace__Slow.cpp > VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.cpp\n",
      "      Archiving VThresholding_Batch_0_Thresholding_Batch_0__ALL.a ...\n",
      "ar r VThresholding_Batch_0_Thresholding_Batch_0__ALL.a VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.o\n",
      "ranlib VThresholding_Batch_0_Thresholding_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_Batch_0_Thresholding_Batch_0__ALL.a    -o VThresholding_Batch_0_Thresholding_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_Thresholding_Batch_0_0hwkiyvg'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VThresholding_Batch_0_Thresholding_Batch_0__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_0_w64b9w28'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_0_w64b9w28/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Syms.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace__Slow.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a    -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_0_w64b9w28'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "\n",
    "test_fpga_part = \"xc7z020clg400-1\"\n",
    "target_clk_ns = 10\n",
    "\n",
    "child_model = ModelWrapper(build_dir + \"/tfc_w1_a1_set_folding_factors.onnx\")\n",
    "child_model = child_model.transform(GiveUniqueNodeNames())\n",
    "child_model = child_model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(HLSSynthIP())\n",
    "child_model = child_model.transform(SetExecMode(\"rtlsim\"))\n",
    "child_model = child_model.transform(PrepareRTLSim())\n",
    "child_model.save(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The next step is to load the parent model and set the node attribute `model` in the StreamingDataflowPartition node (`sdp_node`). Afterwards the `exec_mode` is set in the parent model in each node."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parent model\n",
    "model_for_rtlsim = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "# reference child model\n",
    "sdp_node = getCustomOp(model_for_rtlsim.graph.node[1])\n",
    "sdp_node.set_nodeattr(\"model\", build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")\n",
    "\n",
    "model_for_rtlsim = model_for_rtlsim.transform(SetExecMode(\"rtlsim\"))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Because the necessary files for the emulation are already generated in Jupyter notebook [tfc_end2end_example](tfc_end2end_example.ipynb), in the next step the execution of the model can be done directly."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The results are not the same!\n"
     ]
    }
   ],
   "source": [
    "output_dict = oxe.execute_onnx(model_for_rtlsim, input_dict)\n",
    "output_rtlsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "if np.isclose(output_rtlsim, output_golden, atol=1e-3).all():\n",
    "    print(\"Results are the same!\")\n",
    "else:\n",
    "    print(\"The results are not the same!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Emulation of stitched IP\n",
    "\n",
    "Here we use the same procedure. First the child model is loaded, but in contrast to the layer-by-layer emulation, the metadata property `exec_mode` is set to \"rtlsim\" for the whole child model. When the model is integrated and executed in the last step, the verilog files of the stitched IP of the child model are used."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:154: UserWarning: Overriding input FIFO depth to 32\n",
      "  warnings.warn(\"Overriding input FIFO depth to 32\")\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:201: UserWarning: Overriding output FIFO depth to 32\n",
      "  warnings.warn(\"Overriding output FIFO depth to 32\")\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_Batch_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for LabelSelect_Batch_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:71: UserWarning: Using pre-existing IP for LabelSelect_Batch_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:71: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:71: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:71: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:71: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:71: UserWarning: Using pre-existing IP for Thresholding_Batch_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "%Warning-WIDTH: Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//StreamingFIFO_7.v:32: Output port connection 'count' expects 6 bits on the pin connection, but pin connection's VARREF 'count' generates 5 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_7_rd_vtdet/project_StreamingFIFO_7/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//StreamingFIFO_6.v:32: Output port connection 'count' expects 5 bits on the pin connection, but pin connection's VARREF 'count' generates 4 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_6_6krxml_9/project_StreamingFIFO_6/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch.v:68: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch.v:183: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch.v:208: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idx_0_0_reg_68' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_LabelSelect_Batch_0_gbpyxf2d/project_LabelSelect_Batch_0/sol1/impl/verilog//LabelSelect_Batch_0_LabelSelect_Batch_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v:87: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v:88: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v:89: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v:274: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v:315: Operator ASSIGNW expects 80 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v:335: Operator ASSIGNW expects 80 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 72 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_qco_omac/project_StreamingDataWidthConverter_Batch_1/sol1/impl/verilog//StreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_6_mqa69h53'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFIFO_6_mqa69h53/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_6.cpp > VStreamingFIFO_6__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_6__ALLcls.o VStreamingFIFO_6__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_6__Trace.cpp VStreamingFIFO_6__Syms.cpp VStreamingFIFO_6__Trace__Slow.cpp > VStreamingFIFO_6__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_6__ALLsup.o VStreamingFIFO_6__ALLsup.cpp\n",
      "      Archiving VStreamingFIFO_6__ALL.a ...\n",
      "ar r VStreamingFIFO_6__ALL.a VStreamingFIFO_6__ALLcls.o VStreamingFIFO_6__ALLsup.o\n",
      "ranlib VStreamingFIFO_6__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_6__ALL.a    -o VStreamingFIFO_6 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_6_mqa69h53'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFIFO_6__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_7_yh9mzmci'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFIFO_7_yh9mzmci/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_7.cpp > VStreamingFIFO_7__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_7__ALLcls.o VStreamingFIFO_7__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_7__Trace.cpp VStreamingFIFO_7__Syms.cpp VStreamingFIFO_7__Trace__Slow.cpp > VStreamingFIFO_7__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_7__ALLsup.o VStreamingFIFO_7__ALLsup.cpp\n",
      "      Archiving VStreamingFIFO_7__ALL.a ...\n",
      "ar r VStreamingFIFO_7__ALL.a VStreamingFIFO_7__ALLcls.o VStreamingFIFO_7__ALLsup.o\n",
      "ranlib VStreamingFIFO_7__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_7__ALL.a    -o VStreamingFIFO_7 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_7_yh9mzmci'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFIFO_7__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingDataWidthConverter_Batch_1_kcmauu94'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingDataWidthConverter_Batch_1_kcmauu94/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1.cpp > VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALLcls.o VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__Trace.cpp VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__Syms.cpp VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__Trace__Slow.cpp > VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALLsup.o VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALLsup.cpp\n",
      "      Archiving VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALL.a ...\n",
      "ar r VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALL.a VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALLcls.o VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALLsup.o\n",
      "ranlib VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALL.a    -o VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingDataWidthConverter_Batch_1_kcmauu94'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_LabelSelect_Batch_0_ide6_974'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_LabelSelect_Batch_0_ide6_974/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_Batch_0_LabelSelect_Batch_0.cpp > VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLcls.o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_Batch_0_LabelSelect_Batch_0__Trace.cpp VLabelSelect_Batch_0_LabelSelect_Batch_0__Syms.cpp VLabelSelect_Batch_0_LabelSelect_Batch_0__Trace__Slow.cpp > VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLsup.o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLsup.cpp\n",
      "      Archiving VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a ...\n",
      "ar r VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLcls.o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALLsup.o\n",
      "ranlib VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a    -o VLabelSelect_Batch_0_LabelSelect_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_LabelSelect_Batch_0_ide6_974'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VLabelSelect_Batch_0_LabelSelect_Batch_0__ALL.a\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "%Warning-WIDTH: Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//StreamingFIFO_5.v:32: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_5_u9ise0vj/project_StreamingFIFO_5/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "%Warning-WIDTH: Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//StreamingFIFO_4.v:32: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_4_w2wigmcy/project_StreamingFIFO_4/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:663: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:664: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:665: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:971: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1168: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1230: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1232: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1234: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1236: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1238: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1240: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1242: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1244: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_25_reg_3687' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_29_reg_3697' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_33_reg_3707' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_35_fu_1232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_37_fu_1248_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_39_reg_3712' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_41_reg_3717' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_45_reg_3727' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_49_reg_3737' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_51_fu_1416_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_3_fu_816_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_53_fu_1432_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_55_reg_3742' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_57_reg_3747' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_61_reg_3757' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_65_reg_3767' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_67_fu_1600_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_69_fu_1616_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_71_reg_3772' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_73_reg_3777' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_77_reg_3787' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_5_fu_840_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_81_reg_3797' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_83_fu_1784_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_85_fu_1800_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_87_reg_3802' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_89_reg_3807' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_93_reg_3817' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_97_reg_3827' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_99_fu_1968_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_101_fu_1984_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_103_reg_3832' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_7_reg_3652' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_105_reg_3837' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_109_reg_3847' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_113_reg_3857' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_115_fu_2152_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_117_fu_2168_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_119_reg_3862' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_121_reg_3867' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_125_reg_3877' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_129_reg_3887' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_131_fu_2336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_9_reg_3657' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_133_fu_2352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1862: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_135_reg_3892' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1864: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_137_reg_3897' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1866: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_141_reg_3907' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1868: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_145_reg_3917' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1870: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_147_fu_2520_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1872: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_149_fu_2536_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1874: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_151_reg_3922' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1876: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_153_reg_3927' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1878: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_157_reg_3937' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1880: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_13_reg_3667' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1882: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_17_reg_3677' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1884: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_19_fu_1048_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_21_fu_1064_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1888: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_23_reg_3682' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1890: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1_reg_3647' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1892: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_reg_3702' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1894: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2877_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1896: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_43_reg_3722' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_47_fu_1312_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1900: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2914_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1902: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2930_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1904: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_reg_3732' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1906: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2943_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1908: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_59_reg_3752' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1910: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_63_fu_1496_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_15_fu_944_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1914: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2980_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1916: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_2996_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1918: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_reg_3762' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1920: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3009_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1922: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_75_reg_3782' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1924: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_79_fu_1680_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1926: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_3046_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1928: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3062_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1930: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_reg_3792' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1932: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3075_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1934: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2782_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1936: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_91_reg_3812' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_95_fu_1864_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1940: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3112_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1942: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_3128_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1944: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_reg_3822' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1946: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3141_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1948: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_107_reg_3842' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1950: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_111_fu_2048_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1952: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3178_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1954: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3194_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1956: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_2798_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1958: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_reg_3852' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1960: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3207_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1962: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_123_reg_3872' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1964: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_127_fu_2232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1966: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_3244_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1968: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3260_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1970: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_reg_3882' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1972: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_3273_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1974: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_139_reg_3902' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1976: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_143_fu_2416_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1978: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_reg_3672' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1980: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_3310_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1982: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_3326_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1984: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_reg_3912' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1986: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_3339_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1988: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_155_reg_3932' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1990: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_159_fu_2600_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1992: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_3376_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1994: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_fu_3392_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1996: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_reg_3942' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1998: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_3405_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2000: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2811_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2002: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_27_reg_3692' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2004: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_31_fu_1128_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2006: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2848_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2008: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_2864_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:2010: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_11_reg_3662' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_3_rb8vkqnn/project_StreamingFCLayer_Batch_3/sol1/impl/verilog//StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:601: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:602: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:603: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1212: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1292: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1294: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1296: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1298: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1300: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1302: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1304: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1306: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1348: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1350: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1352: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1354: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1356: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1358: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1360: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1362: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1766: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_25_reg_3360' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_29_reg_3370' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1770: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_33_fu_1330_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_35_fu_1346_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_37_fu_1362_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_39_fu_1378_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_41_reg_3385' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_45_reg_3395' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_49_fu_1528_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_51_fu_1544_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_3_fu_902_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_53_fu_1560_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_55_fu_1576_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_57_reg_3410' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_61_reg_3420' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_65_fu_1726_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_67_fu_1742_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_69_fu_1758_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_71_fu_1774_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_73_reg_3435' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_77_reg_3445' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_5_fu_926_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_81_fu_1924_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_83_fu_1940_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_85_fu_1956_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_87_fu_1972_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_89_reg_3460' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_93_reg_3470' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_97_fu_2122_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_99_fu_2138_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_101_fu_2154_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_103_fu_2170_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_7_fu_950_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_105_reg_3485' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_109_reg_3495' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_113_fu_2320_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_115_fu_2336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_117_fu_2352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_119_fu_2368_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_121_reg_3510' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_125_reg_3520' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_9_reg_3335' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_13_reg_3345' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_17_fu_1132_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_19_fu_1148_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_21_fu_1164_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_23_fu_1180_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1_fu_878_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1862: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_7_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1864: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1866: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1868: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1870: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1872: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1874: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_1_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1876: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1878: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_268' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1880: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_reg_3380' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1882: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2675_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1884: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_43_reg_3390' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_47_fu_1430_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1888: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2706_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1890: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_reg_3400' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1892: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_reg_3405' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1894: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2728_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1896: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_59_reg_3415' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_63_fu_1628_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1900: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_15_fu_1034_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1902: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2759_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1904: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_reg_3425' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1906: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_reg_3430' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1908: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_2781_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1910: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_75_reg_3440' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_79_fu_1826_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1914: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2812_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1916: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_reg_3450' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1918: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_reg_3455' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1920: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2834_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1922: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2600_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1924: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_91_reg_3465' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1926: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_95_fu_2024_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1928: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2865_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1930: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_3475' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1932: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_reg_3480' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1934: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2887_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1936: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_107_reg_3490' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_111_fu_2222_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1940: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_2918_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1942: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_reg_3500' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1944: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_reg_3350' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1946: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_reg_3505' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1948: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_2940_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1950: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_123_reg_3515' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1952: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_127_fu_2420_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1954: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_2971_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1956: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_reg_3525' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1958: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_reg_3530' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1960: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_2993_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1962: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_reg_3355' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1964: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2622_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1966: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_27_reg_3365' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1968: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_31_fu_1232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1970: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2653_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1972: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_3375' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v:1974: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_11_reg_3340' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_2_knt19s4b/project_StreamingFCLayer_Batch_2/sol1/impl/verilog//StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_4_19c0_5fi'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFIFO_4_19c0_5fi/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_4.cpp > VStreamingFIFO_4__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_4__ALLcls.o VStreamingFIFO_4__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_4__Trace.cpp VStreamingFIFO_4__Syms.cpp VStreamingFIFO_4__Trace__Slow.cpp > VStreamingFIFO_4__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_4__ALLsup.o VStreamingFIFO_4__ALLsup.cpp\n",
      "      Archiving VStreamingFIFO_4__ALL.a ...\n",
      "ar r VStreamingFIFO_4__ALL.a VStreamingFIFO_4__ALLcls.o VStreamingFIFO_4__ALLsup.o\n",
      "ranlib VStreamingFIFO_4__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_4__ALL.a    -o VStreamingFIFO_4 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_4_19c0_5fi'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFIFO_4__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_5_ou4libad'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFIFO_5_ou4libad/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_5.cpp > VStreamingFIFO_5__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_5__ALLcls.o VStreamingFIFO_5__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_5__Trace.cpp VStreamingFIFO_5__Syms.cpp VStreamingFIFO_5__Trace__Slow.cpp > VStreamingFIFO_5__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_5__ALLsup.o VStreamingFIFO_5__ALLsup.cpp\n",
      "      Archiving VStreamingFIFO_5__ALL.a ...\n",
      "ar r VStreamingFIFO_5__ALL.a VStreamingFIFO_5__ALLcls.o VStreamingFIFO_5__ALLsup.o\n",
      "ranlib VStreamingFIFO_5__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_5__ALL.a    -o VStreamingFIFO_5 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_5_ou4libad'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFIFO_5__ALL.a\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "%Warning-WIDTH: Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//StreamingFIFO_3.v:32: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_3_i19rwa7j/project_StreamingFIFO_3/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:601: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:602: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:603: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1047: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1212: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1292: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1294: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1296: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1298: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1300: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1302: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1304: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1306: Bit extraction of var[7:0] requires 3 bit index, not 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1348: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1350: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1352: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1354: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1356: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1358: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1360: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1362: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_2468_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1766: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_25_reg_3360' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_29_reg_3370' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1770: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_33_fu_1330_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_35_fu_1346_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_37_fu_1362_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_39_fu_1378_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_41_reg_3385' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1780: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_45_reg_3395' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_49_fu_1528_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_51_fu_1544_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_3_fu_902_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_53_fu_1560_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_55_fu_1576_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_57_reg_3410' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_61_reg_3420' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_65_fu_1726_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_67_fu_1742_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_69_fu_1758_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_71_fu_1774_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_73_reg_3435' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_77_reg_3445' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_5_fu_926_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_81_fu_1924_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_83_fu_1940_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1814: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_85_fu_1956_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_87_fu_1972_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1818: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_89_reg_3460' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_93_reg_3470' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_97_fu_2122_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1824: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_99_fu_2138_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_101_fu_2154_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1828: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_103_fu_2170_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_7_fu_950_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1832: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_105_reg_3485' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_109_reg_3495' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1836: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_113_fu_2320_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_115_fu_2336_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1840: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_117_fu_2352_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_119_fu_2368_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_121_reg_3510' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1846: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_125_reg_3520' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_9_reg_3335' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1850: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_13_reg_3345' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_17_fu_1132_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1854: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_19_fu_1148_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_21_fu_1164_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_23_fu_1180_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1860: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1_fu_878_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1862: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_7_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1864: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1866: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1868: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_4_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1870: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_3_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1872: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_2_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1874: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_1_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1876: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_q0' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1878: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_268' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1880: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_reg_3380' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1882: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2675_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1884: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_43_reg_3390' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_47_fu_1430_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1888: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2706_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1890: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_reg_3400' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1892: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_reg_3405' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1894: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_2728_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1896: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_59_reg_3415' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_63_fu_1628_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1900: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_15_fu_1034_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1902: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2759_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1904: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_reg_3425' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1906: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_reg_3430' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1908: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_2781_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1910: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_75_reg_3440' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_79_fu_1826_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1914: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2812_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1916: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_reg_3450' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1918: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_reg_3455' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1920: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2834_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1922: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_1_fu_2600_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1924: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_91_reg_3465' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1926: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_95_fu_2024_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1928: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2865_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1930: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_3475' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1932: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_reg_3480' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1934: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2887_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1936: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_107_reg_3490' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_111_fu_2222_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1940: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_2918_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1942: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_reg_3500' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1944: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_reg_3350' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1946: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_reg_3505' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1948: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_2940_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1950: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_123_reg_3515' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1952: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_127_fu_2420_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1954: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_2971_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1956: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_reg_3525' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1958: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_reg_3530' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1960: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_2993_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1962: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_reg_3355' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1964: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_2622_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1966: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_27_reg_3365' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1968: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_31_fu_1232_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1970: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_2653_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1972: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_3375' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:1974: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_11_reg_3340' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_1_96qy64f6/project_StreamingFCLayer_Batch_1/sol1/impl/verilog//StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_2_dqlvupxa'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_2_dqlvupxa/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.cpp > VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Trace.cpp VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Syms.cpp VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__Trace__Slow.cpp > VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLcls.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a    -o VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_2_dqlvupxa'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_3_ch9h71bf'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_3_ch9h71bf/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.cpp > VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Trace.cpp VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Syms.cpp VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__Trace__Slow.cpp > VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLcls.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a    -o VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_3_ch9h71bf'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3__ALL.a\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "%Warning-WIDTH: Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//StreamingFIFO_2.v:32: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_2_er2c986f/project_StreamingFIFO_2/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v:87: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v:88: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v:89: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v:274: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v:315: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v:335: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_1e1ch43l/project_StreamingDataWidthConverter_Batch_0/sol1/impl/verilog//StreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_3_59vocz_e'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFIFO_3_59vocz_e/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_3.cpp > VStreamingFIFO_3__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_3__ALLcls.o VStreamingFIFO_3__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_3__Trace.cpp VStreamingFIFO_3__Syms.cpp VStreamingFIFO_3__Trace__Slow.cpp > VStreamingFIFO_3__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_3__ALLsup.o VStreamingFIFO_3__ALLsup.cpp\n",
      "      Archiving VStreamingFIFO_3__ALL.a ...\n",
      "ar r VStreamingFIFO_3__ALL.a VStreamingFIFO_3__ALLcls.o VStreamingFIFO_3__ALLsup.o\n",
      "ranlib VStreamingFIFO_3__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_3__ALL.a    -o VStreamingFIFO_3 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_3_59vocz_e'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFIFO_3__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_1__g2qh9xl'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_1__g2qh9xl/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.cpp > VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Trace.cpp VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Syms.cpp VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__Trace__Slow.cpp > VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLcls.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a    -o VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_1__g2qh9xl'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_2_zsrpefnk'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFIFO_2_zsrpefnk/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_2.cpp > VStreamingFIFO_2__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_2__ALLcls.o VStreamingFIFO_2__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_2__Trace.cpp VStreamingFIFO_2__Syms.cpp VStreamingFIFO_2__Trace__Slow.cpp > VStreamingFIFO_2__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_2__ALLsup.o VStreamingFIFO_2__ALLsup.cpp\n",
      "      Archiving VStreamingFIFO_2__ALL.a ...\n",
      "ar r VStreamingFIFO_2__ALL.a VStreamingFIFO_2__ALLcls.o VStreamingFIFO_2__ALLsup.o\n",
      "ranlib VStreamingFIFO_2__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_2__ALL.a    -o VStreamingFIFO_2 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_2_zsrpefnk'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFIFO_2__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingDataWidthConverter_Batch_0_40_qeqb9'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingDataWidthConverter_Batch_0_40_qeqb9/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0.cpp > VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALLcls.o VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__Trace.cpp VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__Syms.cpp VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__Trace__Slow.cpp > VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALLsup.o VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALLsup.cpp\n",
      "      Archiving VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALL.a ...\n",
      "ar r VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALL.a VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALLcls.o VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALLsup.o\n",
      "ranlib VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALL.a    -o VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingDataWidthConverter_Batch_0_40_qeqb9'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0__ALL.a\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 5 bits on the LHS, but LHS's VARREF 'addr_' generates 4 bits.\n",
      "%Warning-WIDTH: Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 56 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//StreamingFIFO_1.v:32: Output port connection 'count' expects 5 bits on the pin connection, but pin connection's VARREF 'count' generates 4 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_1_fk0hzg39/project_StreamingFIFO_1/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:119: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.\n",
      "%Warning-WIDTH: Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:171: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:179: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:182: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:195: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:205: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:219: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:226: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:239: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:257: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:271: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:288: Operator ASSIGNDLY expects 392 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:291: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//StreamingFIFO_0.v:32: Output port connection 'count' expects 6 bits on the pin connection, but pin connection's VARREF 'count' generates 5 bits.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:179: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: *** See the manual before disabling this,\n",
      "%Warning-COMBDLY: else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:180: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:181: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:182: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:183: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:188: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:189: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:190: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:191: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:192: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:195: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:196: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:197: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:198: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:199: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:205: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:206: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:207: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:208: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:209: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:212: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:213: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:214: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:215: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:216: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:219: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:220: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:221: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:222: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:223: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:226: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:227: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:228: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:229: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:230: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:239: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:240: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:241: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:242: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:243: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:246: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:247: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:248: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:251: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:252: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:257: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:258: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:259: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:260: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:261: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:264: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:265: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:266: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:267: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:268: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:271: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:272: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:273: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:274: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:275: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:278: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:279: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:280: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:281: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:282: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:288: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:289: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:290: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:291: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n",
      "%Warning-COMBDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFIFO_0_rcv5h3ru/project_StreamingFIFO_0/sol1/impl/verilog//Q_srl.v:292: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:375: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:376: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:377: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1564: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1707: Operator ASSIGNW expects 56 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_2122_p50' generates 49 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1711: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1713: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1715: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1717: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1719: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1721: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1723: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1725: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1727: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1729: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1731: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1733: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1735: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1737: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1739: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1741: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1743: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1745: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1747: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1749: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1751: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1753: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1755: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1757: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1759: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1761: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1765: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1767: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1769: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1771: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1773: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1775: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1777: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1779: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1781: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1783: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1785: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1787: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1789: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1791: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1793: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1795: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1797: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1799: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1801: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1803: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1805: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1807: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_1030_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch.v:1911: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_992' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_Thresholding_Batch_0_5h3hkspj/project_Thresholding_Batch_0/sol1/impl/verilog//Thresholding_Batch_0_Thresholding_Batch_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:4986: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:4987: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:4988: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:4989: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6120: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:7727: Operator ASSIGNW expects 49 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_205_fu_5773_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_207_fu_5789_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_209_fu_5805_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_211_fu_5821_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_213_fu_5837_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_215_fu_5853_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_217_fu_5869_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_219_fu_5885_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_221_fu_5901_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_223_fu_5917_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_21_fu_2841_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_225_fu_5933_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_227_fu_5949_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_229_fu_5965_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_231_fu_5981_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_233_fu_5997_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_235_fu_6013_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_237_reg_28778' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_239_reg_28783' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_241_reg_28788' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_243_fu_6065_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_23_fu_2865_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_245_fu_6081_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_247_fu_6097_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_249_fu_6113_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_251_fu_6129_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_253_fu_6145_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_255_fu_6161_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_257_reg_28793' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_259_reg_28798' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_261_reg_28803' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_263_fu_6213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_25_fu_2889_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_265_reg_28808' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_267_fu_6241_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_269_fu_6257_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_271_fu_6273_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_273_fu_6289_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_275_fu_6305_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_277_fu_6321_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_279_fu_6337_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_281_fu_6353_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_283_fu_6369_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_27_fu_2913_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_285_fu_6385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_287_fu_6401_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_289_reg_28813' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_291_reg_28818' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_295_fu_7071_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_297_fu_7087_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_299_fu_7103_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_301_fu_7119_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_303_fu_7135_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_305_fu_7151_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_29_fu_2937_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_307_fu_7167_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_309_fu_7183_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_311_fu_7199_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_313_fu_7215_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_315_fu_7231_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_317_fu_7247_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_319_fu_7263_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_321_fu_7279_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_323_fu_7295_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_325_fu_7311_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_31_fu_2961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_327_fu_7327_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_329_fu_7343_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_331_fu_7359_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_333_fu_7375_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_335_reg_28868' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_337_reg_28873' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_339_reg_28878' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_341_fu_7427_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_343_fu_7443_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_345_fu_7459_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_33_fu_2985_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_347_fu_7475_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_349_fu_7491_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_351_fu_7507_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_353_fu_7523_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_355_reg_28883' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_357_reg_28888' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_359_reg_28893' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_361_fu_7575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_363_reg_28898' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_365_fu_7603_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_35_fu_3009_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_367_fu_7619_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_369_fu_7635_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_371_fu_7651_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_373_fu_7667_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_375_fu_7683_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_377_fu_7699_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_379_fu_7715_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_381_fu_7731_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_383_fu_7747_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_385_fu_7763_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_37_fu_3033_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_387_reg_28903' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_389_reg_28908' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_393_fu_8433_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_395_fu_8449_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_397_fu_8465_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_399_fu_8481_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_401_fu_8497_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_403_fu_8513_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_405_fu_8529_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_407_fu_8545_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_39_fu_3057_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_3_fu_2625_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_409_fu_8561_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_411_fu_8577_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_413_fu_8593_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_415_fu_8609_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_417_fu_8625_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_419_fu_8641_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_421_fu_8657_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_423_fu_8673_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_425_fu_8689_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_427_fu_8705_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_41_reg_28598' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_429_fu_8721_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_431_fu_8737_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_433_reg_28958' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_435_reg_28963' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_437_reg_28968' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_439_fu_8789_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_441_fu_8805_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_443_fu_8821_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_445_fu_8837_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_447_fu_8853_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_43_reg_28603' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_449_fu_8869_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_451_fu_8885_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_453_reg_28973' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_455_reg_28978' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_457_reg_28983' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_459_fu_8937_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_461_reg_28988' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_463_fu_8965_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_465_fu_8981_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_467_fu_8997_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_45_reg_28608' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_469_fu_9013_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_471_fu_9029_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_473_fu_9045_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_475_fu_9061_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_477_fu_9077_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_479_fu_9093_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_481_fu_9109_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_483_fu_9125_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_485_reg_28993' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_487_reg_28998' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_47_fu_3141_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_491_fu_9795_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_493_fu_9811_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_495_fu_9827_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_497_fu_9843_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_499_fu_9859_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_501_fu_9875_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_503_fu_9891_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_505_fu_9907_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_507_fu_9923_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_509_fu_9939_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_49_fu_3165_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_511_fu_9955_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_513_fu_9971_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_515_fu_9987_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_517_fu_10003_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:12999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_519_fu_10019_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_521_fu_10035_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_523_fu_10051_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_525_fu_10067_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_527_fu_10083_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_529_fu_10099_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_51_fu_3189_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_531_reg_29048' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_533_reg_29053' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_535_reg_29058' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_537_fu_10151_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_539_fu_10167_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_541_fu_10183_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_543_fu_10199_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_545_fu_10215_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_547_fu_10231_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_549_fu_10247_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_53_fu_3213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_551_reg_29063' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_553_reg_29068' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_555_reg_29073' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_557_fu_10299_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_559_reg_29078' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_561_fu_10327_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_563_fu_10343_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_565_fu_10359_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_567_fu_10375_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_569_fu_10391_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_55_fu_3237_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_571_fu_10407_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_573_fu_10423_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_575_fu_10439_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_577_fu_10455_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_579_fu_10471_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_581_fu_10487_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_583_reg_29083' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_585_reg_29088' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13073: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_589_fu_11157_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_591_fu_11173_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_57_fu_3261_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_593_fu_11189_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_595_fu_11205_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_597_fu_11221_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_599_fu_11237_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_601_fu_11253_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_603_fu_11269_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_605_fu_11285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_607_fu_11301_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_609_fu_11317_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_611_fu_11333_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_59_fu_3285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_5_fu_2649_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_613_fu_11349_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13105: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_615_fu_11365_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_617_fu_11381_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13109: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_619_fu_11397_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_621_fu_11413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_623_fu_11429_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_625_fu_11445_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13117: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_627_fu_11461_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_629_reg_29138' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_631_reg_29143' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_61_reg_28613' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_633_reg_29148' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_635_fu_11513_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_637_fu_11529_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_639_fu_11545_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_641_fu_11561_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_643_fu_11577_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_645_fu_11593_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_647_fu_11609_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_649_reg_29153' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_651_reg_29158' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_63_reg_28618' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_653_reg_29163' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_655_fu_11661_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_657_reg_29168' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_659_fu_11689_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_661_fu_11705_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_663_fu_11721_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_665_fu_11737_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_667_fu_11753_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_669_fu_11769_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_671_fu_11785_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_65_reg_28623' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_673_fu_11801_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_675_fu_11817_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_677_fu_11833_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_679_fu_11849_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_681_reg_29173' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_683_reg_29178' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_687_fu_12519_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_689_fu_12535_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_691_fu_12551_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_693_fu_12567_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_67_fu_3369_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_695_fu_12583_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_697_fu_12599_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_699_fu_12615_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_701_fu_12631_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_703_fu_12647_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_705_fu_12663_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_707_fu_12679_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_709_fu_12695_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_711_fu_12711_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_713_fu_12727_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_69_reg_28628' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_715_fu_12743_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_717_fu_12759_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_719_fu_12775_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_721_fu_12791_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_723_fu_12807_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_725_fu_12823_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_727_reg_29228' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_729_reg_29233' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_731_reg_29238' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_733_fu_12875_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_71_fu_3413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_735_fu_12891_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_737_fu_12907_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_739_fu_12923_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_741_fu_12939_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_743_fu_12955_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_745_fu_12971_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_747_reg_29243' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_749_reg_29248' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_751_reg_29253' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_753_fu_13023_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_73_fu_3437_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_755_reg_29258' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_757_fu_13051_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_759_fu_13067_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_761_fu_13083_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13265: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_763_fu_13099_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_765_fu_13115_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_767_fu_13131_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_769_fu_13147_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_771_fu_13163_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_773_fu_13179_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_75_fu_3461_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_775_fu_13195_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_777_fu_13211_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_779_reg_29263' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_781_reg_29268' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_785_fu_13881_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_787_fu_13897_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_789_fu_13913_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_791_fu_13929_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_793_fu_13945_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_795_fu_13961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_77_fu_3485_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_797_fu_13977_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_799_fu_13993_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_801_fu_14009_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_803_fu_14025_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_805_fu_14041_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_807_fu_14057_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_809_fu_14073_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_811_fu_14089_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_813_fu_14105_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_815_fu_14121_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_79_fu_3509_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_7_fu_2673_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_817_fu_14137_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_819_fu_14153_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_821_fu_14169_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_823_fu_14185_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_825_reg_29318' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_827_reg_29323' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_829_reg_29328' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_831_fu_14237_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_833_fu_14253_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_835_fu_14269_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_81_fu_3533_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_837_fu_14285_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_839_fu_14301_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_841_fu_14317_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_843_fu_14333_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_845_reg_29333' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_847_reg_29338' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_849_reg_29343' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_851_fu_14385_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_853_reg_29348' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_855_fu_14413_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_83_fu_3557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_857_fu_14429_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_859_fu_14445_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_861_fu_14461_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_863_fu_14477_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_865_fu_14493_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_867_fu_14509_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_869_fu_14525_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13383: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_871_fu_14541_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13385: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_873_fu_14557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13387: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_875_fu_14573_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13389: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_85_fu_3581_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13391: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_877_reg_29353' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13393: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_879_reg_29358' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13395: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_883_fu_15243_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13397: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_885_fu_15259_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13399: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_887_fu_15275_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13401: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_889_fu_15291_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13403: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_891_fu_15307_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13405: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_893_fu_15323_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13407: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_895_fu_15339_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_897_fu_15355_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_87_fu_3605_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_899_fu_15371_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13415: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_901_fu_15387_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_903_fu_15403_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13419: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_905_fu_15419_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13421: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_907_fu_15435_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13423: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_909_fu_15451_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13425: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_911_fu_15467_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13427: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_913_fu_15483_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13429: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_915_fu_15499_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13431: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_917_fu_15515_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13433: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_89_fu_3629_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13435: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_919_fu_15531_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_921_fu_15547_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_923_reg_29408' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13441: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_925_reg_29413' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13443: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_927_reg_29418' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13445: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_929_fu_15599_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13447: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_931_fu_15615_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13449: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_933_fu_15631_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13451: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_935_fu_15647_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13453: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_937_fu_15663_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13455: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_91_fu_3653_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13457: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_939_fu_15679_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13459: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_941_fu_15695_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13461: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_943_reg_29423' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13463: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_945_reg_29428' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13465: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_947_reg_29433' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13467: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_949_fu_15747_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_951_reg_29438' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_953_fu_15775_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13473: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_955_fu_15791_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13475: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_957_fu_15807_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13477: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_93_reg_28633' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13479: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_959_fu_15823_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13481: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_961_fu_15839_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13483: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_963_fu_15855_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13485: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_965_fu_15871_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13487: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_967_fu_15887_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13489: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_969_fu_15903_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13491: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_971_fu_15919_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13493: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_973_fu_15935_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13495: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_975_reg_29443' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13497: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_977_reg_29448' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13499: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_95_reg_28638' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13501: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_981_fu_16605_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13503: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_983_fu_16621_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_985_fu_16637_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13507: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_987_fu_16653_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13509: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_989_fu_16669_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13511: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_991_fu_16685_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13513: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_993_fu_16701_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13515: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_995_fu_16717_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13517: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_997_fu_16733_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13519: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_999_fu_16749_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13521: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_99_fu_4347_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1001_fu_16765_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1003_fu_16781_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1005_fu_16797_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1007_fu_16813_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1009_fu_16829_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1011_fu_16845_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1013_fu_16861_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1015_fu_16877_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1017_fu_16893_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1019_fu_16909_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_101_fu_4363_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_9_fu_2697_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1021_reg_29498' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1023_reg_29503' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1025_reg_29508' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1027_fu_16961_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1029_fu_16977_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1031_fu_16993_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1033_fu_17009_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1035_fu_17025_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1037_fu_17041_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1039_fu_17057_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_103_fu_4379_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1041_reg_29513' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1043_reg_29518' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1045_reg_29523' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1047_fu_17109_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1049_reg_29528' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1051_fu_17137_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1053_fu_17153_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1055_fu_17169_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1057_fu_17185_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1059_fu_17201_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_105_fu_4395_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1061_fu_17217_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13593: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1063_fu_17233_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1065_fu_17249_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13597: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1067_fu_17265_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1069_fu_17281_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13601: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1071_fu_17297_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1073_reg_29533' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13605: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1075_reg_29538' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1079_fu_17967_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13609: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1081_fu_17983_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13611: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_107_fu_4411_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1083_fu_17999_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13615: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1085_fu_18015_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1087_fu_18031_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13619: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1089_fu_18047_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13621: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1091_fu_18063_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13623: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1093_fu_18079_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1095_fu_18095_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13627: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1097_fu_18111_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1099_fu_18127_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13631: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1101_fu_18143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_109_fu_4427_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1103_fu_18159_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13637: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1105_fu_18175_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1107_fu_18191_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1109_fu_18207_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1111_fu_18223_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13645: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1113_fu_18239_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1115_fu_18255_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13649: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1117_fu_18271_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1119_reg_29588' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1121_reg_29593' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_111_fu_4443_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1123_reg_29598' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1125_fu_18323_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1127_fu_18339_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1129_fu_18355_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1131_fu_18371_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1133_fu_18387_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1135_fu_18403_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1137_fu_18419_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1139_reg_29603' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1141_reg_29608' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_113_fu_4459_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1143_reg_29613' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1145_fu_18471_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1147_reg_29618' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1149_fu_18499_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1151_fu_18515_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1153_fu_18531_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1155_fu_18547_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1157_fu_18563_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1159_fu_18579_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1161_fu_18595_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_115_fu_4475_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1163_fu_18611_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1165_fu_18627_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1167_fu_18643_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1169_fu_18659_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1171_reg_29623' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1173_reg_29628' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1177_fu_19329_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1179_fu_19345_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1181_fu_19361_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1183_fu_19377_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_117_fu_4491_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1185_fu_19393_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1187_fu_19409_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1189_fu_19425_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1191_fu_19441_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1193_fu_19457_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1195_fu_19473_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1197_fu_19489_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1199_fu_19505_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1201_fu_19521_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1203_fu_19537_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_119_fu_4507_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1205_fu_19553_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1207_fu_19569_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1209_fu_19585_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1211_fu_19601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1213_fu_19617_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1215_fu_19633_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1217_reg_29678' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1219_reg_29683' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1221_reg_29688' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1223_fu_19685_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_121_fu_4523_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_11_fu_2721_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1225_fu_19701_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1227_fu_19717_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1229_fu_19733_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1231_fu_19749_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1233_fu_19765_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1235_fu_19781_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1237_reg_29693' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1239_reg_29698' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1241_reg_29703' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1243_fu_19833_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_123_fu_4539_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1245_reg_29708' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1247_fu_19861_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1249_fu_19877_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1251_fu_19893_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1253_fu_19909_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1255_fu_19925_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1257_fu_19941_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1259_fu_19957_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1261_fu_19973_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1263_fu_19989_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_125_fu_4555_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1265_fu_20005_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1267_fu_20021_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1269_reg_29713' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1271_reg_29718' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1275_fu_20691_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1277_fu_20707_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1279_fu_20723_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1281_fu_20739_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1283_fu_20755_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1285_fu_20771_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_127_fu_4571_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1287_fu_20787_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1289_fu_20803_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1291_fu_20819_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1293_fu_20835_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1295_fu_20851_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1297_fu_20867_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1299_fu_20883_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1301_fu_20899_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1303_fu_20915_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1305_fu_20931_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_129_fu_4587_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1307_fu_20947_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1309_fu_20963_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1311_fu_20979_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1313_fu_20995_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1315_reg_29768' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1317_reg_29773' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1319_reg_29778' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1321_fu_21047_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1323_fu_21063_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1325_fu_21079_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_131_fu_4603_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1327_fu_21095_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1329_fu_21111_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1331_fu_21127_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1333_fu_21143_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1335_reg_29783' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1337_reg_29788' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1339_reg_29793' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1341_fu_21195_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1343_reg_29798' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1345_fu_21223_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_133_fu_4619_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1347_fu_21239_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1349_fu_21255_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1351_fu_21271_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1353_fu_21287_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1355_fu_21303_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1357_fu_21319_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1359_fu_21335_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1361_fu_21351_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1363_fu_21367_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1365_fu_21383_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_135_fu_4635_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1367_reg_29803' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1369_reg_29808' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1373_fu_22053_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1375_fu_22069_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1377_fu_22085_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1379_fu_22101_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1381_fu_22117_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1383_fu_22133_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1385_fu_22149_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1387_fu_22165_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_137_fu_4651_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1389_fu_22181_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1391_fu_22197_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1393_fu_22213_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1395_fu_22229_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1397_fu_22245_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1399_fu_22261_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1401_fu_22277_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1403_fu_22293_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1405_fu_22309_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1407_fu_22325_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_139_reg_28688' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1409_fu_22341_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1411_fu_22357_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1413_reg_29858' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1415_reg_29863' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1417_reg_29868' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1419_fu_22409_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1421_fu_22425_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1423_fu_22441_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1425_fu_22457_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1427_fu_22473_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_141_reg_28693' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_13_fu_2745_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1429_fu_22489_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1431_fu_22505_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1433_reg_29873' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1435_reg_29878' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:13999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1437_reg_29883' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1439_fu_22557_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1441_reg_29888' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1443_fu_22585_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1445_fu_22601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1447_fu_22617_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_143_reg_28698' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1449_fu_22633_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1451_fu_22649_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1453_fu_22665_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1455_fu_22681_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1457_fu_22697_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1459_fu_22713_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1461_fu_22729_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1463_fu_22745_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1465_reg_29893' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1467_reg_29898' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_145_fu_4703_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1471_fu_23415_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1473_fu_23431_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1475_fu_23447_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1477_fu_23463_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1479_fu_23479_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1481_fu_23495_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1483_fu_23511_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1485_fu_23527_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1487_fu_23543_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1489_fu_23559_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_147_fu_4719_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1491_fu_23575_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1493_fu_23591_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1495_fu_23607_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1497_fu_23623_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1499_fu_23639_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1501_fu_23655_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1503_fu_23671_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1505_fu_23687_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14073: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1507_fu_23703_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1509_fu_23719_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_149_fu_4735_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1511_reg_29948' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1513_reg_29953' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1515_reg_29958' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1517_fu_23771_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1519_fu_23787_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1521_fu_23803_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1523_fu_23819_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1525_fu_23835_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1527_fu_23851_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1529_fu_23867_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_151_fu_4751_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1531_reg_29963' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1533_reg_29968' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14105: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1535_reg_29973' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1537_fu_23919_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14109: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1539_reg_29978' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1541_fu_23947_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1543_fu_23963_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1545_fu_23979_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14117: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1547_fu_23995_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1549_fu_24011_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_153_fu_4767_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1551_fu_24027_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1553_fu_24043_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1555_fu_24059_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1557_fu_24075_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1559_fu_24091_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1561_fu_24107_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1563_reg_29983' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1565_reg_29988' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_155_fu_4783_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_157_fu_4799_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_159_reg_28703' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_161_reg_28708' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_15_fu_2769_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_163_reg_28713' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_165_fu_4851_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_167_reg_28718' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14155: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_169_fu_4879_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_171_fu_4895_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_173_fu_4911_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14161: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_175_fu_4927_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_177_fu_4943_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14165: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_179_fu_4959_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_181_fu_4975_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14169: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_17_fu_2793_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_183_fu_4991_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14173: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_185_fu_5007_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_187_fu_5023_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14177: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_189_fu_5039_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_191_reg_28723' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_193_reg_28728' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14183: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_197_fu_5709_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_199_fu_5725_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_201_fu_5741_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_203_fu_5757_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_19_fu_2817_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1_fu_2601_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14195: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_165_fu_25184_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14197: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_166_fu_25194_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14199: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_168_fu_25210_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14201: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_169_reg_30092' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14203: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_172_fu_7915_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14205: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_174_fu_7931_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14207: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_175_reg_28938' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14209: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_177_fu_7953_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14211: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_179_fu_7969_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14213: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_180_reg_28943' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14215: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_24626_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_181_fu_25232_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14219: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_183_fu_7991_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14221: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_185_fu_8007_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14223: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_186_reg_28948' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14225: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_188_reg_28953' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14227: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_189_fu_25248_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14229: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_190_fu_25258_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14231: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_192_fu_25274_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_193_fu_25284_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14235: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_194_reg_30097' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14237: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_24636_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_489_reg_29003' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14241: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_196_fu_25330_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14243: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_199_reg_29008' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14245: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_202_fu_9189_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14247: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_204_fu_9205_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14249: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_205_reg_29013' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14251: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_208_fu_9227_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14253: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_210_fu_9243_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14255: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_211_reg_29018' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14257: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_213_reg_29023' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14259: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_24652_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14261: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_214_fu_25370_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14263: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_215_fu_25380_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14265: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_217_fu_25396_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14267: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_218_reg_30107' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14269: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_221_fu_9277_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14271: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_223_fu_9293_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14273: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_224_reg_29028' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14275: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_226_fu_9315_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14277: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_228_fu_9331_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14279: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_229_reg_29033' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14281: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_reg_30047' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14283: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_230_fu_25418_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14285: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_232_fu_9353_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14287: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_234_fu_9369_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14289: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_235_reg_29038' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14291: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_237_reg_29043' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14293: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_238_fu_25434_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14295: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_239_fu_25444_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14297: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_241_fu_25460_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14299: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_242_fu_25470_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14301: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_243_reg_30112' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14303: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_3829_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_587_reg_29093' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14307: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_245_fu_25516_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14309: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_248_reg_29098' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14311: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_251_fu_10551_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14313: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_253_fu_10567_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14315: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_254_reg_29103' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_257_fu_10589_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14319: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_259_fu_10605_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14321: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_260_reg_29108' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14323: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_262_reg_29113' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14325: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_3845_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14327: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_263_fu_25556_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14329: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_264_fu_25566_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14331: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_266_fu_25582_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14333: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_267_reg_30122' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14335: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_270_fu_10639_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14337: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_272_fu_10655_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14339: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_273_reg_29118' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14341: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_275_fu_10677_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14343: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_277_fu_10693_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14345: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_278_reg_29123' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14347: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_reg_28668' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14349: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_279_fu_25604_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14351: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_281_fu_10715_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14353: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_283_fu_10731_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14355: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_284_reg_29128' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14357: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_286_reg_29133' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14359: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_287_fu_25620_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14361: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_288_fu_25630_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14363: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_290_fu_25646_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14365: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_291_fu_25656_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14367: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_292_reg_30127' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14369: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_3867_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_685_reg_29183' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14373: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_294_fu_25702_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14375: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_297_reg_29188' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14377: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_300_fu_11913_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14379: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_302_fu_11929_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14381: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_303_reg_29193' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_306_fu_11951_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14385: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_308_fu_11967_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14387: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_309_reg_29198' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14389: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_311_reg_29203' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14391: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_3883_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14393: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_312_fu_25742_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14395: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_313_fu_25752_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14397: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_315_fu_25768_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14399: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_316_reg_30137' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14401: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_319_fu_12001_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14403: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_321_fu_12017_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14405: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_322_reg_29208' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14407: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_324_fu_12039_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14409: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_326_fu_12055_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14411: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_327_reg_29213' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14413: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_reg_28673' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14415: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_24586_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14417: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_328_fu_25790_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14419: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_330_fu_12077_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_332_fu_12093_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14423: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_333_reg_29218' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14425: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_335_reg_29223' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14427: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_336_fu_25806_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_337_fu_25816_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14431: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_339_fu_25832_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14433: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_340_fu_25842_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14435: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_341_reg_30142' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14437: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_24674_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14439: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_783_reg_29273' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14441: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_343_fu_25888_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14443: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_346_reg_29278' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_349_fu_13275_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_351_fu_13291_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14449: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_352_reg_29283' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14451: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_355_fu_13313_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_357_fu_13329_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14455: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_358_reg_29288' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14457: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_360_reg_29293' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14459: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_3905_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14461: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_361_fu_25928_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_362_fu_25938_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14465: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_364_fu_25954_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14467: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_365_reg_30152' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14469: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_368_fu_13363_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14471: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_370_fu_13379_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14473: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_371_reg_29298' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14475: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_373_fu_13401_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_375_fu_13417_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14479: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_376_reg_29303' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14481: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_3921_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14483: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_377_fu_25976_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_379_fu_13439_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14487: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_381_fu_13455_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14489: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_382_reg_29308' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14491: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_384_reg_29313' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14493: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_385_fu_25992_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14495: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_386_fu_26002_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14497: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_388_fu_26018_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14499: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_389_fu_26028_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14501: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_390_reg_30157' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14503: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_reg_28678' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14505: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_881_reg_29363' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14507: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_392_fu_26074_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14509: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_395_reg_29368' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14511: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_398_fu_14637_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14513: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_400_fu_14653_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14515: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_401_reg_29373' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14517: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_404_fu_14675_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14519: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_406_fu_14691_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14521: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_407_reg_29378' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14523: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_409_reg_29383' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14525: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_reg_28683' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14527: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_410_fu_26114_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14529: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_411_fu_26124_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14531: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_413_fu_26140_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14533: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_414_reg_30167' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14535: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_417_fu_14725_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14537: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_419_fu_14741_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14539: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_420_reg_29388' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14541: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_422_fu_14763_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14543: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_424_fu_14779_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14545: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_425_reg_29393' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14547: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_24690_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14549: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_426_fu_26162_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14551: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_428_fu_14801_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14553: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_430_fu_14817_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14555: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_431_reg_29398' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14557: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_433_reg_29403' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14559: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_434_fu_26178_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14561: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_435_fu_26188_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14563: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_437_fu_26204_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14565: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_438_fu_26214_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14567: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_439_reg_30172' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14569: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_24700_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_979_reg_29453' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14573: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_441_fu_26260_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14575: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_444_reg_29458' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14577: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_447_fu_15999_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14579: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_449_fu_16015_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14581: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_450_reg_29463' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14583: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_453_fu_16037_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14585: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_455_fu_16053_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14587: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_456_reg_29468' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14589: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_458_reg_29473' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14591: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_24716_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14593: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_459_fu_26300_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14595: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_460_fu_26310_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14597: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_462_fu_26326_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14599: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_463_reg_30182' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14601: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_466_fu_16087_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14603: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_468_fu_16103_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14605: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_469_reg_29478' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14607: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_471_fu_16125_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14609: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_473_fu_16141_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14611: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_474_reg_29483' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14613: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_24726_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14615: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_475_fu_26348_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14617: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_477_fu_16163_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14619: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_479_fu_16179_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14621: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_480_reg_29488' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14623: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_482_reg_29493' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14625: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_483_fu_26364_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14627: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_484_fu_26374_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14629: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_486_fu_26390_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14631: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_487_fu_26400_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14633: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_488_reg_30187' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14635: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_reg_30052' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14637: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_reg_28648' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1077_reg_29543' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14641: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_490_fu_26446_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14643: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_493_reg_29548' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14645: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_496_fu_17361_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14647: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_498_fu_17377_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14649: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_499_reg_29553' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14651: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_502_fu_17399_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14653: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_504_fu_17415_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14655: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_505_reg_29558' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14657: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_507_reg_29563' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_195_reg_28733' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14661: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_508_fu_26486_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14663: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_509_fu_26496_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14665: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_511_fu_26512_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14667: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_512_reg_30197' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14669: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_515_fu_17449_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14671: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_517_fu_17465_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14673: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_518_reg_29568' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14675: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_520_fu_17487_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14677: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_522_fu_17503_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14679: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_523_reg_29573' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14681: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_24772_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14683: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_524_fu_26534_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14685: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_526_fu_17525_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14687: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_528_fu_17541_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14689: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_529_reg_29578' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14691: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_531_reg_29583' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14693: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_532_fu_26550_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14695: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_533_fu_26560_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14697: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_535_fu_26576_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14699: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_536_fu_26586_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14701: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_537_reg_30202' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14703: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_reg_28738' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1175_reg_29633' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14707: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_539_fu_26632_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14709: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_542_reg_29638' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14711: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_545_fu_18723_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14713: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_547_fu_18739_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14715: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_548_reg_29643' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14717: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_551_fu_18761_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14719: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_553_fu_18777_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14721: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_554_reg_29648' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14723: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_556_reg_29653' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14725: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_5103_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14727: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_557_fu_26672_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14729: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_558_fu_26682_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14731: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_560_fu_26698_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14733: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_561_reg_30212' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14735: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_564_fu_18811_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14737: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_566_fu_18827_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14739: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_567_reg_29658' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14741: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_569_fu_18849_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14743: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_571_fu_18865_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14745: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_572_reg_29663' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14747: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_5119_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14749: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_573_fu_26720_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14751: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_575_fu_18887_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14753: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_577_fu_18903_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14755: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_578_reg_29668' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14757: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_580_reg_29673' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14759: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_581_fu_26736_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14761: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_582_fu_26746_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14763: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_584_fu_26762_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14765: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_585_fu_26772_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14767: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_586_reg_30217' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14769: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_reg_28743' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1273_reg_29723' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14773: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_588_fu_26818_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14775: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_591_reg_29728' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14777: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_594_fu_20085_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14779: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_596_fu_20101_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14781: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_597_reg_29733' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14783: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_600_fu_20123_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14785: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_602_fu_20139_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14787: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_603_reg_29738' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14789: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_605_reg_29743' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14791: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_fu_5141_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14793: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_606_fu_26858_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14795: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_607_fu_26868_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14797: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_609_fu_26884_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14799: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_610_reg_30227' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14801: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_613_fu_20173_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14803: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_615_fu_20189_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14805: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_616_reg_29748' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14807: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_618_fu_20211_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14809: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_620_fu_20227_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14811: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_621_reg_29753' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14813: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_5157_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14815: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_622_fu_26906_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14817: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_624_fu_20249_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14819: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_626_fu_20265_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14821: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_627_reg_29758' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14823: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_629_reg_29763' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14825: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_630_fu_26922_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14827: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_631_fu_26932_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14829: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_633_fu_26948_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14831: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_634_fu_26958_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14833: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_635_reg_30232' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14835: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_reg_28748' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1371_reg_29813' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14839: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_637_fu_27004_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14841: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_640_reg_29818' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14843: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_643_fu_21447_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14845: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_645_fu_21463_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14847: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_646_reg_29823' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14849: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_649_fu_21485_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14851: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_651_fu_21501_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_652_reg_29828' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14855: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_654_reg_29833' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14857: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_reg_28753' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14859: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_3741_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14861: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_655_fu_27044_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14863: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_656_fu_27054_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14865: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_658_fu_27070_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14867: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_659_reg_30242' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14869: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_662_fu_21535_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14871: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_664_fu_21551_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14873: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_665_reg_29838' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14875: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_667_fu_21573_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14877: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_669_fu_21589_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14879: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_670_reg_29843' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14881: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_24812_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14883: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_671_fu_27092_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14885: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_673_fu_21611_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14887: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_675_fu_21627_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14889: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_676_reg_29848' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14891: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_678_reg_29853' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14893: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_679_fu_27108_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14895: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_680_fu_27118_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14897: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_682_fu_27134_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14899: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_683_fu_27144_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14901: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_684_reg_30247' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14903: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_fu_24822_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1469_reg_29903' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14907: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_686_fu_27190_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14909: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_689_reg_29908' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14911: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_692_fu_22809_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14913: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_694_fu_22825_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14915: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_695_reg_29913' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14917: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_698_fu_22847_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14919: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_700_fu_22863_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14921: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_701_reg_29918' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14923: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_703_reg_29923' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14925: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_24838_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14927: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_704_fu_27230_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14929: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_705_fu_27240_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14931: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_707_fu_27256_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14933: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_708_reg_30257' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14935: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_711_fu_22897_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14937: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_713_fu_22913_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14939: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_714_reg_29928' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14941: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_716_fu_22935_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14943: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_718_fu_22951_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14945: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_719_reg_29933' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14947: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_reg_30062' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14949: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_720_fu_27278_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14951: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_722_fu_22973_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14953: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_724_fu_22989_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14955: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_725_reg_29938' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14957: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_727_reg_29943' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14959: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_728_fu_27294_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14961: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_729_fu_27304_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14963: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_731_fu_27320_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14965: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_732_fu_27330_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14967: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_733_reg_30262' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14969: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_fu_5191_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_1567_reg_29993' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14973: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_735_fu_27376_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14975: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_738_reg_29998' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14977: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_741_fu_24171_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14979: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_743_fu_24187_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14981: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_744_reg_30003' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14983: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_747_fu_24209_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14985: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_749_fu_24225_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14987: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_750_reg_30008' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14989: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_752_reg_30013' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14991: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_5207_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14993: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_753_fu_27416_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14995: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_754_fu_27426_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14997: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_756_fu_27442_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:14999: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_757_reg_30272' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15001: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_760_fu_24259_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15003: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_762_fu_24275_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15005: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_763_reg_30018' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15007: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_765_fu_24297_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15009: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_767_fu_24313_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15011: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_768_reg_30023' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15013: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_reg_28758' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15015: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_769_fu_27464_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15017: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_771_fu_24335_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15019: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_773_fu_24351_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15021: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_774_reg_30028' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15023: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_776_reg_30033' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15025: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_777_fu_27480_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15027: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_778_fu_27490_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15029: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_780_fu_27506_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15031: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_781_fu_27516_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15033: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_782_reg_30277' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15035: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_5229_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15037: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_fu_5245_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15039: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_28763' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15041: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_3757_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15043: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_fu_24860_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15045: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_85_fu_5267_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15047: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_87_fu_5283_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15049: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_88_reg_28768' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15051: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_90_reg_28773' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15053: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_91_fu_24876_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15055: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_92_fu_24886_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15057: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_94_fu_24902_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15059: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_95_fu_24912_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15061: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_96_reg_30067' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15063: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_reg_28653' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_293_reg_28823' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15067: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_98_fu_24958_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15069: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_101_reg_28828' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15071: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_104_fu_6465_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15073: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_106_fu_6481_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15075: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_107_reg_28833' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15077: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_110_fu_6503_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15079: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_112_fu_6519_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15081: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_113_reg_28838' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15083: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_115_reg_28843' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15085: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_3779_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15087: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_116_fu_24998_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15089: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_117_fu_25008_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15091: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_119_fu_25024_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15093: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_120_reg_30077' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15095: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_123_fu_6553_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15097: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_125_fu_6569_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15099: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_126_reg_28848' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15101: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_128_fu_6591_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15103: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_130_fu_6607_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15105: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_131_reg_28853' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15107: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_3795_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15109: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_132_fu_25046_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15111: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_134_fu_6629_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15113: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_136_fu_6645_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15115: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_137_reg_28858' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15117: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_139_reg_28863' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15119: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_140_fu_25062_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15121: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_141_fu_25072_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15123: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_143_fu_25088_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15125: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_144_fu_25098_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15127: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_145_reg_30082' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15129: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_reg_28658' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_391_reg_28913' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15133: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_147_fu_25144_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15135: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_150_reg_28918' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15137: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_153_fu_7827_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15139: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_155_fu_7843_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15141: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_156_reg_28923' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15143: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_159_fu_7865_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15145: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_161_fu_7881_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15147: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_162_reg_28928' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15149: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_164_reg_28933' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15151: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_reg_28663' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:15153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln879_97_reg_28643' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_zqc/code_gen_ipgen_StreamingFCLayer_Batch_0_rpi3x4bd/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_1_513veeou'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFIFO_1_513veeou/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_1.cpp > VStreamingFIFO_1__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_1__ALLcls.o VStreamingFIFO_1__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_1__Trace.cpp VStreamingFIFO_1__Syms.cpp VStreamingFIFO_1__Trace__Slow.cpp > VStreamingFIFO_1__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_1__ALLsup.o VStreamingFIFO_1__ALLsup.cpp\n",
      "      Archiving VStreamingFIFO_1__ALL.a ...\n",
      "ar r VStreamingFIFO_1__ALL.a VStreamingFIFO_1__ALLcls.o VStreamingFIFO_1__ALLsup.o\n",
      "ranlib VStreamingFIFO_1__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_1__ALL.a    -o VStreamingFIFO_1 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_1_513veeou'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFIFO_1__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_0_h3x_stfq'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFIFO_0_h3x_stfq/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_0.cpp > VStreamingFIFO_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_0__ALLcls.o VStreamingFIFO_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_0__Trace.cpp VStreamingFIFO_0__Syms.cpp VStreamingFIFO_0__Trace__Slow.cpp > VStreamingFIFO_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFIFO_0__ALLsup.o VStreamingFIFO_0__ALLsup.cpp\n",
      "      Archiving VStreamingFIFO_0__ALL.a ...\n",
      "ar r VStreamingFIFO_0__ALL.a VStreamingFIFO_0__ALLcls.o VStreamingFIFO_0__ALLsup.o\n",
      "ranlib VStreamingFIFO_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_0__ALL.a    -o VStreamingFIFO_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFIFO_0_h3x_stfq'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFIFO_0__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_Thresholding_Batch_0_4iszmcrj'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_Thresholding_Batch_0_4iszmcrj/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_Batch_0_Thresholding_Batch_0.cpp > VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.o VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_Batch_0_Thresholding_Batch_0__Trace.cpp VThresholding_Batch_0_Thresholding_Batch_0__Syms.cpp VThresholding_Batch_0_Thresholding_Batch_0__Trace__Slow.cpp > VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.cpp\n",
      "      Archiving VThresholding_Batch_0_Thresholding_Batch_0__ALL.a ...\n",
      "ar r VThresholding_Batch_0_Thresholding_Batch_0__ALL.a VThresholding_Batch_0_Thresholding_Batch_0__ALLcls.o VThresholding_Batch_0_Thresholding_Batch_0__ALLsup.o\n",
      "ranlib VThresholding_Batch_0_Thresholding_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_Batch_0_Thresholding_Batch_0__ALL.a    -o VThresholding_Batch_0_Thresholding_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_Thresholding_Batch_0_4iszmcrj'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VThresholding_Batch_0_Thresholding_Batch_0__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_0_3tl81qcu'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_0_3tl81qcu/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Syms.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace__Slow.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a    -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_StreamingFCLayer_Batch_0_3tl81qcu'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.insert_dwc import InsertDWC\n",
    "from finn.transformation.fpgadataflow.insert_fifo import InsertFIFO\n",
    "from finn.transformation.fpgadataflow.create_stitched_ip import CreateStitchedIP\n",
    "\n",
    "child_model = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")\n",
    "child_model = child_model.transform(InsertDWC())\n",
    "child_model = child_model.transform(InsertFIFO())\n",
    "child_model = child_model.transform(GiveUniqueNodeNames())\n",
    "child_model = child_model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(HLSSynthIP())\n",
    "child_model = child_model.transform(CreateStitchedIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(PrepareRTLSim())\n",
    "child_model.set_metadata_prop(\"exec_mode\",\"rtlsim\")\n",
    "child_model.save(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parent model\n",
    "model_for_rtlsim = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "# reference child model\n",
    "sdp_node = getCustomOp(model_for_rtlsim.graph.node[1])\n",
    "sdp_node.set_nodeattr(\"model\", build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_zqc/pyverilator_ipstitched_tpznhv6q'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_zqc/pyverilator_ipstitched_tpznhv6q/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp\n",
      "      Archiving Vfinn_design_wrapper__ALL.a ...\n",
      "ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o\n",
      "ranlib Vfinn_design_wrapper__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_zqc/pyverilator_ipstitched_tpznhv6q'\n",
      "The results are not the same!\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating Vfinn_design_wrapper__ALL.a\n"
     ]
    }
   ],
   "source": [
    "output_dict = oxe.execute_onnx(model_for_rtlsim, input_dict)\n",
    "output_rtlsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "if np.isclose(output_rtlsim, output_golden, atol=1e-3).all():\n",
    "    print(\"Results are the same!\")\n",
    "else:\n",
    "    print(\"The results are not the same!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
