<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4846" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4846{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4846{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4846{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4846{left:189px;bottom:979px;}
#t5_4846{left:539px;bottom:979px;letter-spacing:-0.15px;}
#t6_4846{left:539px;bottom:958px;letter-spacing:-0.11px;}
#t7_4846{left:539px;bottom:941px;letter-spacing:-0.15px;}
#t8_4846{left:189px;bottom:917px;}
#t9_4846{left:539px;bottom:917px;letter-spacing:-0.15px;}
#ta_4846{left:539px;bottom:895px;letter-spacing:-0.12px;}
#tb_4846{left:539px;bottom:878px;letter-spacing:-0.11px;}
#tc_4846{left:539px;bottom:857px;letter-spacing:-0.12px;}
#td_4846{left:189px;bottom:833px;}
#te_4846{left:539px;bottom:833px;letter-spacing:-0.15px;}
#tf_4846{left:539px;bottom:811px;letter-spacing:-0.11px;word-spacing:-0.92px;}
#tg_4846{left:539px;bottom:794px;letter-spacing:-0.13px;}
#th_4846{left:189px;bottom:770px;letter-spacing:-0.14px;}
#ti_4846{left:539px;bottom:770px;letter-spacing:-0.14px;}
#tj_4846{left:85px;bottom:745px;letter-spacing:-0.17px;}
#tk_4846{left:142px;bottom:745px;letter-spacing:-0.15px;}
#tl_4846{left:189px;bottom:745px;letter-spacing:-0.15px;}
#tm_4846{left:539px;bottom:745px;letter-spacing:-0.13px;}
#tn_4846{left:539px;bottom:724px;letter-spacing:-0.11px;}
#to_4846{left:81px;bottom:700px;letter-spacing:-0.18px;}
#tp_4846{left:142px;bottom:700px;letter-spacing:-0.15px;}
#tq_4846{left:189px;bottom:700px;letter-spacing:-0.14px;}
#tr_4846{left:538px;bottom:700px;letter-spacing:-0.12px;}
#ts_4846{left:539px;bottom:678px;letter-spacing:-0.11px;}
#tt_4846{left:81px;bottom:654px;letter-spacing:-0.16px;}
#tu_4846{left:142px;bottom:654px;letter-spacing:-0.18px;}
#tv_4846{left:189px;bottom:654px;letter-spacing:-0.14px;}
#tw_4846{left:445px;bottom:654px;letter-spacing:-0.12px;}
#tx_4846{left:539px;bottom:654px;letter-spacing:-0.12px;}
#ty_4846{left:81px;bottom:629px;letter-spacing:-0.17px;}
#tz_4846{left:142px;bottom:629px;letter-spacing:-0.18px;}
#t10_4846{left:189px;bottom:629px;letter-spacing:-0.14px;}
#t11_4846{left:445px;bottom:629px;letter-spacing:-0.12px;}
#t12_4846{left:539px;bottom:629px;letter-spacing:-0.12px;}
#t13_4846{left:81px;bottom:605px;letter-spacing:-0.17px;}
#t14_4846{left:142px;bottom:605px;letter-spacing:-0.17px;}
#t15_4846{left:189px;bottom:605px;letter-spacing:-0.15px;}
#t16_4846{left:445px;bottom:605px;letter-spacing:-0.13px;}
#t17_4846{left:539px;bottom:605px;letter-spacing:-0.12px;}
#t18_4846{left:539px;bottom:584px;letter-spacing:-0.12px;}
#t19_4846{left:539px;bottom:567px;letter-spacing:-0.11px;}
#t1a_4846{left:539px;bottom:545px;letter-spacing:-0.11px;}
#t1b_4846{left:80px;bottom:521px;letter-spacing:-0.15px;}
#t1c_4846{left:142px;bottom:521px;letter-spacing:-0.18px;}
#t1d_4846{left:189px;bottom:521px;letter-spacing:-0.15px;}
#t1e_4846{left:445px;bottom:521px;letter-spacing:-0.13px;}
#t1f_4846{left:539px;bottom:521px;letter-spacing:-0.12px;}
#t1g_4846{left:539px;bottom:499px;letter-spacing:-0.11px;}
#t1h_4846{left:539px;bottom:483px;letter-spacing:-0.13px;}
#t1i_4846{left:539px;bottom:461px;letter-spacing:-0.11px;}
#t1j_4846{left:539px;bottom:444px;letter-spacing:-0.12px;}
#t1k_4846{left:539px;bottom:428px;letter-spacing:-0.11px;}
#t1l_4846{left:189px;bottom:403px;letter-spacing:-0.12px;}
#t1m_4846{left:539px;bottom:403px;letter-spacing:-0.15px;}
#t1n_4846{left:539px;bottom:382px;letter-spacing:-0.11px;}
#t1o_4846{left:189px;bottom:357px;letter-spacing:-0.13px;}
#t1p_4846{left:539px;bottom:357px;letter-spacing:-0.15px;}
#t1q_4846{left:539px;bottom:336px;letter-spacing:-0.11px;}
#t1r_4846{left:189px;bottom:312px;letter-spacing:-0.15px;}
#t1s_4846{left:539px;bottom:312px;letter-spacing:-0.15px;}
#t1t_4846{left:539px;bottom:290px;letter-spacing:-0.11px;}
#t1u_4846{left:189px;bottom:266px;letter-spacing:-0.15px;}
#t1v_4846{left:539px;bottom:266px;letter-spacing:-0.15px;}
#t1w_4846{left:539px;bottom:244px;letter-spacing:-0.11px;}
#t1x_4846{left:189px;bottom:220px;letter-spacing:-0.15px;}
#t1y_4846{left:539px;bottom:220px;letter-spacing:-0.15px;}
#t1z_4846{left:539px;bottom:199px;letter-spacing:-0.11px;}
#t20_4846{left:189px;bottom:174px;letter-spacing:-0.15px;}
#t21_4846{left:539px;bottom:174px;letter-spacing:-0.15px;}
#t22_4846{left:539px;bottom:153px;letter-spacing:-0.11px;}
#t23_4846{left:87px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t24_4846{left:173px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t25_4846{left:316px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t26_4846{left:551px;bottom:1068px;letter-spacing:0.12px;}
#t27_4846{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t28_4846{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t29_4846{left:230px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2a_4846{left:467px;bottom:1028px;letter-spacing:-0.15px;}
#t2b_4846{left:647px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t2c_4846{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2d_4846{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4846{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4846{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4846{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4846{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4846{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4846" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4846Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4846" style="-webkit-user-select: none;"><object width="935" height="1210" data="4846/4846.svg" type="image/svg+xml" id="pdf4846" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4846" class="t s1_4846">2-324 </span><span id="t2_4846" class="t s1_4846">Vol. 4 </span>
<span id="t3_4846" class="t s2_4846">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4846" class="t s3_4846">5 </span><span id="t5_4846" class="t s3_4846">SPLIT_LOCK_DISABLE_SUPPORTED </span>
<span id="t6_4846" class="t s3_4846">When read as 1, software can set bit 29 of </span>
<span id="t7_4846" class="t s3_4846">MSR_MEMORY_CTRL. </span>
<span id="t8_4846" class="t s3_4846">6 </span><span id="t9_4846" class="t s3_4846">SNOOP_FILTER_QOS_SUPPORTED </span>
<span id="ta_4846" class="t s3_4846">When set to 1, the Snoop Filter Qos Mask MSRs are </span>
<span id="tb_4846" class="t s3_4846">supported. </span>
<span id="tc_4846" class="t s3_4846">When set to 0, access to these MSRs will #GP. </span>
<span id="td_4846" class="t s3_4846">7 </span><span id="te_4846" class="t s3_4846">UC_STORE_THROTTLING_SUPPORTED </span>
<span id="tf_4846" class="t s3_4846">When set 1, UC Store throttle capability exist through </span>
<span id="tg_4846" class="t s3_4846">MSR_MEMORY_CTRL (33H) bit 27. </span>
<span id="th_4846" class="t s3_4846">31:8 </span><span id="ti_4846" class="t s3_4846">Reserved </span>
<span id="tj_4846" class="t s3_4846">E1H </span><span id="tk_4846" class="t s3_4846">225 </span><span id="tl_4846" class="t s3_4846">IA32_UMWAIT_CONTROL </span><span id="tm_4846" class="t s3_4846">UMWAIT Control (R/W) </span>
<span id="tn_4846" class="t s3_4846">See Table 2-2. </span>
<span id="to_4846" class="t s3_4846">10AH </span><span id="tp_4846" class="t s3_4846">266 </span><span id="tq_4846" class="t s3_4846">IA32_ARCH_CAPABILITIES </span><span id="tr_4846" class="t s3_4846">Enumeration of Architectural Features (R/O) </span>
<span id="ts_4846" class="t s3_4846">See Table 2-2. </span>
<span id="tt_4846" class="t s3_4846">18CH </span><span id="tu_4846" class="t s3_4846">396 </span><span id="tv_4846" class="t s3_4846">IA32_PERFEVTSEL6 </span><span id="tw_4846" class="t s3_4846">Core </span><span id="tx_4846" class="t s3_4846">See Table 2-20. </span>
<span id="ty_4846" class="t s3_4846">18DH </span><span id="tz_4846" class="t s3_4846">397 </span><span id="t10_4846" class="t s3_4846">IA32_PERFEVTSEL7 </span><span id="t11_4846" class="t s3_4846">Core </span><span id="t12_4846" class="t s3_4846">See Table 2-20. </span>
<span id="t13_4846" class="t s3_4846">195H </span><span id="t14_4846" class="t s3_4846">405 </span><span id="t15_4846" class="t s3_4846">IA32_OVERCLOCKING_STATUS </span><span id="t16_4846" class="t s3_4846">Package </span><span id="t17_4846" class="t s3_4846">Overclocking Status (R/O) </span>
<span id="t18_4846" class="t s3_4846">IA32_ARCH_CAPABILITIES[bit 23] enumerates </span>
<span id="t19_4846" class="t s3_4846">support for this MSR. </span>
<span id="t1a_4846" class="t s3_4846">See Table 2-2. </span>
<span id="t1b_4846" class="t s3_4846">1ADH </span><span id="t1c_4846" class="t s3_4846">429 </span><span id="t1d_4846" class="t s3_4846">MSR_PRIMARY_TURBO_RATIO_LIMIT </span><span id="t1e_4846" class="t s3_4846">Package </span><span id="t1f_4846" class="t s3_4846">Primary Maximum Turbo Ratio Limit (R/W) </span>
<span id="t1g_4846" class="t s3_4846">Software can configure these limits when </span>
<span id="t1h_4846" class="t s3_4846">MSR_PLATFORM_INFO[28] = 1. </span>
<span id="t1i_4846" class="t s3_4846">Specifies Maximum Ratio Limit for each group. </span>
<span id="t1j_4846" class="t s3_4846">Maximum ratio for groups with more cores must </span>
<span id="t1k_4846" class="t s3_4846">decrease monotonically. </span>
<span id="t1l_4846" class="t s3_4846">7:0 </span><span id="t1m_4846" class="t s3_4846">MAX_TURBO_GROUP_0: </span>
<span id="t1n_4846" class="t s3_4846">Maximum turbo ratio limit with 1 core active. </span>
<span id="t1o_4846" class="t s3_4846">15:8 </span><span id="t1p_4846" class="t s3_4846">MAX_TURBO_GROUP_1: </span>
<span id="t1q_4846" class="t s3_4846">Maximum turbo ratio limit with 2 cores active. </span>
<span id="t1r_4846" class="t s3_4846">23:16 </span><span id="t1s_4846" class="t s3_4846">MAX_TURBO_GROUP_2: </span>
<span id="t1t_4846" class="t s3_4846">Maximum turbo ratio limit with 3 cores active. </span>
<span id="t1u_4846" class="t s3_4846">31:24 </span><span id="t1v_4846" class="t s3_4846">MAX_TURBO_GROUP_3: </span>
<span id="t1w_4846" class="t s3_4846">Maximum turbo ratio limit with 4 cores active. </span>
<span id="t1x_4846" class="t s3_4846">39:32 </span><span id="t1y_4846" class="t s3_4846">MAX_TURBO_GROUP_4: </span>
<span id="t1z_4846" class="t s3_4846">Maximum turbo ratio limit with 5 cores active. </span>
<span id="t20_4846" class="t s3_4846">47:40 </span><span id="t21_4846" class="t s3_4846">MAX_TURBO_GROUP_5: </span>
<span id="t22_4846" class="t s3_4846">Maximum turbo ratio limit with 6 cores active. </span>
<span id="t23_4846" class="t s4_4846">Table 2-46. </span><span id="t24_4846" class="t s4_4846">Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors Supporting </span>
<span id="t25_4846" class="t s4_4846">Performance Hybrid Architecture </span><span id="t26_4846" class="t s4_4846">(Contd.) </span>
<span id="t27_4846" class="t s5_4846">Register </span>
<span id="t28_4846" class="t s5_4846">Address </span><span id="t29_4846" class="t s5_4846">Register Name / Bit Fields </span><span id="t2a_4846" class="t s5_4846">Scope </span><span id="t2b_4846" class="t s5_4846">Bit Description </span>
<span id="t2c_4846" class="t s5_4846">Hex </span><span id="t2d_4846" class="t s5_4846">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
