// Seed: 80013089
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3
);
  tri id_5;
  assign id_5 = id_0;
  assign id_5 = 1'b0;
  import id_6::*;
  assign id_6 = id_1;
  wire id_7;
  final $display;
  wire id_8;
  module_0(
      id_8, id_7
  );
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
