// Seed: 3661479223
module module_0 (
    input  tri   id_0,
    input  wand  id_1,
    input  uwire id_2,
    output uwire id_3,
    output wor   id_4
);
  logic id_6 = 1;
  wire [-1 : 'b0] id_7;
  assign id_3 = ~1;
  wire id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    input tri id_3
);
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_0  = 32'd73,
    parameter id_13 = 32'd31,
    parameter id_14 = 32'd81,
    parameter id_16 = 32'd30,
    parameter id_19 = 32'd33,
    parameter id_2  = 32'd94,
    parameter id_23 = 32'd60,
    parameter id_26 = 32'd63,
    parameter id_9  = 32'd99
) (
    input wire _id_0,
    output supply0 id_1,
    input wor _id_2,
    input supply0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    inout wor id_8,
    output wor _id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    input wand _id_13,
    output wor _id_14,
    input tri0 id_15,
    output tri0 _id_16,
    output tri0 id_17,
    input wand id_18,
    input uwire _id_19,
    input wire id_20,
    output tri id_21,
    input wor id_22,
    input tri1 _id_23,
    input supply0 id_24,
    output tri0 id_25,
    output tri0 _id_26
);
  assign id_21 = -1;
  module_0 modCall_1 (
      id_3,
      id_24,
      id_22,
      id_25,
      id_17
  );
  assign id_14 = (id_23);
  logic [id_9  ==  1 : id_26  #  (
      .  id_23(  -1  ),
      .  id_16( "" ),
      .  id_0 (  id_13  ),
      .  id_2 (  id_14  ),
      .  id_19(  -1 'b0 )
)] id_28 = -1 == id_8;
endmodule
