Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  3 10:42:36 2022
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : report_utilization -file example_ibert_ultrascale_gth_0_utilization_synth.rpt -pb example_ibert_ultrascale_gth_0_utilization_synth.pb
| Design       : example_ibert_ultrascale_gth_0
| Device       : xcku040ffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  |  7989 |     0 |    242400 |  3.30 |
|   LUT as Logic             |  7587 |     0 |    242400 |  3.13 |
|   LUT as Memory            |   402 |     0 |    112800 |  0.36 |
|     LUT as Distributed RAM |   192 |     0 |           |       |
|     LUT as Shift Register  |   210 |     0 |           |       |
| CLB Registers              | 15857 |     0 |    484800 |  3.27 |
|   Register as Flip Flop    | 15857 |     0 |    484800 |  3.27 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |   121 |     0 |     30300 |  0.40 |
| F7 Muxes                   |   619 |     0 |    121200 |  0.51 |
| F8 Muxes                   |   119 |     0 |     60600 |  0.20 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 244   |          Yes |           - |          Set |
| 336   |          Yes |           - |        Reset |
| 258   |          Yes |         Set |            - |
| 15019 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   20 |     0 |       600 |  3.33 |
|   RAMB36/FIFO*    |   20 |     0 |       600 |  3.33 |
|     RAMB36E2 only |   20 |       |           |       |
|   RAMB18          |    0 |     0 |      1200 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    8 |     0 |      1920 |  0.42 |
|   DSP48E2 only |    8 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    2 |     0 |       520 |  0.38 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   20 |     0 |       480 |  4.17 |
|   BUFGCE             |    4 |     0 |       240 |  1.67 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |   16 |     0 |       120 | 13.33 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    4 |     0 |        20 | 20.00 |
| GTHE3_COMMON    |    1 |     0 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     0 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 15019 |            Register |
| LUT6          |  3142 |                 CLB |
| LUT5          |  2307 |                 CLB |
| LUT2          |  1489 |                 CLB |
| LUT4          |  1035 |                 CLB |
| LUT3          |   815 |                 CLB |
| MUXF7         |   619 |                 CLB |
| FDCE          |   336 |            Register |
| FDSE          |   258 |            Register |
| FDPE          |   244 |            Register |
| RAMD32        |   240 |                 CLB |
| SRL16E        |   210 |                 CLB |
| LUT1          |   184 |                 CLB |
| CARRY8        |   121 |                 CLB |
| MUXF8         |   119 |                 CLB |
| RAMB36E2      |    20 |           Block Ram |
| RAMS32        |    16 |                 CLB |
| BUFG_GT       |    16 |               Clock |
| DSP48E2       |     8 |          Arithmetic |
| BUFG_GT_SYNC  |     8 |               Clock |
| GTHE3_CHANNEL |     4 |            Advanced |
| BUFGCE        |     4 |               Clock |
| IBUFDS_GTE3   |     1 |            Advanced |
| IBUFCTRL      |     1 |              Others |
| GTHE3_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


