0.7
2020.2
Oct 13 2023
20:47:58
E:/DigitalCircuit-Verilog-Base-Learning/lab8/lab8.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab8/lab8.srcs/sim_1/new/test_shifting_register.v,1701861203,verilog,,,,test_shifting_register,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab8/lab8.srcs/sources_1/new/shifting_register.v,1701861134,verilog,,E:/DigitalCircuit-Verilog-Base-Learning/lab8/lab8.srcs/sim_1/new/test_shifting_register.v,,shifting_register,,,,,,,,
