{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616189808614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616189808619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 14:36:48 2021 " "Processing started: Fri Mar 19 14:36:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616189808619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189808619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189808619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616189809182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616189809183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Imm " "Found entity 1: LUT_Imm" {  } { { "LUT_Imm.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Add " "Found entity 1: LUT_Add" {  } { { "LUT_Add.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstFetch " "Found entity 1: InstFetch" {  } { { "InstFetch.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Ctrl.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616189818310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189818310 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LoadInst TopLevel.sv(45) " "Verilog HDL Implicit Net warning at TopLevel.sv(45): created implicit net for \"LoadInst\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616189818358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 TopLevel.sv(47) " "Verilog HDL assignment warning at TopLevel.sv(47): truncated value with size 8 to match size of target (1)" {  } { { "TopLevel.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616189818359 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstFetch InstFetch:InstFetch1 " "Elaborating entity \"InstFetch\" for hierarchy \"InstFetch:InstFetch1\"" {  } { { "TopLevel.sv" "InstFetch1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 InstFetch.sv(30) " "Verilog HDL assignment warning at InstFetch.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "InstFetch.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616189818391 "|TopLevel|InstFetch:InstFetch1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "TopLevel.sv" "Ctrl1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ctrl.sv(31) " "Verilog HDL assignment warning at Ctrl.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "Ctrl.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616189818393 "|TopLevel|Ctrl:Ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:InstROM1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:InstROM1\"" {  } { { "TopLevel.sv" "InstROM1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818395 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 1023 InstROM.sv(44) " "Verilog HDL warning at InstROM.sv(44): number of words (6) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1616189818396 "|TopLevel|InstROM:InstROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(39) " "Net \"inst_rom.data_a\" at InstROM.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616189818396 "|TopLevel|InstROM:InstROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(39) " "Net \"inst_rom.waddr_a\" at InstROM.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616189818396 "|TopLevel|InstROM:InstROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(39) " "Net \"inst_rom.we_a\" at InstROM.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616189818396 "|TopLevel|InstROM:InstROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF1 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF1\"" {  } { { "TopLevel.sv" "RF1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818398 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RegFile.sv(38) " "Verilog HDL or VHDL warning at the RegFile.sv(38): index expression is not wide enough to address all of the elements in the array" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1616189818398 "|TopLevel|RegFile:RF1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RegFile.sv(60) " "Verilog HDL or VHDL warning at the RegFile.sv(60): index expression is not wide enough to address all of the elements in the array" {  } { { "RegFile.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv" 60 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1616189818399 "|TopLevel|RegFile:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(16) " "Verilog HDL or VHDL warning at ALU.sv(16): object \"op_mnemonic\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616189818443 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_Imm LUT_Imm:LUT_IMM " "Elaborating entity \"LUT_Imm\" for hierarchy \"LUT_Imm:LUT_IMM\"" {  } { { "TopLevel.sv" "LUT_IMM" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_Add LUT_Add:LUT_ADD " "Elaborating entity \"LUT_Add\" for hierarchy \"LUT_Add:LUT_ADD\"" {  } { { "TopLevel.sv" "LUT_ADD" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DM1 " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DM1\"" {  } { { "TopLevel.sv" "DM1" { Text "C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189818449 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Xavie/Projects/CSE-141L/Lab2/db/TopLevel.ram0_InstROM_15efe571.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Xavie/Projects/CSE-141L/Lab2/db/TopLevel.ram0_InstROM_15efe571.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1616189819044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616189819738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616189820374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616189821207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616189821207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "709 " "Implemented 709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616189821352 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616189821352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "705 " "Implemented 705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616189821352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616189821352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616189821391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 14:37:01 2021 " "Processing ended: Fri Mar 19 14:37:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616189821391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616189821391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616189821391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616189821391 ""}
