{
  "creator": "Yosys 0.48 (git sha1 aaa534749, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "rcAdder": {
      "attributes": {
        "hdlname": "rcAdder",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:1.1-32.10"
      },
      "parameter_default_values": {
        "width": "00000000000000000000000000010000"
      },
      "ports": {
        "VPWR": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "VGND": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "a_i": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "b_i": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "sum_o": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
        },
        "carry_o": {
          "direction": "output",
          "bits": [ 53 ]
        }
      },
      "cells": {
        "$flatten\\fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 21 ],
            "Y": [ 54 ]
          }
        },
        "$flatten\\fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "B": [ "0" ],
            "Y": [ 56 ]
          }
        },
        "$flatten\\fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 56 ],
            "Y": [ 57 ]
          }
        },
        "$flatten\\fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 21 ],
            "Y": [ 55 ]
          }
        },
        "$flatten\\fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "B": [ "0" ],
            "Y": [ 58 ]
          }
        },
        "$flatten\\genblk1[10].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 31 ],
            "Y": [ 59 ]
          }
        },
        "$flatten\\genblk1[10].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "Y": [ 62 ]
          }
        },
        "$flatten\\genblk1[10].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 62 ],
            "Y": [ 63 ]
          }
        },
        "$flatten\\genblk1[10].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 31 ],
            "Y": [ 60 ]
          }
        },
        "$flatten\\genblk1[10].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "Y": [ 64 ]
          }
        },
        "$flatten\\genblk1[11].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 32 ],
            "Y": [ 65 ]
          }
        },
        "$flatten\\genblk1[11].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 63 ],
            "Y": [ 67 ]
          }
        },
        "$flatten\\genblk1[11].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 67 ],
            "Y": [ 68 ]
          }
        },
        "$flatten\\genblk1[11].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 32 ],
            "Y": [ 66 ]
          }
        },
        "$flatten\\genblk1[11].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 63 ],
            "Y": [ 69 ]
          }
        },
        "$flatten\\genblk1[12].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 33 ],
            "Y": [ 70 ]
          }
        },
        "$flatten\\genblk1[12].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 68 ],
            "Y": [ 72 ]
          }
        },
        "$flatten\\genblk1[12].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 72 ],
            "Y": [ 73 ]
          }
        },
        "$flatten\\genblk1[12].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 33 ],
            "Y": [ 71 ]
          }
        },
        "$flatten\\genblk1[12].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 68 ],
            "Y": [ 74 ]
          }
        },
        "$flatten\\genblk1[13].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ 34 ],
            "Y": [ 75 ]
          }
        },
        "$flatten\\genblk1[13].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 73 ],
            "Y": [ 77 ]
          }
        },
        "$flatten\\genblk1[13].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 77 ],
            "Y": [ 78 ]
          }
        },
        "$flatten\\genblk1[13].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ 34 ],
            "Y": [ 76 ]
          }
        },
        "$flatten\\genblk1[13].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 73 ],
            "Y": [ 79 ]
          }
        },
        "$flatten\\genblk1[14].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 35 ],
            "Y": [ 80 ]
          }
        },
        "$flatten\\genblk1[14].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 78 ],
            "Y": [ 82 ]
          }
        },
        "$flatten\\genblk1[14].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 82 ],
            "Y": [ 83 ]
          }
        },
        "$flatten\\genblk1[14].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 35 ],
            "Y": [ 81 ]
          }
        },
        "$flatten\\genblk1[14].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 78 ],
            "Y": [ 84 ]
          }
        },
        "$flatten\\genblk1[15].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 36 ],
            "Y": [ 85 ]
          }
        },
        "$flatten\\genblk1[15].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 83 ],
            "Y": [ 87 ]
          }
        },
        "$flatten\\genblk1[15].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 87 ],
            "Y": [ 53 ]
          }
        },
        "$flatten\\genblk1[15].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 36 ],
            "Y": [ 86 ]
          }
        },
        "$flatten\\genblk1[15].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 83 ],
            "Y": [ 88 ]
          }
        },
        "$flatten\\genblk1[1].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 22 ],
            "Y": [ 89 ]
          }
        },
        "$flatten\\genblk1[1].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 57 ],
            "Y": [ 91 ]
          }
        },
        "$flatten\\genblk1[1].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 91 ],
            "Y": [ 92 ]
          }
        },
        "$flatten\\genblk1[1].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 22 ],
            "Y": [ 90 ]
          }
        },
        "$flatten\\genblk1[1].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 57 ],
            "Y": [ 93 ]
          }
        },
        "$flatten\\genblk1[2].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 23 ],
            "Y": [ 94 ]
          }
        },
        "$flatten\\genblk1[2].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 95 ],
            "B": [ 92 ],
            "Y": [ 96 ]
          }
        },
        "$flatten\\genblk1[2].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 94 ],
            "B": [ 96 ],
            "Y": [ 97 ]
          }
        },
        "$flatten\\genblk1[2].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 23 ],
            "Y": [ 95 ]
          }
        },
        "$flatten\\genblk1[2].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 95 ],
            "B": [ 92 ],
            "Y": [ 98 ]
          }
        },
        "$flatten\\genblk1[3].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 24 ],
            "Y": [ 99 ]
          }
        },
        "$flatten\\genblk1[3].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 97 ],
            "Y": [ 101 ]
          }
        },
        "$flatten\\genblk1[3].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 99 ],
            "B": [ 101 ],
            "Y": [ 102 ]
          }
        },
        "$flatten\\genblk1[3].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 24 ],
            "Y": [ 100 ]
          }
        },
        "$flatten\\genblk1[3].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 97 ],
            "Y": [ 103 ]
          }
        },
        "$flatten\\genblk1[4].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 25 ],
            "Y": [ 104 ]
          }
        },
        "$flatten\\genblk1[4].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 102 ],
            "Y": [ 106 ]
          }
        },
        "$flatten\\genblk1[4].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "B": [ 106 ],
            "Y": [ 107 ]
          }
        },
        "$flatten\\genblk1[4].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 25 ],
            "Y": [ 105 ]
          }
        },
        "$flatten\\genblk1[4].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105 ],
            "B": [ 102 ],
            "Y": [ 108 ]
          }
        },
        "$flatten\\genblk1[5].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 26 ],
            "Y": [ 109 ]
          }
        },
        "$flatten\\genblk1[5].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 107 ],
            "Y": [ 111 ]
          }
        },
        "$flatten\\genblk1[5].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 111 ],
            "Y": [ 112 ]
          }
        },
        "$flatten\\genblk1[5].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 26 ],
            "Y": [ 110 ]
          }
        },
        "$flatten\\genblk1[5].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 110 ],
            "B": [ 107 ],
            "Y": [ 113 ]
          }
        },
        "$flatten\\genblk1[6].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 27 ],
            "Y": [ 114 ]
          }
        },
        "$flatten\\genblk1[6].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 112 ],
            "Y": [ 116 ]
          }
        },
        "$flatten\\genblk1[6].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 114 ],
            "B": [ 116 ],
            "Y": [ 117 ]
          }
        },
        "$flatten\\genblk1[6].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 27 ],
            "Y": [ 115 ]
          }
        },
        "$flatten\\genblk1[6].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 112 ],
            "Y": [ 118 ]
          }
        },
        "$flatten\\genblk1[7].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 28 ],
            "Y": [ 119 ]
          }
        },
        "$flatten\\genblk1[7].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 117 ],
            "Y": [ 121 ]
          }
        },
        "$flatten\\genblk1[7].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 121 ],
            "Y": [ 122 ]
          }
        },
        "$flatten\\genblk1[7].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 28 ],
            "Y": [ 120 ]
          }
        },
        "$flatten\\genblk1[7].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 120 ],
            "B": [ 117 ],
            "Y": [ 123 ]
          }
        },
        "$flatten\\genblk1[8].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 29 ],
            "Y": [ 124 ]
          }
        },
        "$flatten\\genblk1[8].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 122 ],
            "Y": [ 126 ]
          }
        },
        "$flatten\\genblk1[8].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124 ],
            "B": [ 126 ],
            "Y": [ 127 ]
          }
        },
        "$flatten\\genblk1[8].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 29 ],
            "Y": [ 125 ]
          }
        },
        "$flatten\\genblk1[8].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 122 ],
            "Y": [ 128 ]
          }
        },
        "$flatten\\genblk1[9].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 30 ],
            "Y": [ 129 ]
          }
        },
        "$flatten\\genblk1[9].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130 ],
            "B": [ 127 ],
            "Y": [ 131 ]
          }
        },
        "$flatten\\genblk1[9].fa0.$or$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.15-14.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 129 ],
            "B": [ 131 ],
            "Y": [ 61 ]
          }
        },
        "$flatten\\genblk1[9].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:12.14-12.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 30 ],
            "Y": [ 130 ]
          }
        },
        "$flatten\\genblk1[9].fa0.$xor$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:13.13-13.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130 ],
            "B": [ 127 ],
            "Y": [ 132 ]
          }
        },
        "$procdff$8": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:28.1-30.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 58, 93, 98, 103, 108, 113, 118, 123, 128, 132, 64, 69, 74, 79, 84, 88 ],
            "Q": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
          }
        }
      },
      "netnames": {
        "$flatten\\fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[10].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[10].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[11].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[11].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[12].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[12].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[13].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[13].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[14].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[14].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[15].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 85 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[15].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[1].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[1].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[2].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[2].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[3].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[3].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[4].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[4].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[5].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[5].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[6].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[6].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[7].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[7].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[8].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[8].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "$flatten\\genblk1[9].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$5_Y": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.16-14.25"
          }
        },
        "$flatten\\genblk1[9].fa0.$and$/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14$6_Y": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:14.30-14.45"
          }
        },
        "VGND": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:4.11-4.15"
          }
        },
        "VPWR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:3.11-3.15"
          }
        },
        "a_i": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:7.23-7.26"
          }
        },
        "b_i": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:8.23-8.26"
          }
        },
        "carry_o": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:10.18-10.25"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:6.11-6.14"
          }
        },
        "fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "hdlname": "fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "hdlname": "fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "hdlname": "fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[10].fa0.carry_i": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "hdlname": "genblk1[10].fa0 carry_i",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:4.16-4.23"
          }
        },
        "genblk1[10].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "hdlname": "genblk1[10].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[10].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "hdlname": "genblk1[10].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[10].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "hdlname": "genblk1[10].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[11].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "hdlname": "genblk1[11].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[11].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "hdlname": "genblk1[11].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[11].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "hdlname": "genblk1[11].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[12].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "hdlname": "genblk1[12].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[12].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "hdlname": "genblk1[12].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[12].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "hdlname": "genblk1[12].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[13].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "hdlname": "genblk1[13].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[13].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "hdlname": "genblk1[13].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[13].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "hdlname": "genblk1[13].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[14].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "hdlname": "genblk1[14].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[14].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "genblk1[14].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[14].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "hdlname": "genblk1[14].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[15].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "hdlname": "genblk1[15].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[15].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "hdlname": "genblk1[15].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[1].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "hdlname": "genblk1[1].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[1].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "hdlname": "genblk1[1].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[1].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "hdlname": "genblk1[1].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[2].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "hdlname": "genblk1[2].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[2].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "hdlname": "genblk1[2].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[2].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "hdlname": "genblk1[2].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[3].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "hdlname": "genblk1[3].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[3].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "hdlname": "genblk1[3].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[3].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "hdlname": "genblk1[3].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[4].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "hdlname": "genblk1[4].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[4].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "hdlname": "genblk1[4].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[4].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "hdlname": "genblk1[4].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[5].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "hdlname": "genblk1[5].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[5].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "hdlname": "genblk1[5].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[5].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "hdlname": "genblk1[5].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[6].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "hdlname": "genblk1[6].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[6].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "hdlname": "genblk1[6].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[6].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "hdlname": "genblk1[6].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[7].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "hdlname": "genblk1[7].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[7].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "hdlname": "genblk1[7].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[7].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "hdlname": "genblk1[7].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[8].fa0.carry_o": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "hdlname": "genblk1[8].fa0 carry_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:6.18-6.25"
          }
        },
        "genblk1[8].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "hdlname": "genblk1[8].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[8].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "hdlname": "genblk1[8].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "genblk1[9].fa0.sum_l": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "hdlname": "genblk1[9].fa0 sum_l",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:9.7-9.12"
          }
        },
        "genblk1[9].fa0.sum_o": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "hdlname": "genblk1[9].fa0 sum_o",
            "src": "/home/asic/workspace/macro_testing/rtl/fullAdder.sv:5.18-5.23"
          }
        },
        "sum_o": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "/home/asic/workspace/macro_testing/rtl/rcAdder.sv:9.30-9.35"
          }
        }
      }
    }
  }
}
