

================================================================
== Vitis HLS Report for 'krnl_bp'
================================================================
* Date:           Mon Aug 18 15:42:11 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |                         |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip   |          |
        |        Loop Name        |   min   |   max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_602_1       |        ?|        ?|           ?|          -|          -|         ?|        no|
        | + VITIS_LOOP_616_3      |       64|        ?|       2 ~ ?|          -|          -|        32|        no|
        |  ++ VITIS_LOOP_624_5    |       16|        ?|  16 ~ 53251|          -|          -|     1 ~ ?|        no|
        |   +++ VITIS_LOOP_627_6  |       13|    53248|          13|          -|          -|  1 ~ 4096|        no|
        +-------------------------+---------+---------+------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 252
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 182 15 181 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 101 87 
87 --> 88 100 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 87 
100 --> 86 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 14 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 253 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%offset = alloca i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 254 'alloca' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (1.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %alpha"   --->   Operation 255 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%x = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 256 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%x_1 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 257 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%x_2 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 258 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%x_3 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 259 'alloca' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%x_4 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 260 'alloca' 'x_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%x_5 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 261 'alloca' 'x_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%x_6 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 262 'alloca' 'x_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%x_7 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 263 'alloca' 'x_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%x_8 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 264 'alloca' 'x_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%x_9 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 265 'alloca' 'x_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%x_10 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 266 'alloca' 'x_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%x_11 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 267 'alloca' 'x_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%x_12 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 268 'alloca' 'x_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%x_13 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 269 'alloca' 'x_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%x_14 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 270 'alloca' 'x_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%x_15 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:583]   --->   Operation 271 'alloca' 'x_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%u = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 272 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%u_1 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 273 'alloca' 'u_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%u_2 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 274 'alloca' 'u_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%u_3 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 275 'alloca' 'u_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%u_4 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 276 'alloca' 'u_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%u_5 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 277 'alloca' 'u_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%u_6 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 278 'alloca' 'u_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%u_7 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 279 'alloca' 'u_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%u_8 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 280 'alloca' 'u_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%u_9 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 281 'alloca' 'u_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%u_10 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 282 'alloca' 'u_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%u_11 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 283 'alloca' 'u_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%u_12 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 284 'alloca' 'u_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%u_13 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 285 'alloca' 'u_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%u_14 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 286 'alloca' 'u_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%u_15 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:584]   --->   Operation 287 'alloca' 'u_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%z = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 288 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%z_1 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 289 'alloca' 'z_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%z_2 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 290 'alloca' 'z_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%z_3 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 291 'alloca' 'z_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%z_4 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 292 'alloca' 'z_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%z_5 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 293 'alloca' 'z_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%z_6 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 294 'alloca' 'z_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%z_7 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 295 'alloca' 'z_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%z_8 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 296 'alloca' 'z_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%z_9 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 297 'alloca' 'z_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%z_10 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 298 'alloca' 'z_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%z_11 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 299 'alloca' 'z_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%z_12 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 300 'alloca' 'z_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%z_13 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 301 'alloca' 'z_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%z_14 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 302 'alloca' 'z_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%z_15 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:585]   --->   Operation 303 'alloca' 'z_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%z_old = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 304 'alloca' 'z_old' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%z_old_1 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 305 'alloca' 'z_old_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%z_old_2 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 306 'alloca' 'z_old_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%z_old_3 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 307 'alloca' 'z_old_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%z_old_4 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 308 'alloca' 'z_old_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%z_old_5 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 309 'alloca' 'z_old_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%z_old_6 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 310 'alloca' 'z_old_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%z_old_7 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 311 'alloca' 'z_old_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%z_old_8 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 312 'alloca' 'z_old_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%z_old_9 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 313 'alloca' 'z_old_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%z_old_10 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 314 'alloca' 'z_old_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%z_old_11 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 315 'alloca' 'z_old_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%z_old_12 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 316 'alloca' 'z_old_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%z_old_13 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 317 'alloca' 'z_old_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%z_old_14 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 318 'alloca' 'z_old_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%z_old_15 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:586]   --->   Operation 319 'alloca' 'z_old_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%z_u = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 320 'alloca' 'z_u' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%z_u_1 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 321 'alloca' 'z_u_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%z_u_2 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 322 'alloca' 'z_u_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%z_u_3 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 323 'alloca' 'z_u_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%z_u_4 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 324 'alloca' 'z_u_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%z_u_5 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 325 'alloca' 'z_u_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%z_u_6 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 326 'alloca' 'z_u_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%z_u_7 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 327 'alloca' 'z_u_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%z_u_8 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 328 'alloca' 'z_u_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%z_u_9 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 329 'alloca' 'z_u_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%z_u_10 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 330 'alloca' 'z_u_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%z_u_11 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 331 'alloca' 'z_u_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%z_u_12 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 332 'alloca' 'z_u_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%z_u_13 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 333 'alloca' 'z_u_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%z_u_14 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 334 'alloca' 'z_u_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%z_u_15 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:587]   --->   Operation 335 'alloca' 'z_u_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mac_res = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 336 'alloca' 'mac_res' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%mac_res_1 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 337 'alloca' 'mac_res_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%mac_res_2 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 338 'alloca' 'mac_res_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mac_res_3 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 339 'alloca' 'mac_res_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%mac_res_4 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 340 'alloca' 'mac_res_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mac_res_5 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 341 'alloca' 'mac_res_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%mac_res_6 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 342 'alloca' 'mac_res_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mac_res_7 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 343 'alloca' 'mac_res_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mac_res_8 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 344 'alloca' 'mac_res_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mac_res_9 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 345 'alloca' 'mac_res_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%mac_res_10 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 346 'alloca' 'mac_res_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mac_res_11 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 347 'alloca' 'mac_res_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mac_res_12 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 348 'alloca' 'mac_res_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mac_res_13 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 349 'alloca' 'mac_res_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mac_res_14 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 350 'alloca' 'mac_res_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%mac_res_15 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:588]   --->   Operation 351 'alloca' 'mac_res_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%x_hat = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 352 'alloca' 'x_hat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%x_hat_1 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 353 'alloca' 'x_hat_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%x_hat_2 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 354 'alloca' 'x_hat_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%x_hat_3 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 355 'alloca' 'x_hat_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%x_hat_4 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 356 'alloca' 'x_hat_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%x_hat_5 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 357 'alloca' 'x_hat_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%x_hat_6 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 358 'alloca' 'x_hat_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%x_hat_7 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 359 'alloca' 'x_hat_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%x_hat_8 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 360 'alloca' 'x_hat_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%x_hat_9 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 361 'alloca' 'x_hat_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%x_hat_10 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 362 'alloca' 'x_hat_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%x_hat_11 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 363 'alloca' 'x_hat_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%x_hat_12 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 364 'alloca' 'x_hat_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%x_hat_13 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 365 'alloca' 'x_hat_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%x_hat_14 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 366 'alloca' 'x_hat_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%x_hat_15 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:589]   --->   Operation 367 'alloca' 'x_hat_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%x_hat_z = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 368 'alloca' 'x_hat_z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%x_hat_z_1 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 369 'alloca' 'x_hat_z_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%x_hat_z_2 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 370 'alloca' 'x_hat_z_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%x_hat_z_3 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 371 'alloca' 'x_hat_z_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%x_hat_z_4 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 372 'alloca' 'x_hat_z_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%x_hat_z_5 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 373 'alloca' 'x_hat_z_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%x_hat_z_6 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 374 'alloca' 'x_hat_z_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%x_hat_z_7 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 375 'alloca' 'x_hat_z_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%x_hat_z_8 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 376 'alloca' 'x_hat_z_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%x_hat_z_9 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 377 'alloca' 'x_hat_z_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%x_hat_z_10 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 378 'alloca' 'x_hat_z_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%x_hat_z_11 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 379 'alloca' 'x_hat_z_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%x_hat_z_12 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 380 'alloca' 'x_hat_z_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%x_hat_z_13 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 381 'alloca' 'x_hat_z_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%x_hat_z_14 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 382 'alloca' 'x_hat_z_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%x_hat_z_15 = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:590]   --->   Operation 383 'alloca' 'x_hat_z_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.38ns)   --->   "%store_ln602 = store i64 0, i64 %offset" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 384 'store' 'store_ln602' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 385 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %phi_mul"   --->   Operation 385 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 386 [7/7] (2.34ns)   --->   "%sub = fsub i32 1, i32 %alpha_read"   --->   Operation 386 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 387 [6/7] (2.34ns)   --->   "%sub = fsub i32 1, i32 %alpha_read"   --->   Operation 387 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 388 [5/7] (2.34ns)   --->   "%sub = fsub i32 1, i32 %alpha_read"   --->   Operation 388 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 389 [4/7] (2.34ns)   --->   "%sub = fsub i32 1, i32 %alpha_read"   --->   Operation 389 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 390 [1/1] (1.00ns)   --->   "%chunk_size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %chunk_size"   --->   Operation 390 'read' 'chunk_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 391 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %N"   --->   Operation 391 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 392 [3/7] (2.34ns)   --->   "%sub = fsub i32 1, i32 %alpha_read"   --->   Operation 392 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 393 [2/7] (2.34ns)   --->   "%sub = fsub i32 1, i32 %alpha_read"   --->   Operation 393 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln602 = zext i32 %N_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 394 'zext' 'zext_ln602' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln602_2 = sext i32 %chunk_size_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 395 'sext' 'sext_ln602_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [2/2] (2.29ns)   --->   "%mul_ln602 = mul i62 %zext_ln602, i62 %sext_ln602_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 396 'mul' 'mul_ln602' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%spectopmodule_ln562 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 397 'spectopmodule' 'spectopmodule_ln562' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%specinterface_ln562 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 398 'specinterface' 'specinterface_ln562' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_5, i32 0, i32 0, void @empty_31, i32 64, i32 0, void @empty_7, void @empty_23, void @empty_31, i32 16, i32 16, i32 64, i32 64, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 400 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_31, i32 64, i32 0, void @empty_9, void @empty_23, void @empty_31, i32 16, i32 16, i32 64, i32 16, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 402 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_5, i32 0, i32 0, void @empty_31, i32 64, i32 0, void @empty_10, void @empty_23, void @empty_31, i32 16, i32 16, i32 16, i32 64, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 404 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mat_p, void @empty_11, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_12, void @empty_13, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_14, i32 4294967295, i32 0"   --->   Operation 405 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mat_p, void @empty, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_14, i32 4294967295, i32 0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec_q, void @empty_11, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_14, i32 4294967295, i32 0"   --->   Operation 407 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec_q, void @empty, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_14, i32 4294967295, i32 0"   --->   Operation 408 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_11, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_14, i32 4294967295, i32 0"   --->   Operation 409 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 410 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_14, i32 4294967295, i32 0"   --->   Operation 410 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rho"   --->   Operation 411 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rho, void @empty_11, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 412 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rho, void @empty_3, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 414 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_11, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_3, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 416 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 417 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_11, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 418 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_3, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %chunk_size"   --->   Operation 420 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %chunk_size, void @empty_11, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_12, void @empty_24, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %chunk_size, void @empty_3, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 422 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_12, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 423 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 424 [1/1] (1.00ns)   --->   "%rho_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %rho"   --->   Operation 424 'read' 'rho_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 425 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 425 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 426 [1/1] (1.00ns)   --->   "%vec_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vec_q"   --->   Operation 426 'read' 'vec_q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 427 [1/1] (1.00ns)   --->   "%mat_p_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mat_p"   --->   Operation 427 'read' 'mat_p_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 428 [1/7] (2.34ns)   --->   "%sub = fsub i32 1, i32 %alpha_read"   --->   Operation 428 'fsub' 'sub' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (0.88ns)   --->   "%cmp375 = icmp_sgt  i32 %N_read, i32 0"   --->   Operation 429 'icmp' 'cmp375' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln602 = sext i32 %N_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 430 'sext' 'sext_ln602' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln602_1 = sext i32 %chunk_size_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 431 'sext' 'sext_ln602_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 432 [1/2] (2.29ns)   --->   "%mul_ln602 = mul i62 %zext_ln602, i62 %sext_ln602_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 432 'mul' 'mul_ln602' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln602 = br void %for.cond" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 433 'br' 'br_ln602' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%phi_mul_load = load i62 %phi_mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 434 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%offset_1 = load i64 %offset" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 435 'load' 'offset_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (1.12ns)   --->   "%add_ln602_3 = add i62 %phi_mul_load, i62 %mul_ln602" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 436 'add' 'add_ln602_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 437 [1/1] (1.14ns)   --->   "%icmp_ln602 = icmp_slt  i64 %offset_1, i64 %sext_ln602" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 437 'icmp' 'icmp_ln602' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln602 = br i1 %icmp_ln602, void %for.end177, void %for.body" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 438 'br' 'br_ln602' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%shl_ln602 = shl i64 %offset_1, i64 2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 439 'shl' 'shl_ln602' <Predicate = (icmp_ln602)> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (1.14ns)   --->   "%add_ln602 = add i64 %shl_ln602, i64 %out_r_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 440 'add' 'add_ln602' <Predicate = (icmp_ln602)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 441 [1/1] (1.14ns)   --->   "%add_ln602_1 = add i64 %shl_ln602, i64 %vec_q_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 441 'add' 'add_ln602_1' <Predicate = (icmp_ln602)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln602_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %phi_mul_load, i2 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 442 'bitconcatenate' 'shl_ln602_1' <Predicate = (icmp_ln602)> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (1.14ns)   --->   "%add_ln602_2 = add i64 %shl_ln602_1, i64 %mat_p_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 443 'add' 'add_ln602_2' <Predicate = (icmp_ln602)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/1] (1.14ns)   --->   "%add_ln603 = add i64 %sext_ln602_1, i64 %offset_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 444 'add' 'add_ln603' <Predicate = (icmp_ln602)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 445 [1/1] (1.14ns)   --->   "%icmp_ln603 = icmp_slt  i64 %add_ln603, i64 %sext_ln602" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 445 'icmp' 'icmp_ln603' <Predicate = (icmp_ln602)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln603 = trunc i64 %offset_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 446 'trunc' 'trunc_ln603' <Predicate = (icmp_ln602)> <Delay = 0.00>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln602_2, i32 2, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 447 'partselect' 'trunc_ln3' <Predicate = (icmp_ln602)> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln624 = sext i62 %trunc_ln3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 448 'sext' 'sext_ln624' <Predicate = (icmp_ln602)> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 449 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln602)> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln602_1, i32 2, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 450 'partselect' 'trunc_ln4' <Predicate = (icmp_ln602)> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%ret_ln684 = ret" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:684]   --->   Operation 451 'ret' 'ret_ln684' <Predicate = (!icmp_ln602)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.10>
ST_10 : Operation 452 [1/1] (0.88ns)   --->   "%sub_ln603 = sub i32 %N_read, i32 %trunc_ln603" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 452 'sub' 'sub_ln603' <Predicate = (!icmp_ln603)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 453 [1/1] (0.22ns)   --->   "%chunk = select i1 %icmp_ln603, i32 %chunk_size_read, i32 %sub_ln603" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 453 'select' 'chunk' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln603_1 = trunc i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 454 'trunc' 'trunc_ln603_1' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.29>
ST_11 : Operation 455 [2/2] (1.57ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_606_2, i32 %chunk, i32 %z_old_15, i32 %z_old_14, i32 %z_old_13, i32 %z_old_12, i32 %z_old_11, i32 %z_old_10, i32 %z_old_9, i32 %z_old_8, i32 %z_old_7, i32 %z_old_6, i32 %z_old_5, i32 %z_old_4, i32 %z_old_3, i32 %z_old_2, i32 %z_old_1, i32 %z_old, i32 %u_15, i32 %u_14, i32 %u_13, i32 %u_12, i32 %u_11, i32 %u_10, i32 %u_9, i32 %u_8, i32 %u_7, i32 %u_6, i32 %u_5, i32 %u_4, i32 %u_3, i32 %u_2, i32 %u_1, i32 %u, i32 %z_15, i32 %z_14, i32 %z_13, i32 %z_12, i32 %z_11, i32 %z_10, i32 %z_9, i32 %z_8, i32 %z_7, i32 %z_6, i32 %z_5, i32 %z_4, i32 %z_3, i32 %z_2, i32 %z_1, i32 %z, i32 %x_15, i32 %x_14, i32 %x_13, i32 %x_12, i32 %x_11, i32 %x_10, i32 %x_9, i32 %x_8, i32 %x_7, i32 %x_6, i32 %x_5, i32 %x_4, i32 %x_3, i32 %x_2, i32 %x_1, i32 %x" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 455 'call' 'call_ln603' <Predicate = true> <Delay = 1.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 456 [2/2] (2.29ns)   --->   "%mul_ln624 = mul i32 %chunk, i32 %N_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 456 'mul' 'mul_ln624' <Predicate = (cmp375)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.29>
ST_12 : Operation 457 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_606_2, i32 %chunk, i32 %z_old_15, i32 %z_old_14, i32 %z_old_13, i32 %z_old_12, i32 %z_old_11, i32 %z_old_10, i32 %z_old_9, i32 %z_old_8, i32 %z_old_7, i32 %z_old_6, i32 %z_old_5, i32 %z_old_4, i32 %z_old_3, i32 %z_old_2, i32 %z_old_1, i32 %z_old, i32 %u_15, i32 %u_14, i32 %u_13, i32 %u_12, i32 %u_11, i32 %u_10, i32 %u_9, i32 %u_8, i32 %u_7, i32 %u_6, i32 %u_5, i32 %u_4, i32 %u_3, i32 %u_2, i32 %u_1, i32 %u, i32 %z_15, i32 %z_14, i32 %z_13, i32 %z_12, i32 %z_11, i32 %z_10, i32 %z_9, i32 %z_8, i32 %z_7, i32 %z_6, i32 %z_5, i32 %z_4, i32 %z_3, i32 %z_2, i32 %z_1, i32 %z, i32 %x_15, i32 %x_14, i32 %x_13, i32 %x_12, i32 %x_11, i32 %x_10, i32 %x_9, i32 %x_8, i32 %x_7, i32 %x_6, i32 %x_5, i32 %x_4, i32 %x_3, i32 %x_2, i32 %x_1, i32 %x" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 457 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 458 [1/2] (2.29ns)   --->   "%mul_ln624 = mul i32 %chunk, i32 %N_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 458 'mul' 'mul_ln624' <Predicate = (cmp375)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.88>
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%specloopname_ln602 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 459 'specloopname' 'specloopname_ln602' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 460 [1/1] (0.88ns)   --->   "%icmp_ln606 = icmp_sgt  i32 %chunk, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:606]   --->   Operation 460 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 461 [1/1] (0.22ns)   --->   "%select_ln624 = select i1 %cmp375, i32 %mul_ln624, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 461 'select' 'select_ln624' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln636 = sext i62 %trunc_ln4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 462 'sext' 'sext_ln636' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 463 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 464 [1/1] (0.38ns)   --->   "%br_ln616 = br void %VITIS_LOOP_618_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:616]   --->   Operation 464 'br' 'br_ln616' <Predicate = true> <Delay = 0.38>

State 14 <SV = 13> <Delay = 1.09>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%iter = phi i6 0, void %for.body, i6 %iter_1, void %for.inc159"   --->   Operation 465 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.70ns)   --->   "%icmp_ln616 = icmp_eq  i6 %iter, i6 32" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:616]   --->   Operation 466 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 467 [1/1] (0.70ns)   --->   "%iter_1 = add i6 %iter, i6 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:616]   --->   Operation 467 'add' 'iter_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln616 = br i1 %icmp_ln616, void %VITIS_LOOP_618_4.split, void %VITIS_LOOP_679_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:616]   --->   Operation 468 'br' 'br_ln616' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%speclooptripcount_ln616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:616]   --->   Operation 469 'speclooptripcount' 'speclooptripcount_ln616' <Predicate = (!icmp_ln616)> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%specloopname_ln616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:616]   --->   Operation 470 'specloopname' 'specloopname_ln616' <Predicate = (!icmp_ln616)> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln618 = br i1 %icmp_ln606, void %for.inc159, void %for.inc28.preheader" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:618]   --->   Operation 471 'br' 'br_ln618' <Predicate = (!icmp_ln616)> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln602, i32 2, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 472 'partselect' 'trunc_ln5' <Predicate = (icmp_ln616)> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (0.25ns)   --->   "%empty_42 = select i1 %icmp_ln606, i31 %trunc_ln603_1, i31 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:606]   --->   Operation 473 'select' 'empty_42' <Predicate = (icmp_ln616)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 474 [1/1] (0.38ns)   --->   "%store_ln602 = store i64 %add_ln603, i64 %offset" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 474 'store' 'store_ln602' <Predicate = (icmp_ln616)> <Delay = 0.38>
ST_14 : Operation 475 [1/1] (0.38ns)   --->   "%store_ln602 = store i62 %add_ln602_3, i62 %phi_mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 475 'store' 'store_ln602' <Predicate = (icmp_ln616)> <Delay = 0.38>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 476 [2/2] (1.26ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_618_4, i31 %trunc_ln603_1, i32 %z_u_15, i32 %z_u_14, i32 %z_u_13, i32 %z_u_12, i32 %z_u_11, i32 %z_u_10, i32 %z_u_9, i32 %z_u_8, i32 %z_u_7, i32 %z_u_6, i32 %z_u_5, i32 %z_u_4, i32 %z_u_3, i32 %z_u_2, i32 %z_u_1, i32 %z_u, i32 %z_old, i32 %z_old_1, i32 %z_old_2, i32 %z_old_3, i32 %z_old_4, i32 %z_old_5, i32 %z_old_6, i32 %z_old_7, i32 %z_old_8, i32 %z_old_9, i32 %z_old_10, i32 %z_old_11, i32 %z_old_12, i32 %z_old_13, i32 %z_old_14, i32 %z_old_15, i32 %u, i32 %u_1, i32 %u_2, i32 %u_3, i32 %u_4, i32 %u_5, i32 %u_6, i32 %u_7, i32 %u_8, i32 %u_9, i32 %u_10, i32 %u_11, i32 %u_12, i32 %u_13, i32 %u_14, i32 %u_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 476 'call' 'call_ln603' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 477 [71/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 477 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 478 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_618_4, i31 %trunc_ln603_1, i32 %z_u_15, i32 %z_u_14, i32 %z_u_13, i32 %z_u_12, i32 %z_u_11, i32 %z_u_10, i32 %z_u_9, i32 %z_u_8, i32 %z_u_7, i32 %z_u_6, i32 %z_u_5, i32 %z_u_4, i32 %z_u_3, i32 %z_u_2, i32 %z_u_1, i32 %z_u, i32 %z_old, i32 %z_old_1, i32 %z_old_2, i32 %z_old_3, i32 %z_old_4, i32 %z_old_5, i32 %z_old_6, i32 %z_old_7, i32 %z_old_8, i32 %z_old_9, i32 %z_old_10, i32 %z_old_11, i32 %z_old_12, i32 %z_old_13, i32 %z_old_14, i32 %z_old_15, i32 %u, i32 %u_1, i32 %u_2, i32 %u_3, i32 %u_4, i32 %u_5, i32 %u_6, i32 %u_7, i32 %u_8, i32 %u_9, i32 %u_10, i32 %u_11, i32 %u_12, i32 %u_13, i32 %u_14, i32 %u_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 478 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 479 [70/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 479 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 480 [69/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 480 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 481 [68/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 481 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 482 [67/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 482 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 483 [66/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 483 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 484 [65/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 484 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 485 [64/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 485 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 486 [63/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 486 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 487 [62/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 487 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 488 [61/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 488 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 489 [60/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 489 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 490 [59/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 490 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 491 [58/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 491 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 492 [57/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 492 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 493 [56/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 493 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 494 [55/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 494 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 495 [54/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 495 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 496 [53/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 496 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 497 [52/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 497 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 498 [51/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 498 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 499 [50/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 499 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 500 [49/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 500 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 501 [48/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 501 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 502 [47/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 502 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 503 [46/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 503 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 504 [45/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 504 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 505 [44/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 505 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 506 [43/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 506 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 507 [42/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 507 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 508 [41/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 508 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 509 [40/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 509 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 510 [39/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 510 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 511 [38/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 511 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 512 [37/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 512 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 513 [36/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 513 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 514 [35/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 514 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 515 [34/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 515 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 516 [33/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 516 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 517 [32/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 517 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 518 [31/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 518 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 519 [30/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 519 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 520 [29/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 520 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 521 [28/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 521 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 522 [27/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 522 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 523 [26/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 523 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 524 [25/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 524 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 525 [24/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 525 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 526 [23/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 526 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 527 [22/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 527 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 528 [21/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 528 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 529 [20/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 529 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 530 [19/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 530 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 531 [18/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 531 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 532 [17/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 532 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 533 [16/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 533 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 534 [15/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 534 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 535 [14/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 535 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 536 [13/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 536 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 537 [12/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 537 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 538 [11/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 538 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 539 [10/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 539 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 540 [9/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 540 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 541 [8/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 541 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 542 [7/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 542 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 543 [6/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 543 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 544 [5/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 544 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 2.43>
ST_82 : Operation 545 [4/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 545 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 2.43>
ST_83 : Operation 546 [3/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 546 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 2.43>
ST_84 : Operation 547 [2/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 547 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 2.43>
ST_85 : Operation 548 [1/71] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln624" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 548 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 549 [1/1] (0.38ns)   --->   "%br_ln624 = br void %VITIS_LOOP_627_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 549 'br' 'br_ln624' <Predicate = true> <Delay = 0.38>

State 86 <SV = 85> <Delay = 0.88>
ST_86 : Operation 550 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln624, void %arrayidx52.exit, i31 0, void %for.inc28.preheader" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 550 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln624 = zext i31 %i_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 551 'zext' 'zext_ln624' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 552 [1/1] (0.88ns)   --->   "%icmp_ln624 = icmp_eq  i32 %zext_ln624, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 552 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 553 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 553 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 554 [1/1] (0.87ns)   --->   "%add_ln624 = add i31 %i_3, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 554 'add' 'add_ln624' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln624 = br i1 %icmp_ln624, void %VITIS_LOOP_627_6.split, void %for.body60.lr.ph" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 555 'br' 'br_ln624' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln624 = trunc i31 %i_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 556 'trunc' 'trunc_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_86 : Operation 557 [1/1] (0.00ns)   --->   "%specpipeline_ln625 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:625]   --->   Operation 557 'specpipeline' 'specpipeline_ln625' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_86 : Operation 558 [1/1] (0.00ns)   --->   "%specloopname_ln624 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 558 'specloopname' 'specloopname_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_86 : Operation 559 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i_3, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 559 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_86 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln624_1 = zext i3 %lshr_ln3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 560 'zext' 'zext_ln624_1' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_86 : Operation 561 [1/1] (0.38ns)   --->   "%br_ln627 = br void %for.inc48" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 561 'br' 'br_ln627' <Predicate = (!icmp_ln624)> <Delay = 0.38>

State 87 <SV = 86> <Delay = 1.57>
ST_87 : Operation 562 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln627, void %for.inc48.split, i31 0, void %VITIS_LOOP_627_6.split" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 562 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 563 [1/1] (0.00ns)   --->   "%acc = phi i32 %acc_1, void %for.inc48.split, i32 0, void %VITIS_LOOP_627_6.split"   --->   Operation 563 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln627 = zext i31 %j" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 564 'zext' 'zext_ln627' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 565 [1/1] (0.88ns)   --->   "%icmp_ln627 = icmp_slt  i32 %zext_ln627, i32 %N_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 565 'icmp' 'icmp_ln627' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 566 [1/1] (0.87ns)   --->   "%add_ln627 = add i31 %j, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 566 'add' 'add_ln627' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln627 = br i1 %icmp_ln627, void %for.inc53.loopexit, void %for.inc48.split" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 567 'br' 'br_ln627' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln627 = trunc i31 %j" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 568 'trunc' 'trunc_ln627' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 569 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %j, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:626]   --->   Operation 569 'partselect' 'lshr_ln5' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln626 = zext i3 %lshr_ln5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:626]   --->   Operation 570 'zext' 'zext_ln626' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 571 [1/1] (0.00ns)   --->   "%z_u_addr = getelementptr i32 %z_u, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 571 'getelementptr' 'z_u_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 572 [1/1] (0.00ns)   --->   "%z_u_1_addr = getelementptr i32 %z_u_1, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 572 'getelementptr' 'z_u_1_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 573 [1/1] (0.00ns)   --->   "%z_u_2_addr = getelementptr i32 %z_u_2, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 573 'getelementptr' 'z_u_2_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 574 [1/1] (0.00ns)   --->   "%z_u_3_addr = getelementptr i32 %z_u_3, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 574 'getelementptr' 'z_u_3_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 575 [1/1] (0.00ns)   --->   "%z_u_4_addr = getelementptr i32 %z_u_4, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 575 'getelementptr' 'z_u_4_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 576 [1/1] (0.00ns)   --->   "%z_u_5_addr = getelementptr i32 %z_u_5, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 576 'getelementptr' 'z_u_5_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 577 [1/1] (0.00ns)   --->   "%z_u_6_addr = getelementptr i32 %z_u_6, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 577 'getelementptr' 'z_u_6_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 578 [1/1] (0.00ns)   --->   "%z_u_7_addr = getelementptr i32 %z_u_7, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 578 'getelementptr' 'z_u_7_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 579 [1/1] (0.00ns)   --->   "%z_u_8_addr = getelementptr i32 %z_u_8, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 579 'getelementptr' 'z_u_8_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 580 [1/1] (0.00ns)   --->   "%z_u_9_addr = getelementptr i32 %z_u_9, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 580 'getelementptr' 'z_u_9_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 581 [1/1] (0.00ns)   --->   "%z_u_10_addr = getelementptr i32 %z_u_10, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 581 'getelementptr' 'z_u_10_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 582 [1/1] (0.00ns)   --->   "%z_u_11_addr = getelementptr i32 %z_u_11, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 582 'getelementptr' 'z_u_11_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 583 [1/1] (0.00ns)   --->   "%z_u_12_addr = getelementptr i32 %z_u_12, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 583 'getelementptr' 'z_u_12_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 584 [1/1] (0.00ns)   --->   "%z_u_13_addr = getelementptr i32 %z_u_13, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 584 'getelementptr' 'z_u_13_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 585 [1/1] (0.00ns)   --->   "%z_u_14_addr = getelementptr i32 %z_u_14, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 585 'getelementptr' 'z_u_14_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 586 [1/1] (0.00ns)   --->   "%z_u_15_addr = getelementptr i32 %z_u_15, i64 0, i64 %zext_ln626" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 586 'getelementptr' 'z_u_15_addr' <Predicate = (icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 587 [2/2] (0.69ns)   --->   "%z_u_load = load i3 %z_u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 587 'load' 'z_u_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 588 [2/2] (0.69ns)   --->   "%z_u_1_load = load i3 %z_u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 588 'load' 'z_u_1_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 589 [2/2] (0.69ns)   --->   "%z_u_2_load = load i3 %z_u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 589 'load' 'z_u_2_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 590 [2/2] (0.69ns)   --->   "%z_u_3_load = load i3 %z_u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 590 'load' 'z_u_3_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 591 [2/2] (0.69ns)   --->   "%z_u_4_load = load i3 %z_u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 591 'load' 'z_u_4_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 592 [2/2] (0.69ns)   --->   "%z_u_5_load = load i3 %z_u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 592 'load' 'z_u_5_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 593 [2/2] (0.69ns)   --->   "%z_u_6_load = load i3 %z_u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 593 'load' 'z_u_6_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 594 [2/2] (0.69ns)   --->   "%z_u_7_load = load i3 %z_u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 594 'load' 'z_u_7_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 595 [2/2] (0.69ns)   --->   "%z_u_8_load = load i3 %z_u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 595 'load' 'z_u_8_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 596 [2/2] (0.69ns)   --->   "%z_u_9_load = load i3 %z_u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 596 'load' 'z_u_9_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 597 [2/2] (0.69ns)   --->   "%z_u_10_load = load i3 %z_u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 597 'load' 'z_u_10_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 598 [2/2] (0.69ns)   --->   "%z_u_11_load = load i3 %z_u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 598 'load' 'z_u_11_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 599 [2/2] (0.69ns)   --->   "%z_u_12_load = load i3 %z_u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 599 'load' 'z_u_12_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 600 [2/2] (0.69ns)   --->   "%z_u_13_load = load i3 %z_u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 600 'load' 'z_u_13_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 601 [2/2] (0.69ns)   --->   "%z_u_14_load = load i3 %z_u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 601 'load' 'z_u_14_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 602 [2/2] (0.69ns)   --->   "%z_u_15_load = load i3 %z_u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 602 'load' 'z_u_15_load' <Predicate = (icmp_ln627)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 603 [1/1] (0.00ns)   --->   "%mac_res_addr = getelementptr i32 %mac_res, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 603 'getelementptr' 'mac_res_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 604 [1/1] (0.00ns)   --->   "%mac_res_1_addr = getelementptr i32 %mac_res_1, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 604 'getelementptr' 'mac_res_1_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 605 [1/1] (0.00ns)   --->   "%mac_res_2_addr = getelementptr i32 %mac_res_2, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 605 'getelementptr' 'mac_res_2_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 606 [1/1] (0.00ns)   --->   "%mac_res_3_addr = getelementptr i32 %mac_res_3, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 606 'getelementptr' 'mac_res_3_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 607 [1/1] (0.00ns)   --->   "%mac_res_4_addr = getelementptr i32 %mac_res_4, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 607 'getelementptr' 'mac_res_4_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 608 [1/1] (0.00ns)   --->   "%mac_res_5_addr = getelementptr i32 %mac_res_5, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 608 'getelementptr' 'mac_res_5_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 609 [1/1] (0.00ns)   --->   "%mac_res_6_addr = getelementptr i32 %mac_res_6, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 609 'getelementptr' 'mac_res_6_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 610 [1/1] (0.00ns)   --->   "%mac_res_7_addr = getelementptr i32 %mac_res_7, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 610 'getelementptr' 'mac_res_7_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 611 [1/1] (0.00ns)   --->   "%mac_res_8_addr = getelementptr i32 %mac_res_8, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 611 'getelementptr' 'mac_res_8_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 612 [1/1] (0.00ns)   --->   "%mac_res_9_addr = getelementptr i32 %mac_res_9, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 612 'getelementptr' 'mac_res_9_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 613 [1/1] (0.00ns)   --->   "%mac_res_10_addr = getelementptr i32 %mac_res_10, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 613 'getelementptr' 'mac_res_10_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 614 [1/1] (0.00ns)   --->   "%mac_res_11_addr = getelementptr i32 %mac_res_11, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 614 'getelementptr' 'mac_res_11_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 615 [1/1] (0.00ns)   --->   "%mac_res_12_addr = getelementptr i32 %mac_res_12, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 615 'getelementptr' 'mac_res_12_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 616 [1/1] (0.00ns)   --->   "%mac_res_13_addr = getelementptr i32 %mac_res_13, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 616 'getelementptr' 'mac_res_13_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 617 [1/1] (0.00ns)   --->   "%mac_res_14_addr = getelementptr i32 %mac_res_14, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 617 'getelementptr' 'mac_res_14_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 618 [1/1] (0.00ns)   --->   "%mac_res_15_addr = getelementptr i32 %mac_res_15, i64 0, i64 %zext_ln624_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 618 'getelementptr' 'mac_res_15_addr' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_87 : Operation 619 [1/1] (0.67ns)   --->   "%switch_ln632 = switch i4 %trunc_ln624, void %arrayidx52.case.15, i4 0, void %arrayidx52.case.0, i4 1, void %arrayidx52.case.1, i4 2, void %arrayidx52.case.2, i4 3, void %arrayidx52.case.3, i4 4, void %arrayidx52.case.4, i4 5, void %arrayidx52.case.5, i4 6, void %arrayidx52.case.6, i4 7, void %arrayidx52.case.7, i4 8, void %arrayidx52.case.8, i4 9, void %arrayidx52.case.9, i4 10, void %arrayidx52.case.10, i4 11, void %arrayidx52.case.11, i4 12, void %arrayidx52.case.12, i4 13, void %arrayidx52.case.13, i4 14, void %arrayidx52.case.14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 619 'switch' 'switch_ln632' <Predicate = (!icmp_ln627)> <Delay = 0.67>
ST_87 : Operation 620 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 620 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 621 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 14)> <Delay = 0.00>
ST_87 : Operation 622 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 622 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 623 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 13)> <Delay = 0.00>
ST_87 : Operation 624 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 624 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 625 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 12)> <Delay = 0.00>
ST_87 : Operation 626 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 626 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 627 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 11)> <Delay = 0.00>
ST_87 : Operation 628 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 628 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 629 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 10)> <Delay = 0.00>
ST_87 : Operation 630 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 630 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 631 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 9)> <Delay = 0.00>
ST_87 : Operation 632 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 632 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 633 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 8)> <Delay = 0.00>
ST_87 : Operation 634 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 634 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 635 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 7)> <Delay = 0.00>
ST_87 : Operation 636 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 636 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 637 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 6)> <Delay = 0.00>
ST_87 : Operation 638 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 638 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 639 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 5)> <Delay = 0.00>
ST_87 : Operation 640 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 640 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 641 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 4)> <Delay = 0.00>
ST_87 : Operation 642 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 642 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 643 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 3)> <Delay = 0.00>
ST_87 : Operation 644 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 644 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 645 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 2)> <Delay = 0.00>
ST_87 : Operation 646 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 646 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 647 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 1)> <Delay = 0.00>
ST_87 : Operation 648 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 648 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 649 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 0)> <Delay = 0.00>
ST_87 : Operation 650 [1/1] (0.69ns)   --->   "%store_ln632 = store i32 %acc, i3 %mac_res_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 650 'store' 'store_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_87 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln632 = br void %arrayidx52.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:632]   --->   Operation 651 'br' 'br_ln632' <Predicate = (!icmp_ln627 & trunc_ln624 == 15)> <Delay = 0.00>

State 88 <SV = 87> <Delay = 2.43>
ST_88 : Operation 652 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:629]   --->   Operation 652 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 653 [1/2] (0.69ns)   --->   "%z_u_load = load i3 %z_u_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 653 'load' 'z_u_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 654 [1/2] (0.69ns)   --->   "%z_u_1_load = load i3 %z_u_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 654 'load' 'z_u_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 655 [1/2] (0.69ns)   --->   "%z_u_2_load = load i3 %z_u_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 655 'load' 'z_u_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 656 [1/2] (0.69ns)   --->   "%z_u_3_load = load i3 %z_u_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 656 'load' 'z_u_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 657 [1/2] (0.69ns)   --->   "%z_u_4_load = load i3 %z_u_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 657 'load' 'z_u_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 658 [1/2] (0.69ns)   --->   "%z_u_5_load = load i3 %z_u_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 658 'load' 'z_u_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 659 [1/2] (0.69ns)   --->   "%z_u_6_load = load i3 %z_u_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 659 'load' 'z_u_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 660 [1/2] (0.69ns)   --->   "%z_u_7_load = load i3 %z_u_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 660 'load' 'z_u_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 661 [1/2] (0.69ns)   --->   "%z_u_8_load = load i3 %z_u_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 661 'load' 'z_u_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 662 [1/2] (0.69ns)   --->   "%z_u_9_load = load i3 %z_u_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 662 'load' 'z_u_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 663 [1/2] (0.69ns)   --->   "%z_u_10_load = load i3 %z_u_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 663 'load' 'z_u_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 664 [1/2] (0.69ns)   --->   "%z_u_11_load = load i3 %z_u_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 664 'load' 'z_u_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 665 [1/2] (0.69ns)   --->   "%z_u_12_load = load i3 %z_u_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 665 'load' 'z_u_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 666 [1/2] (0.69ns)   --->   "%z_u_13_load = load i3 %z_u_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 666 'load' 'z_u_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 667 [1/2] (0.69ns)   --->   "%z_u_14_load = load i3 %z_u_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 667 'load' 'z_u_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 668 [1/2] (0.69ns)   --->   "%z_u_15_load = load i3 %z_u_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 668 'load' 'z_u_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_88 : Operation 669 [1/1] (0.49ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %z_u_load, i4 1, i32 %z_u_1_load, i4 2, i32 %z_u_2_load, i4 3, i32 %z_u_3_load, i4 4, i32 %z_u_4_load, i4 5, i32 %z_u_5_load, i4 6, i32 %z_u_6_load, i4 7, i32 %z_u_7_load, i4 8, i32 %z_u_8_load, i4 9, i32 %z_u_9_load, i4 10, i32 %z_u_10_load, i4 11, i32 %z_u_11_load, i4 12, i32 %z_u_12_load, i4 13, i32 %z_u_13_load, i4 14, i32 %z_u_14_load, i4 15, i32 %z_u_15_load, i32 <undef>, i4 %trunc_ln627" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 669 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.32>
ST_89 : Operation 670 [1/1] (0.00ns)   --->   "%val = bitcast i32 %gmem0_addr_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:629]   --->   Operation 670 'bitcast' 'val' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 671 [4/4] (2.32ns)   --->   "%mul = fmul i32 %val, i32 %tmp_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 671 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.32>
ST_90 : Operation 672 [3/4] (2.32ns)   --->   "%mul = fmul i32 %val, i32 %tmp_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 672 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.32>
ST_91 : Operation 673 [2/4] (2.32ns)   --->   "%mul = fmul i32 %val, i32 %tmp_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 673 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.32>
ST_92 : Operation 674 [1/4] (2.32ns)   --->   "%mul = fmul i32 %val, i32 %tmp_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 674 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.34>
ST_93 : Operation 675 [7/7] (2.34ns)   --->   "%acc_1 = fadd i32 %acc, i32 %mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 675 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.34>
ST_94 : Operation 676 [6/7] (2.34ns)   --->   "%acc_1 = fadd i32 %acc, i32 %mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 676 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.34>
ST_95 : Operation 677 [5/7] (2.34ns)   --->   "%acc_1 = fadd i32 %acc, i32 %mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 677 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.34>
ST_96 : Operation 678 [4/7] (2.34ns)   --->   "%acc_1 = fadd i32 %acc, i32 %mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 678 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.34>
ST_97 : Operation 679 [3/7] (2.34ns)   --->   "%acc_1 = fadd i32 %acc, i32 %mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 679 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.34>
ST_98 : Operation 680 [2/7] (2.34ns)   --->   "%acc_1 = fadd i32 %acc, i32 %mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 680 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.34>
ST_99 : Operation 681 [1/1] (0.00ns)   --->   "%speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 4096, i64 2048" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:628]   --->   Operation 681 'speclooptripcount' 'speclooptripcount_ln628' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 682 [1/1] (0.00ns)   --->   "%specloopname_ln627 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 682 'specloopname' 'specloopname_ln627' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 683 [1/7] (2.34ns)   --->   "%acc_1 = fadd i32 %acc, i32 %mul" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:630]   --->   Operation 683 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln627 = br void %for.inc48" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:627]   --->   Operation 684 'br' 'br_ln627' <Predicate = true> <Delay = 0.00>

State 100 <SV = 87> <Delay = 0.00>
ST_100 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln624 = br void %VITIS_LOOP_627_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:624]   --->   Operation 685 'br' 'br_ln624' <Predicate = true> <Delay = 0.00>

State 101 <SV = 86> <Delay = 2.43>
ST_101 : Operation 686 [71/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 686 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 87> <Delay = 2.43>
ST_102 : Operation 687 [70/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 687 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 88> <Delay = 2.43>
ST_103 : Operation 688 [69/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 688 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 89> <Delay = 2.43>
ST_104 : Operation 689 [68/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 689 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 90> <Delay = 2.43>
ST_105 : Operation 690 [67/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 690 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 91> <Delay = 2.43>
ST_106 : Operation 691 [66/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 691 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 92> <Delay = 2.43>
ST_107 : Operation 692 [65/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 692 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 93> <Delay = 2.43>
ST_108 : Operation 693 [64/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 693 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 94> <Delay = 2.43>
ST_109 : Operation 694 [63/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 694 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 95> <Delay = 2.43>
ST_110 : Operation 695 [62/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 695 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 96> <Delay = 2.43>
ST_111 : Operation 696 [61/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 696 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 97> <Delay = 2.43>
ST_112 : Operation 697 [60/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 697 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 98> <Delay = 2.43>
ST_113 : Operation 698 [59/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 698 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 99> <Delay = 2.43>
ST_114 : Operation 699 [58/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 699 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 100> <Delay = 2.43>
ST_115 : Operation 700 [57/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 700 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 101> <Delay = 2.43>
ST_116 : Operation 701 [56/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 701 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 102> <Delay = 2.43>
ST_117 : Operation 702 [55/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 702 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 103> <Delay = 2.43>
ST_118 : Operation 703 [54/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 703 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 104> <Delay = 2.43>
ST_119 : Operation 704 [53/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 704 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 105> <Delay = 2.43>
ST_120 : Operation 705 [52/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 705 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 106> <Delay = 2.43>
ST_121 : Operation 706 [51/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 706 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 107> <Delay = 2.43>
ST_122 : Operation 707 [50/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 707 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 108> <Delay = 2.43>
ST_123 : Operation 708 [49/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 708 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 109> <Delay = 2.43>
ST_124 : Operation 709 [48/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 709 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 110> <Delay = 2.43>
ST_125 : Operation 710 [47/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 710 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 111> <Delay = 2.43>
ST_126 : Operation 711 [46/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 711 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 112> <Delay = 2.43>
ST_127 : Operation 712 [45/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 712 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 113> <Delay = 2.43>
ST_128 : Operation 713 [44/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 713 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 114> <Delay = 2.43>
ST_129 : Operation 714 [43/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 714 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 115> <Delay = 2.43>
ST_130 : Operation 715 [42/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 715 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 116> <Delay = 2.43>
ST_131 : Operation 716 [41/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 716 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 117> <Delay = 2.43>
ST_132 : Operation 717 [40/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 717 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 118> <Delay = 2.43>
ST_133 : Operation 718 [39/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 718 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 119> <Delay = 2.43>
ST_134 : Operation 719 [38/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 719 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 120> <Delay = 2.43>
ST_135 : Operation 720 [37/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 720 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 121> <Delay = 2.43>
ST_136 : Operation 721 [36/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 721 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 122> <Delay = 2.43>
ST_137 : Operation 722 [35/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 722 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 123> <Delay = 2.43>
ST_138 : Operation 723 [34/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 723 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 124> <Delay = 2.43>
ST_139 : Operation 724 [33/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 724 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 125> <Delay = 2.43>
ST_140 : Operation 725 [32/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 725 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 126> <Delay = 2.43>
ST_141 : Operation 726 [31/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 726 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 127> <Delay = 2.43>
ST_142 : Operation 727 [30/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 727 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 128> <Delay = 2.43>
ST_143 : Operation 728 [29/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 728 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 129> <Delay = 2.43>
ST_144 : Operation 729 [28/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 729 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 130> <Delay = 2.43>
ST_145 : Operation 730 [27/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 730 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 131> <Delay = 2.43>
ST_146 : Operation 731 [26/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 731 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 132> <Delay = 2.43>
ST_147 : Operation 732 [25/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 732 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 133> <Delay = 2.43>
ST_148 : Operation 733 [24/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 733 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 134> <Delay = 2.43>
ST_149 : Operation 734 [23/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 734 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 135> <Delay = 2.43>
ST_150 : Operation 735 [22/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 735 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 136> <Delay = 2.43>
ST_151 : Operation 736 [21/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 736 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 137> <Delay = 2.43>
ST_152 : Operation 737 [20/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 737 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 138> <Delay = 2.43>
ST_153 : Operation 738 [19/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 738 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 139> <Delay = 2.43>
ST_154 : Operation 739 [18/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 739 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 140> <Delay = 2.43>
ST_155 : Operation 740 [17/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 740 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 141> <Delay = 2.43>
ST_156 : Operation 741 [16/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 741 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 142> <Delay = 2.43>
ST_157 : Operation 742 [15/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 742 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 143> <Delay = 2.43>
ST_158 : Operation 743 [14/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 743 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 144> <Delay = 2.43>
ST_159 : Operation 744 [13/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 744 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 145> <Delay = 2.43>
ST_160 : Operation 745 [12/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 745 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 146> <Delay = 2.43>
ST_161 : Operation 746 [11/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 746 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 147> <Delay = 2.43>
ST_162 : Operation 747 [10/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 747 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 148> <Delay = 2.43>
ST_163 : Operation 748 [9/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 748 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 149> <Delay = 2.43>
ST_164 : Operation 749 [8/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 749 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 150> <Delay = 2.43>
ST_165 : Operation 750 [7/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 750 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 151> <Delay = 2.43>
ST_166 : Operation 751 [6/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 751 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 152> <Delay = 2.43>
ST_167 : Operation 752 [5/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 752 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 153> <Delay = 2.43>
ST_168 : Operation 753 [4/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 753 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 154> <Delay = 2.43>
ST_169 : Operation 754 [3/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 754 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 155> <Delay = 2.43>
ST_170 : Operation 755 [2/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 755 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 156> <Delay = 2.43>
ST_171 : Operation 756 [1/71] (2.43ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 756 'readreq' 'empty_41' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 157> <Delay = 1.26>
ST_172 : Operation 757 [2/2] (1.26ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_636_7, i32 %gmem1, i31 %trunc_ln603_1, i62 %trunc_ln4, i32 %x_15, i32 %x_14, i32 %x_13, i32 %x_12, i32 %x_11, i32 %x_10, i32 %x_9, i32 %x_8, i32 %x_7, i32 %x_6, i32 %x_5, i32 %x_4, i32 %x_3, i32 %x_2, i32 %x_1, i32 %x, i32 %mac_res, i32 %mac_res_1, i32 %mac_res_2, i32 %mac_res_3, i32 %mac_res_4, i32 %mac_res_5, i32 %mac_res_6, i32 %mac_res_7, i32 %mac_res_8, i32 %mac_res_9, i32 %mac_res_10, i32 %mac_res_11, i32 %mac_res_12, i32 %mac_res_13, i32 %mac_res_14, i32 %mac_res_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 757 'call' 'call_ln603' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_172 : Operation 758 [2/2] (1.26ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_642_8, i31 %trunc_ln603_1, i32 %z_old_15, i32 %z_old_14, i32 %z_old_13, i32 %z_old_12, i32 %z_old_11, i32 %z_old_10, i32 %z_old_9, i32 %z_old_8, i32 %z_old_7, i32 %z_old_6, i32 %z_old_5, i32 %z_old_4, i32 %z_old_3, i32 %z_old_2, i32 %z_old_1, i32 %z_old, i32 %z, i32 %z_1, i32 %z_2, i32 %z_3, i32 %z_4, i32 %z_5, i32 %z_6, i32 %z_7, i32 %z_8, i32 %z_9, i32 %z_10, i32 %z_11, i32 %z_12, i32 %z_13, i32 %z_14, i32 %z_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 758 'call' 'call_ln603' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 158> <Delay = 0.00>
ST_173 : Operation 759 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_636_7, i32 %gmem1, i31 %trunc_ln603_1, i62 %trunc_ln4, i32 %x_15, i32 %x_14, i32 %x_13, i32 %x_12, i32 %x_11, i32 %x_10, i32 %x_9, i32 %x_8, i32 %x_7, i32 %x_6, i32 %x_5, i32 %x_4, i32 %x_3, i32 %x_2, i32 %x_1, i32 %x, i32 %mac_res, i32 %mac_res_1, i32 %mac_res_2, i32 %mac_res_3, i32 %mac_res_4, i32 %mac_res_5, i32 %mac_res_6, i32 %mac_res_7, i32 %mac_res_8, i32 %mac_res_9, i32 %mac_res_10, i32 %mac_res_11, i32 %mac_res_12, i32 %mac_res_13, i32 %mac_res_14, i32 %mac_res_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 759 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_173 : Operation 760 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_642_8, i31 %trunc_ln603_1, i32 %z_old_15, i32 %z_old_14, i32 %z_old_13, i32 %z_old_12, i32 %z_old_11, i32 %z_old_10, i32 %z_old_9, i32 %z_old_8, i32 %z_old_7, i32 %z_old_6, i32 %z_old_5, i32 %z_old_4, i32 %z_old_3, i32 %z_old_2, i32 %z_old_1, i32 %z_old, i32 %z, i32 %z_1, i32 %z_2, i32 %z_3, i32 %z_4, i32 %z_5, i32 %z_6, i32 %z_7, i32 %z_8, i32 %z_9, i32 %z_10, i32 %z_11, i32 %z_12, i32 %z_13, i32 %z_14, i32 %z_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 760 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 159> <Delay = 1.26>
ST_174 : Operation 761 [2/2] (1.26ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_648_9, i31 %trunc_ln603_1, i32 %x_hat_15, i32 %x_hat_14, i32 %x_hat_13, i32 %x_hat_12, i32 %x_hat_11, i32 %x_hat_10, i32 %x_hat_9, i32 %x_hat_8, i32 %x_hat_7, i32 %x_hat_6, i32 %x_hat_5, i32 %x_hat_4, i32 %x_hat_3, i32 %x_hat_2, i32 %x_hat_1, i32 %x_hat, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %alpha_read, i32 %z_old, i32 %z_old_1, i32 %z_old_2, i32 %z_old_3, i32 %z_old_4, i32 %z_old_5, i32 %z_old_6, i32 %z_old_7, i32 %z_old_8, i32 %z_old_9, i32 %z_old_10, i32 %z_old_11, i32 %z_old_12, i32 %z_old_13, i32 %z_old_14, i32 %z_old_15, i32 %sub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 761 'call' 'call_ln603' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 160> <Delay = 0.00>
ST_175 : Operation 762 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_648_9, i31 %trunc_ln603_1, i32 %x_hat_15, i32 %x_hat_14, i32 %x_hat_13, i32 %x_hat_12, i32 %x_hat_11, i32 %x_hat_10, i32 %x_hat_9, i32 %x_hat_8, i32 %x_hat_7, i32 %x_hat_6, i32 %x_hat_5, i32 %x_hat_4, i32 %x_hat_3, i32 %x_hat_2, i32 %x_hat_1, i32 %x_hat, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %alpha_read, i32 %z_old, i32 %z_old_1, i32 %z_old_2, i32 %z_old_3, i32 %z_old_4, i32 %z_old_5, i32 %z_old_6, i32 %z_old_7, i32 %z_old_8, i32 %z_old_9, i32 %z_old_10, i32 %z_old_11, i32 %z_old_12, i32 %z_old_13, i32 %z_old_14, i32 %z_old_15, i32 %sub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 762 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 161> <Delay = 1.26>
ST_176 : Operation 763 [2/2] (1.26ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_shrinkage_loop, i31 %trunc_ln603_1, i32 %z_15, i32 %z_14, i32 %z_13, i32 %z_12, i32 %z_11, i32 %z_10, i32 %z_9, i32 %z_8, i32 %z_7, i32 %z_6, i32 %z_5, i32 %z_4, i32 %z_3, i32 %z_2, i32 %z_1, i32 %z, i32 %x_hat, i32 %x_hat_1, i32 %x_hat_2, i32 %x_hat_3, i32 %x_hat_4, i32 %x_hat_5, i32 %x_hat_6, i32 %x_hat_7, i32 %x_hat_8, i32 %x_hat_9, i32 %x_hat_10, i32 %x_hat_11, i32 %x_hat_12, i32 %x_hat_13, i32 %x_hat_14, i32 %x_hat_15, i32 %u, i32 %u_1, i32 %u_2, i32 %u_3, i32 %u_4, i32 %u_5, i32 %u_6, i32 %u_7, i32 %u_8, i32 %u_9, i32 %u_10, i32 %u_11, i32 %u_12, i32 %u_13, i32 %u_14, i32 %u_15, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 763 'call' 'call_ln603' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 162> <Delay = 0.00>
ST_177 : Operation 764 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_shrinkage_loop, i31 %trunc_ln603_1, i32 %z_15, i32 %z_14, i32 %z_13, i32 %z_12, i32 %z_11, i32 %z_10, i32 %z_9, i32 %z_8, i32 %z_7, i32 %z_6, i32 %z_5, i32 %z_4, i32 %z_3, i32 %z_2, i32 %z_1, i32 %z, i32 %x_hat, i32 %x_hat_1, i32 %x_hat_2, i32 %x_hat_3, i32 %x_hat_4, i32 %x_hat_5, i32 %x_hat_6, i32 %x_hat_7, i32 %x_hat_8, i32 %x_hat_9, i32 %x_hat_10, i32 %x_hat_11, i32 %x_hat_12, i32 %x_hat_13, i32 %x_hat_14, i32 %x_hat_15, i32 %u, i32 %u_1, i32 %u_2, i32 %u_3, i32 %u_4, i32 %u_5, i32 %u_6, i32 %u_7, i32 %u_8, i32 %u_9, i32 %u_10, i32 %u_11, i32 %u_12, i32 %u_13, i32 %u_14, i32 %u_15, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 764 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 163> <Delay = 1.26>
ST_178 : Operation 765 [2/2] (1.26ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_665_10, i31 %trunc_ln603_1, i32 %x_hat_z_15, i32 %x_hat_z_14, i32 %x_hat_z_13, i32 %x_hat_z_12, i32 %x_hat_z_11, i32 %x_hat_z_10, i32 %x_hat_z_9, i32 %x_hat_z_8, i32 %x_hat_z_7, i32 %x_hat_z_6, i32 %x_hat_z_5, i32 %x_hat_z_4, i32 %x_hat_z_3, i32 %x_hat_z_2, i32 %x_hat_z_1, i32 %x_hat_z, i32 %x_hat, i32 %x_hat_1, i32 %x_hat_2, i32 %x_hat_3, i32 %x_hat_4, i32 %x_hat_5, i32 %x_hat_6, i32 %x_hat_7, i32 %x_hat_8, i32 %x_hat_9, i32 %x_hat_10, i32 %x_hat_11, i32 %x_hat_12, i32 %x_hat_13, i32 %x_hat_14, i32 %x_hat_15, i32 %z, i32 %z_1, i32 %z_2, i32 %z_3, i32 %z_4, i32 %z_5, i32 %z_6, i32 %z_7, i32 %z_8, i32 %z_9, i32 %z_10, i32 %z_11, i32 %z_12, i32 %z_13, i32 %z_14, i32 %z_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 765 'call' 'call_ln603' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 164> <Delay = 0.00>
ST_179 : Operation 766 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_665_10, i31 %trunc_ln603_1, i32 %x_hat_z_15, i32 %x_hat_z_14, i32 %x_hat_z_13, i32 %x_hat_z_12, i32 %x_hat_z_11, i32 %x_hat_z_10, i32 %x_hat_z_9, i32 %x_hat_z_8, i32 %x_hat_z_7, i32 %x_hat_z_6, i32 %x_hat_z_5, i32 %x_hat_z_4, i32 %x_hat_z_3, i32 %x_hat_z_2, i32 %x_hat_z_1, i32 %x_hat_z, i32 %x_hat, i32 %x_hat_1, i32 %x_hat_2, i32 %x_hat_3, i32 %x_hat_4, i32 %x_hat_5, i32 %x_hat_6, i32 %x_hat_7, i32 %x_hat_8, i32 %x_hat_9, i32 %x_hat_10, i32 %x_hat_11, i32 %x_hat_12, i32 %x_hat_13, i32 %x_hat_14, i32 %x_hat_15, i32 %z, i32 %z_1, i32 %z_2, i32 %z_3, i32 %z_4, i32 %z_5, i32 %z_6, i32 %z_7, i32 %z_8, i32 %z_9, i32 %z_10, i32 %z_11, i32 %z_12, i32 %z_13, i32 %z_14, i32 %z_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 766 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 165> <Delay = 1.26>
ST_180 : Operation 767 [2/2] (1.26ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_671_11, i31 %trunc_ln603_1, i32 %u_15, i32 %u_14, i32 %u_13, i32 %u_12, i32 %u_11, i32 %u_10, i32 %u_9, i32 %u_8, i32 %u_7, i32 %u_6, i32 %u_5, i32 %u_4, i32 %u_3, i32 %u_2, i32 %u_1, i32 %u, i32 %x_hat_z, i32 %x_hat_z_1, i32 %x_hat_z_2, i32 %x_hat_z_3, i32 %x_hat_z_4, i32 %x_hat_z_5, i32 %x_hat_z_6, i32 %x_hat_z_7, i32 %x_hat_z_8, i32 %x_hat_z_9, i32 %x_hat_z_10, i32 %x_hat_z_11, i32 %x_hat_z_12, i32 %x_hat_z_13, i32 %x_hat_z_14, i32 %x_hat_z_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 767 'call' 'call_ln603' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 166> <Delay = 0.00>
ST_181 : Operation 768 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_671_11, i31 %trunc_ln603_1, i32 %u_15, i32 %u_14, i32 %u_13, i32 %u_12, i32 %u_11, i32 %u_10, i32 %u_9, i32 %u_8, i32 %u_7, i32 %u_6, i32 %u_5, i32 %u_4, i32 %u_3, i32 %u_2, i32 %u_1, i32 %u, i32 %x_hat_z, i32 %x_hat_z_1, i32 %x_hat_z_2, i32 %x_hat_z_3, i32 %x_hat_z_4, i32 %x_hat_z_5, i32 %x_hat_z_6, i32 %x_hat_z_7, i32 %x_hat_z_8, i32 %x_hat_z_9, i32 %x_hat_z_10, i32 %x_hat_z_11, i32 %x_hat_z_12, i32 %x_hat_z_13, i32 %x_hat_z_14, i32 %x_hat_z_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 768 'call' 'call_ln603' <Predicate = (icmp_ln606)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_181 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc159"   --->   Operation 769 'br' 'br_ln0' <Predicate = (icmp_ln606)> <Delay = 0.00>
ST_181 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln616 = br void %VITIS_LOOP_618_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:616]   --->   Operation 770 'br' 'br_ln616' <Predicate = true> <Delay = 0.00>

State 182 <SV = 14> <Delay = 2.43>
ST_182 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln679 = sext i62 %trunc_ln5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 771 'sext' 'sext_ln679' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 772 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln679" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 772 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln679 = zext i31 %empty_42" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 773 'zext' 'zext_ln679' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 774 [1/1] (2.43ns)   --->   "%empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i32 %zext_ln679" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:679]   --->   Operation 774 'writereq' 'empty_43' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 15> <Delay = 1.26>
ST_183 : Operation 775 [2/2] (1.26ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_679_12, i32 %gmem2, i32 %chunk, i62 %trunc_ln5, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 775 'call' 'call_ln603' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 16> <Delay = 0.00>
ST_184 : Operation 776 [1/2] (0.00ns)   --->   "%call_ln603 = call void @krnl_bp_Pipeline_VITIS_LOOP_679_12, i32 %gmem2, i32 %chunk, i62 %trunc_ln5, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:603]   --->   Operation 776 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 17> <Delay = 2.43>
ST_185 : Operation 777 [68/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 777 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 18> <Delay = 2.43>
ST_186 : Operation 778 [67/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 778 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 19> <Delay = 2.43>
ST_187 : Operation 779 [66/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 779 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 20> <Delay = 2.43>
ST_188 : Operation 780 [65/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 780 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 21> <Delay = 2.43>
ST_189 : Operation 781 [64/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 781 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 22> <Delay = 2.43>
ST_190 : Operation 782 [63/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 782 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 23> <Delay = 2.43>
ST_191 : Operation 783 [62/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 783 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 24> <Delay = 2.43>
ST_192 : Operation 784 [61/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 784 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 25> <Delay = 2.43>
ST_193 : Operation 785 [60/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 785 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 26> <Delay = 2.43>
ST_194 : Operation 786 [59/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 786 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 27> <Delay = 2.43>
ST_195 : Operation 787 [58/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 787 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 28> <Delay = 2.43>
ST_196 : Operation 788 [57/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 788 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 29> <Delay = 2.43>
ST_197 : Operation 789 [56/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 789 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 30> <Delay = 2.43>
ST_198 : Operation 790 [55/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 790 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 31> <Delay = 2.43>
ST_199 : Operation 791 [54/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 791 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 32> <Delay = 2.43>
ST_200 : Operation 792 [53/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 792 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 33> <Delay = 2.43>
ST_201 : Operation 793 [52/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 793 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 34> <Delay = 2.43>
ST_202 : Operation 794 [51/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 794 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 35> <Delay = 2.43>
ST_203 : Operation 795 [50/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 795 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 36> <Delay = 2.43>
ST_204 : Operation 796 [49/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 796 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 37> <Delay = 2.43>
ST_205 : Operation 797 [48/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 797 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 38> <Delay = 2.43>
ST_206 : Operation 798 [47/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 798 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 39> <Delay = 2.43>
ST_207 : Operation 799 [46/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 799 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 40> <Delay = 2.43>
ST_208 : Operation 800 [45/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 800 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 41> <Delay = 2.43>
ST_209 : Operation 801 [44/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 801 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 42> <Delay = 2.43>
ST_210 : Operation 802 [43/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 802 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 43> <Delay = 2.43>
ST_211 : Operation 803 [42/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 803 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 44> <Delay = 2.43>
ST_212 : Operation 804 [41/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 804 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 45> <Delay = 2.43>
ST_213 : Operation 805 [40/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 805 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 46> <Delay = 2.43>
ST_214 : Operation 806 [39/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 806 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 47> <Delay = 2.43>
ST_215 : Operation 807 [38/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 807 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 48> <Delay = 2.43>
ST_216 : Operation 808 [37/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 808 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 49> <Delay = 2.43>
ST_217 : Operation 809 [36/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 809 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 50> <Delay = 2.43>
ST_218 : Operation 810 [35/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 810 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 51> <Delay = 2.43>
ST_219 : Operation 811 [34/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 811 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 52> <Delay = 2.43>
ST_220 : Operation 812 [33/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 812 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 53> <Delay = 2.43>
ST_221 : Operation 813 [32/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 813 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 54> <Delay = 2.43>
ST_222 : Operation 814 [31/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 814 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 55> <Delay = 2.43>
ST_223 : Operation 815 [30/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 815 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 56> <Delay = 2.43>
ST_224 : Operation 816 [29/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 816 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 57> <Delay = 2.43>
ST_225 : Operation 817 [28/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 817 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 58> <Delay = 2.43>
ST_226 : Operation 818 [27/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 818 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 59> <Delay = 2.43>
ST_227 : Operation 819 [26/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 819 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 60> <Delay = 2.43>
ST_228 : Operation 820 [25/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 820 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 61> <Delay = 2.43>
ST_229 : Operation 821 [24/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 821 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 62> <Delay = 2.43>
ST_230 : Operation 822 [23/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 822 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 63> <Delay = 2.43>
ST_231 : Operation 823 [22/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 823 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 64> <Delay = 2.43>
ST_232 : Operation 824 [21/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 824 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 65> <Delay = 2.43>
ST_233 : Operation 825 [20/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 825 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 66> <Delay = 2.43>
ST_234 : Operation 826 [19/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 826 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 67> <Delay = 2.43>
ST_235 : Operation 827 [18/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 827 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 68> <Delay = 2.43>
ST_236 : Operation 828 [17/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 828 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 69> <Delay = 2.43>
ST_237 : Operation 829 [16/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 829 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 70> <Delay = 2.43>
ST_238 : Operation 830 [15/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 830 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 71> <Delay = 2.43>
ST_239 : Operation 831 [14/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 831 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 72> <Delay = 2.43>
ST_240 : Operation 832 [13/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 832 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 73> <Delay = 2.43>
ST_241 : Operation 833 [12/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 833 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 74> <Delay = 2.43>
ST_242 : Operation 834 [11/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 834 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 75> <Delay = 2.43>
ST_243 : Operation 835 [10/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 835 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 76> <Delay = 2.43>
ST_244 : Operation 836 [9/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 836 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 77> <Delay = 2.43>
ST_245 : Operation 837 [8/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 837 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 78> <Delay = 2.43>
ST_246 : Operation 838 [7/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 838 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 79> <Delay = 2.43>
ST_247 : Operation 839 [6/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 839 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 80> <Delay = 2.43>
ST_248 : Operation 840 [5/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 840 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 81> <Delay = 2.43>
ST_249 : Operation 841 [4/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 841 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 82> <Delay = 2.43>
ST_250 : Operation 842 [3/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 842 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 83> <Delay = 2.43>
ST_251 : Operation 843 [2/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 843 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 84> <Delay = 2.43>
ST_252 : Operation 844 [1/68] (2.43ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 844 'writeresp' 'empty_44' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 845 [1/1] (0.00ns)   --->   "%br_ln602 = br void %for.cond" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:602]   --->   Operation 845 'br' 'br_ln602' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	wire read operation ('alpha') on port 'alpha' [42]  (1.000 ns)

 <State 2>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub') [175]  (2.342 ns)

 <State 3>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub') [175]  (2.342 ns)

 <State 4>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub') [175]  (2.342 ns)

 <State 5>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub') [175]  (2.342 ns)

 <State 6>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub') [175]  (2.342 ns)

 <State 7>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub') [175]  (2.342 ns)

 <State 8>: 2.342ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub') [175]  (2.342 ns)

 <State 9>: 2.294ns
The critical path consists of the following:
	'load' operation 64 bit ('offset', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) on local variable 'offset', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602 [187]  (0.000 ns)
	'add' operation 64 bit ('add_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) [198]  (1.147 ns)
	'icmp' operation 1 bit ('icmp_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) [199]  (1.147 ns)

 <State 10>: 1.107ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) [201]  (0.880 ns)
	'select' operation 32 bit ('chunk', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) [202]  (0.227 ns)

 <State 11>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln624', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [206]  (2.291 ns)

 <State 12>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln624', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [206]  (2.291 ns)

 <State 13>: 0.880ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln606', /home/bsheh002/ADMM07/alveo/src/bp.cpp:606) [204]  (0.880 ns)

 <State 14>: 1.093ns
The critical path consists of the following:
	'phi' operation 6 bit ('iter') with incoming values : ('iter', /home/bsheh002/ADMM07/alveo/src/bp.cpp:616) [216]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln616', /home/bsheh002/ADMM07/alveo/src/bp.cpp:616) [217]  (0.706 ns)
	blocking operation 0.387 ns on control path)

 <State 15>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 16>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 17>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 18>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 19>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 20>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 21>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 22>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 23>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 24>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 25>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 26>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 27>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 28>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 29>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 30>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 31>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 32>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 33>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 34>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 35>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 36>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 37>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 38>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 39>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 40>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 41>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 42>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 43>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 44>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 45>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 46>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 47>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 48>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 49>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 50>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 51>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 52>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 53>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 54>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 55>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 56>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 57>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 58>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 59>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 60>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 61>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 62>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 63>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 64>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 65>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 66>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 67>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 68>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 69>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 70>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 71>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 72>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 73>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 74>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 75>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 76>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 77>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 78>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 79>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 80>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 81>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 82>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 83>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 84>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 85>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [226]  (2.433 ns)

 <State 86>: 0.880ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) with incoming values : ('add_ln624', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [229]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln624', /home/bsheh002/ADMM07/alveo/src/bp.cpp:624) [231]  (0.880 ns)

 <State 87>: 1.579ns
The critical path consists of the following:
	'phi' operation 31 bit ('j', /home/bsheh002/ADMM07/alveo/src/bp.cpp:627) with incoming values : ('add_ln627', /home/bsheh002/ADMM07/alveo/src/bp.cpp:627) [243]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln627', /home/bsheh002/ADMM07/alveo/src/bp.cpp:627) [246]  (0.880 ns)
	'store' operation 0 bit ('store_ln632', /home/bsheh002/ADMM07/alveo/src/bp.cpp:632) of variable 'acc' on array 'mac_res', /home/bsheh002/ADMM07/alveo/src/bp.cpp:588 [312]  (0.699 ns)

 <State 88>: 2.433ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:629) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:629) [255]  (2.433 ns)

 <State 89>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [290]  (2.322 ns)

 <State 90>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [290]  (2.322 ns)

 <State 91>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [290]  (2.322 ns)

 <State 92>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [290]  (2.322 ns)

 <State 93>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [291]  (2.342 ns)

 <State 94>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [291]  (2.342 ns)

 <State 95>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [291]  (2.342 ns)

 <State 96>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [291]  (2.342 ns)

 <State 97>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [291]  (2.342 ns)

 <State 98>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [291]  (2.342 ns)

 <State 99>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', /home/bsheh002/ADMM07/alveo/src/bp.cpp:630) [291]  (2.342 ns)

 <State 100>: 0.000ns
The critical path consists of the following:

 <State 101>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 102>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 103>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 104>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 105>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 106>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 107>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 108>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 109>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 110>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 111>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 112>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 113>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 114>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 115>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 116>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 117>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 118>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 119>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 120>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 121>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 122>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 123>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 124>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 125>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 126>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 127>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 128>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 129>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 130>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 131>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 132>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 133>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 134>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 135>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 136>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 137>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 138>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 139>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 140>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 141>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 142>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 143>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 144>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 145>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 146>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 147>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 148>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 149>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 150>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 151>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 152>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 153>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 154>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 155>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 156>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 157>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 158>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 159>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 160>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 161>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 162>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 163>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 164>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 165>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 166>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 167>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 168>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 169>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 170>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 171>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:636) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:636) [362]  (2.433 ns)

 <State 172>: 1.261ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) to 'krnl_bp_Pipeline_VITIS_LOOP_636_7' [363]  (1.261 ns)

 <State 173>: 0.000ns
The critical path consists of the following:

 <State 174>: 1.261ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) to 'krnl_bp_Pipeline_VITIS_LOOP_648_9' [365]  (1.261 ns)

 <State 175>: 0.000ns
The critical path consists of the following:

 <State 176>: 1.261ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) to 'krnl_bp_Pipeline_shrinkage_loop' [366]  (1.261 ns)

 <State 177>: 0.000ns
The critical path consists of the following:

 <State 178>: 1.261ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) to 'krnl_bp_Pipeline_VITIS_LOOP_665_10' [367]  (1.261 ns)

 <State 179>: 0.000ns
The critical path consists of the following:

 <State 180>: 1.261ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) to 'krnl_bp_Pipeline_VITIS_LOOP_671_11' [368]  (1.261 ns)

 <State 181>: 0.000ns
The critical path consists of the following:

 <State 182>: 2.433ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem2_addr', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679) [375]  (0.000 ns)
	bus request operation ('empty_43', /home/bsheh002/ADMM07/alveo/src/bp.cpp:679) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:679) [378]  (2.433 ns)

 <State 183>: 1.267ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln603', /home/bsheh002/ADMM07/alveo/src/bp.cpp:603) to 'krnl_bp_Pipeline_VITIS_LOOP_679_12' [379]  (1.267 ns)

 <State 184>: 0.000ns
The critical path consists of the following:

 <State 185>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 186>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 187>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 188>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 189>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 190>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 191>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 192>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 193>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 194>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 195>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 196>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 197>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 198>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 199>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 200>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 201>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 202>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 203>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 204>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 205>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 206>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 207>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 208>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 209>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 210>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 211>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 212>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 213>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 214>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 215>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 216>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 217>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 218>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 219>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 220>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 221>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 222>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 223>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 224>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 225>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 226>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 227>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 228>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 229>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 230>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 231>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 232>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 233>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 234>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 235>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 236>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 237>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 238>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 239>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 240>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 241>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 242>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 243>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 244>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 245>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 246>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 247>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 248>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 249>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 250>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 251>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)

 <State 252>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_44', /home/bsheh002/ADMM07/alveo/src/bp.cpp:602) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:602) [380]  (2.433 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
