
motorcontrol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006354  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080065ec  080065ec  000075ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006624  08006624  00007624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800662c  0800662c  0000762c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08006630  08006630  00007630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000020  24000000  08006634  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000010c  24000020  08006654  00008020  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400012c  08006654  0000812c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00008020  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001647a  00000000  00000000  0000804e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000027ad  00000000  00000000  0001e4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010c8  00000000  00000000  00020c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d1f  00000000  00000000  00021d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037c29  00000000  00000000  00022a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000152ad  00000000  00000000  0005a688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001660fc  00000000  00000000  0006f935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d5a31  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000474c  00000000  00000000  001d5a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006e  00000000  00000000  001da1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000020 	.word	0x24000020
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080065d4 	.word	0x080065d4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000024 	.word	0x24000024
 80002d4:	080065d4 	.word	0x080065d4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
    HAL_Init();
 800060a:	f000 fc77 	bl	8000efc <HAL_Init>
    SystemClock_Config();
 800060e:	f000 f831 	bl	8000674 <SystemClock_Config>
    MX_GPIO_Init();
 8000612:	f000 f975 	bl	8000900 <MX_GPIO_Init>
    MX_TIM1_Init();
 8000616:	f000 f897 	bl	8000748 <MX_TIM1_Init>
    MX_USART1_UART_Init();
 800061a:	f000 f925 	bl	8000868 <MX_USART1_UART_Init>
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t *)data, sizeof(data), 1000);
 800061e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000622:	2210      	movs	r2, #16
 8000624:	490f      	ldr	r1, [pc, #60]	@ (8000664 <main+0x60>)
 8000626:	4810      	ldr	r0, [pc, #64]	@ (8000668 <main+0x64>)
 8000628:	f004 fdc6 	bl	80051b8 <HAL_UART_Transmit>
 800062c:	4603      	mov	r3, r0
 800062e:	71fb      	strb	r3, [r7, #7]
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000630:	2100      	movs	r1, #0
 8000632:	480e      	ldr	r0, [pc, #56]	@ (800066c <main+0x68>)
 8000634:	f003 fea6 	bl	8004384 <HAL_TIM_PWM_Start>
    start_motor();
 8000638:	f000 fa0e 	bl	8000a58 <start_motor>

    while (1)
    {
        HAL_UART_Receive(&huart1, &rxData, 1, HAL_MAX_DELAY);
 800063c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000640:	2201      	movs	r2, #1
 8000642:	490b      	ldr	r1, [pc, #44]	@ (8000670 <main+0x6c>)
 8000644:	4808      	ldr	r0, [pc, #32]	@ (8000668 <main+0x64>)
 8000646:	f004 fe45 	bl	80052d4 <HAL_UART_Receive>
        if (rxData == '1')
 800064a:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <main+0x6c>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b31      	cmp	r3, #49	@ 0x31
 8000650:	d1f4      	bne.n	800063c <main+0x38>
        {
            stop_motor();
 8000652:	f000 f9eb 	bl	8000a2c <stop_motor>
            HAL_Delay(5000);
 8000656:	f241 3088 	movw	r0, #5000	@ 0x1388
 800065a:	f000 fce1 	bl	8001020 <HAL_Delay>
            start_motor();
 800065e:	f000 f9fb 	bl	8000a58 <start_motor>
        HAL_UART_Receive(&huart1, &rxData, 1, HAL_MAX_DELAY);
 8000662:	e7eb      	b.n	800063c <main+0x38>
 8000664:	24000000 	.word	0x24000000
 8000668:	2400008c 	.word	0x2400008c
 800066c:	24000040 	.word	0x24000040
 8000670:	2400003c 	.word	0x2400003c

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b09c      	sub	sp, #112	@ 0x70
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800067e:	224c      	movs	r2, #76	@ 0x4c
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f005 ff7a 	bl	800657c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	2220      	movs	r2, #32
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f005 ff74 	bl	800657c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000694:	2002      	movs	r0, #2
 8000696:	f000 ffd1 	bl	800163c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800069a:	2300      	movs	r3, #0
 800069c:	603b      	str	r3, [r7, #0]
 800069e:	4b28      	ldr	r3, [pc, #160]	@ (8000740 <SystemClock_Config+0xcc>)
 80006a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006a2:	4a27      	ldr	r2, [pc, #156]	@ (8000740 <SystemClock_Config+0xcc>)
 80006a4:	f023 0301 	bic.w	r3, r3, #1
 80006a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006aa:	4b25      	ldr	r3, [pc, #148]	@ (8000740 <SystemClock_Config+0xcc>)
 80006ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	603b      	str	r3, [r7, #0]
 80006b4:	4b23      	ldr	r3, [pc, #140]	@ (8000744 <SystemClock_Config+0xd0>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006bc:	4a21      	ldr	r2, [pc, #132]	@ (8000744 <SystemClock_Config+0xd0>)
 80006be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006c2:	6193      	str	r3, [r2, #24]
 80006c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000744 <SystemClock_Config+0xd0>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006cc:	603b      	str	r3, [r7, #0]
 80006ce:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006d0:	bf00      	nop
 80006d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000744 <SystemClock_Config+0xd0>)
 80006d4:	699b      	ldr	r3, [r3, #24]
 80006d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006de:	d1f8      	bne.n	80006d2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e0:	2302      	movs	r3, #2
 80006e2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006e4:	2301      	movs	r3, #1
 80006e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e8:	2340      	movs	r3, #64	@ 0x40
 80006ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006ec:	2300      	movs	r3, #0
 80006ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 ffdb 	bl	80016b0 <HAL_RCC_OscConfig>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000700:	f000 f9c2 	bl	8000a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000704:	233f      	movs	r3, #63	@ 0x3f
 8000706:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000708:	2300      	movs	r3, #0
 800070a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800070c:	2300      	movs	r3, #0
 800070e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000710:	2300      	movs	r3, #0
 8000712:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	2101      	movs	r1, #1
 8000728:	4618      	mov	r0, r3
 800072a:	f001 fc1b 	bl	8001f64 <HAL_RCC_ClockConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000734:	f000 f9a8 	bl	8000a88 <Error_Handler>
  }
}
 8000738:	bf00      	nop
 800073a:	3770      	adds	r7, #112	@ 0x70
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	58000400 	.word	0x58000400
 8000744:	58024800 	.word	0x58024800

08000748 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b096      	sub	sp, #88	@ 0x58
 800074c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800074e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800075a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	605a      	str	r2, [r3, #4]
 8000764:	609a      	str	r2, [r3, #8]
 8000766:	60da      	str	r2, [r3, #12]
 8000768:	611a      	str	r2, [r3, #16]
 800076a:	615a      	str	r2, [r3, #20]
 800076c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	222c      	movs	r2, #44	@ 0x2c
 8000772:	2100      	movs	r1, #0
 8000774:	4618      	mov	r0, r3
 8000776:	f005 ff01 	bl	800657c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800077a:	4b39      	ldr	r3, [pc, #228]	@ (8000860 <MX_TIM1_Init+0x118>)
 800077c:	4a39      	ldr	r2, [pc, #228]	@ (8000864 <MX_TIM1_Init+0x11c>)
 800077e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 239;
 8000780:	4b37      	ldr	r3, [pc, #220]	@ (8000860 <MX_TIM1_Init+0x118>)
 8000782:	22ef      	movs	r2, #239	@ 0xef
 8000784:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000786:	4b36      	ldr	r3, [pc, #216]	@ (8000860 <MX_TIM1_Init+0x118>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800078c:	4b34      	ldr	r3, [pc, #208]	@ (8000860 <MX_TIM1_Init+0x118>)
 800078e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000792:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000794:	4b32      	ldr	r3, [pc, #200]	@ (8000860 <MX_TIM1_Init+0x118>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800079a:	4b31      	ldr	r3, [pc, #196]	@ (8000860 <MX_TIM1_Init+0x118>)
 800079c:	2200      	movs	r2, #0
 800079e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007a0:	4b2f      	ldr	r3, [pc, #188]	@ (8000860 <MX_TIM1_Init+0x118>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007a6:	482e      	ldr	r0, [pc, #184]	@ (8000860 <MX_TIM1_Init+0x118>)
 80007a8:	f003 fd94 	bl	80042d4 <HAL_TIM_PWM_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80007b2:	f000 f969 	bl	8000a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b6:	2300      	movs	r3, #0
 80007b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80007ba:	2300      	movs	r3, #0
 80007bc:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007be:	2300      	movs	r3, #0
 80007c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007c2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80007c6:	4619      	mov	r1, r3
 80007c8:	4825      	ldr	r0, [pc, #148]	@ (8000860 <MX_TIM1_Init+0x118>)
 80007ca:	f004 fb99 	bl	8004f00 <HAL_TIMEx_MasterConfigSynchronization>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80007d4:	f000 f958 	bl	8000a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007d8:	2360      	movs	r3, #96	@ 0x60
 80007da:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007e0:	2300      	movs	r3, #0
 80007e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007e4:	2300      	movs	r3, #0
 80007e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007e8:	2300      	movs	r3, #0
 80007ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007ec:	2300      	movs	r3, #0
 80007ee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007f0:	2300      	movs	r3, #0
 80007f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007f8:	2200      	movs	r2, #0
 80007fa:	4619      	mov	r1, r3
 80007fc:	4818      	ldr	r0, [pc, #96]	@ (8000860 <MX_TIM1_Init+0x118>)
 80007fe:	f003 fecf 	bl	80045a0 <HAL_TIM_PWM_ConfigChannel>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000808:	f000 f93e 	bl	8000a88 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800080c:	2300      	movs	r3, #0
 800080e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000810:	2300      	movs	r3, #0
 8000812:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000814:	2300      	movs	r3, #0
 8000816:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800081c:	2300      	movs	r3, #0
 800081e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000820:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000824:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800082a:	2300      	movs	r3, #0
 800082c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800082e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000832:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000834:	2300      	movs	r3, #0
 8000836:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000838:	2300      	movs	r3, #0
 800083a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	4619      	mov	r1, r3
 8000840:	4807      	ldr	r0, [pc, #28]	@ (8000860 <MX_TIM1_Init+0x118>)
 8000842:	f004 fbeb 	bl	800501c <HAL_TIMEx_ConfigBreakDeadTime>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 800084c:	f000 f91c 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000850:	4803      	ldr	r0, [pc, #12]	@ (8000860 <MX_TIM1_Init+0x118>)
 8000852:	f000 f95b 	bl	8000b0c <HAL_TIM_MspPostInit>

}
 8000856:	bf00      	nop
 8000858:	3758      	adds	r7, #88	@ 0x58
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	24000040 	.word	0x24000040
 8000864:	40010000 	.word	0x40010000

08000868 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800086c:	4b22      	ldr	r3, [pc, #136]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 800086e:	4a23      	ldr	r2, [pc, #140]	@ (80008fc <MX_USART1_UART_Init+0x94>)
 8000870:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000872:	4b21      	ldr	r3, [pc, #132]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 8000874:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000878:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800087a:	4b1f      	ldr	r3, [pc, #124]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000880:	4b1d      	ldr	r3, [pc, #116]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000886:	4b1c      	ldr	r3, [pc, #112]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 8000888:	2200      	movs	r2, #0
 800088a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800088c:	4b1a      	ldr	r3, [pc, #104]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 800088e:	220c      	movs	r2, #12
 8000890:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000892:	4b19      	ldr	r3, [pc, #100]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 8000894:	2200      	movs	r2, #0
 8000896:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000898:	4b17      	ldr	r3, [pc, #92]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 800089a:	2200      	movs	r2, #0
 800089c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800089e:	4b16      	ldr	r3, [pc, #88]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008a4:	4b14      	ldr	r3, [pc, #80]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008aa:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008b0:	4811      	ldr	r0, [pc, #68]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 80008b2:	f004 fc31 	bl	8005118 <HAL_UART_Init>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80008bc:	f000 f8e4 	bl	8000a88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c0:	2100      	movs	r1, #0
 80008c2:	480d      	ldr	r0, [pc, #52]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 80008c4:	f005 fd8f 	bl	80063e6 <HAL_UARTEx_SetTxFifoThreshold>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008ce:	f000 f8db 	bl	8000a88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008d2:	2100      	movs	r1, #0
 80008d4:	4808      	ldr	r0, [pc, #32]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 80008d6:	f005 fdc4 	bl	8006462 <HAL_UARTEx_SetRxFifoThreshold>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008e0:	f000 f8d2 	bl	8000a88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008e4:	4804      	ldr	r0, [pc, #16]	@ (80008f8 <MX_USART1_UART_Init+0x90>)
 80008e6:	f005 fd45 	bl	8006374 <HAL_UARTEx_DisableFifoMode>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008f0:	f000 f8ca 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	2400008c 	.word	0x2400008c
 80008fc:	40011000 	.word	0x40011000

08000900 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08c      	sub	sp, #48	@ 0x30
 8000904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	4b42      	ldr	r3, [pc, #264]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800091c:	4a40      	ldr	r2, [pc, #256]	@ (8000a20 <MX_GPIO_Init+0x120>)
 800091e:	f043 0304 	orr.w	r3, r3, #4
 8000922:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000926:	4b3e      	ldr	r3, [pc, #248]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000928:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800092c:	f003 0304 	and.w	r3, r3, #4
 8000930:	61bb      	str	r3, [r7, #24]
 8000932:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000934:	4b3a      	ldr	r3, [pc, #232]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800093a:	4a39      	ldr	r2, [pc, #228]	@ (8000a20 <MX_GPIO_Init+0x120>)
 800093c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000940:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000944:	4b36      	ldr	r3, [pc, #216]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800094a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800094e:	617b      	str	r3, [r7, #20]
 8000950:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000952:	4b33      	ldr	r3, [pc, #204]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000958:	4a31      	ldr	r2, [pc, #196]	@ (8000a20 <MX_GPIO_Init+0x120>)
 800095a:	f043 0310 	orr.w	r3, r3, #16
 800095e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000962:	4b2f      	ldr	r3, [pc, #188]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000968:	f003 0310 	and.w	r3, r3, #16
 800096c:	613b      	str	r3, [r7, #16]
 800096e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000970:	4b2b      	ldr	r3, [pc, #172]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000976:	4a2a      	ldr	r2, [pc, #168]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000978:	f043 0302 	orr.w	r3, r3, #2
 800097c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000980:	4b27      	ldr	r3, [pc, #156]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000986:	f003 0302 	and.w	r3, r3, #2
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b24      	ldr	r3, [pc, #144]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000994:	4a22      	ldr	r2, [pc, #136]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000996:	f043 0301 	orr.w	r3, r3, #1
 800099a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099e:	4b20      	ldr	r3, [pc, #128]	@ (8000a20 <MX_GPIO_Init+0x120>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a4:	f003 0301 	and.w	r3, r3, #1
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <MX_GPIO_Init+0x120>)
 80009ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b2:	4a1b      	ldr	r2, [pc, #108]	@ (8000a20 <MX_GPIO_Init+0x120>)
 80009b4:	f043 0308 	orr.w	r3, r3, #8
 80009b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009bc:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <MX_GPIO_Init+0x120>)
 80009be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c2:	f003 0308 	and.w	r3, r3, #8
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2130      	movs	r1, #48	@ 0x30
 80009ce:	4815      	ldr	r0, [pc, #84]	@ (8000a24 <MX_GPIO_Init+0x124>)
 80009d0:	f000 fe1a 	bl	8001608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2102      	movs	r1, #2
 80009d8:	4813      	ldr	r0, [pc, #76]	@ (8000a28 <MX_GPIO_Init+0x128>)
 80009da:	f000 fe15 	bl	8001608 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD4 PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80009de:	2330      	movs	r3, #48	@ 0x30
 80009e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ea:	2300      	movs	r3, #0
 80009ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009ee:	f107 031c 	add.w	r3, r7, #28
 80009f2:	4619      	mov	r1, r3
 80009f4:	480b      	ldr	r0, [pc, #44]	@ (8000a24 <MX_GPIO_Init+0x124>)
 80009f6:	f000 fc57 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009fa:	2302      	movs	r3, #2
 80009fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fe:	2301      	movs	r3, #1
 8000a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a06:	2300      	movs	r3, #0
 8000a08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	f107 031c 	add.w	r3, r7, #28
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_GPIO_Init+0x128>)
 8000a12:	f000 fc49 	bl	80012a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a16:	bf00      	nop
 8000a18:	3730      	adds	r7, #48	@ 0x30
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	58024400 	.word	0x58024400
 8000a24:	58020c00 	.word	0x58020c00
 8000a28:	58021000 	.word	0x58021000

08000a2c <stop_motor>:

/* USER CODE BEGIN 4 */
void stop_motor()
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); // IN1 = Low
 8000a30:	2200      	movs	r2, #0
 8000a32:	2110      	movs	r1, #16
 8000a34:	4806      	ldr	r0, [pc, #24]	@ (8000a50 <stop_motor+0x24>)
 8000a36:	f000 fde7 	bl	8001608 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_RESET); // IN2 = Low
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2120      	movs	r1, #32
 8000a3e:	4804      	ldr	r0, [pc, #16]	@ (8000a50 <stop_motor+0x24>)
 8000a40:	f000 fde2 	bl	8001608 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0); // Stop PWM
 8000a44:	4b03      	ldr	r3, [pc, #12]	@ (8000a54 <stop_motor+0x28>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2200      	movs	r2, #0
 8000a4a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	58020c00 	.word	0x58020c00
 8000a54:	24000040 	.word	0x24000040

08000a58 <start_motor>:

void start_motor()
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);   // IN1 = High
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	2110      	movs	r1, #16
 8000a60:	4807      	ldr	r0, [pc, #28]	@ (8000a80 <start_motor+0x28>)
 8000a62:	f000 fdd1 	bl	8001608 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_RESET); // IN2 = Low
 8000a66:	2200      	movs	r2, #0
 8000a68:	2120      	movs	r1, #32
 8000a6a:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <start_motor+0x28>)
 8000a6c:	f000 fdcc 	bl	8001608 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 500);  // 50% Speed
 8000a70:	4b04      	ldr	r3, [pc, #16]	@ (8000a84 <start_motor+0x2c>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000a78:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	58020c00 	.word	0x58020c00
 8000a84:	24000040 	.word	0x24000040

08000a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a8c:	b672      	cpsid	i
}
 8000a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <Error_Handler+0x8>

08000a94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac4 <HAL_MspInit+0x30>)
 8000a9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000aa0:	4a08      	ldr	r2, [pc, #32]	@ (8000ac4 <HAL_MspInit+0x30>)
 8000aa2:	f043 0302 	orr.w	r3, r3, #2
 8000aa6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000aaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ac4 <HAL_MspInit+0x30>)
 8000aac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ab0:	f003 0302 	and.w	r3, r3, #2
 8000ab4:	607b      	str	r3, [r7, #4]
 8000ab6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	58024400 	.word	0x58024400

08000ac8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a0b      	ldr	r2, [pc, #44]	@ (8000b04 <HAL_TIM_PWM_MspInit+0x3c>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d10e      	bne.n	8000af8 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ada:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <HAL_TIM_PWM_MspInit+0x40>)
 8000adc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000ae0:	4a09      	ldr	r2, [pc, #36]	@ (8000b08 <HAL_TIM_PWM_MspInit+0x40>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000aea:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <HAL_TIM_PWM_MspInit+0x40>)
 8000aec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000af8:	bf00      	nop
 8000afa:	3714      	adds	r7, #20
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	40010000 	.word	0x40010000
 8000b08:	58024400 	.word	0x58024400

08000b0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 030c 	add.w	r3, r7, #12
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a13      	ldr	r2, [pc, #76]	@ (8000b78 <HAL_TIM_MspPostInit+0x6c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d11f      	bne.n	8000b6e <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b2e:	4b13      	ldr	r3, [pc, #76]	@ (8000b7c <HAL_TIM_MspPostInit+0x70>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b34:	4a11      	ldr	r2, [pc, #68]	@ (8000b7c <HAL_TIM_MspPostInit+0x70>)
 8000b36:	f043 0310 	orr.w	r3, r3, #16
 8000b3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <HAL_TIM_MspPostInit+0x70>)
 8000b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b44:	f003 0310 	and.w	r3, r3, #16
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b50:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b52:	2302      	movs	r3, #2
 8000b54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b62:	f107 030c 	add.w	r3, r7, #12
 8000b66:	4619      	mov	r1, r3
 8000b68:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <HAL_TIM_MspPostInit+0x74>)
 8000b6a:	f000 fb9d 	bl	80012a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000b6e:	bf00      	nop
 8000b70:	3720      	adds	r7, #32
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40010000 	.word	0x40010000
 8000b7c:	58024400 	.word	0x58024400
 8000b80:	58021000 	.word	0x58021000

08000b84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0bc      	sub	sp, #240	@ 0xf0
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b9c:	f107 0318 	add.w	r3, r7, #24
 8000ba0:	22c0      	movs	r2, #192	@ 0xc0
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f005 fce9 	bl	800657c <memset>
  if(huart->Instance==USART1)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a39      	ldr	r2, [pc, #228]	@ (8000c94 <HAL_UART_MspInit+0x110>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d16b      	bne.n	8000c8c <HAL_UART_MspInit+0x108>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bb4:	f04f 0201 	mov.w	r2, #1
 8000bb8:	f04f 0300 	mov.w	r3, #0
 8000bbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc6:	f107 0318 	add.w	r3, r7, #24
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f001 fd56 	bl	800267c <HAL_RCCEx_PeriphCLKConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000bd6:	f7ff ff57 	bl	8000a88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bda:	4b2f      	ldr	r3, [pc, #188]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000be0:	4a2d      	ldr	r2, [pc, #180]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000be2:	f043 0310 	orr.w	r3, r3, #16
 8000be6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000bea:	4b2b      	ldr	r3, [pc, #172]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000bec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000bf0:	f003 0310 	and.w	r3, r3, #16
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf8:	4b27      	ldr	r3, [pc, #156]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfe:	4a26      	ldr	r2, [pc, #152]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c08:	4b23      	ldr	r3, [pc, #140]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	f003 0302 	and.w	r3, r3, #2
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	4b20      	ldr	r3, [pc, #128]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1c:	4a1e      	ldr	r2, [pc, #120]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000c1e:	f043 0301 	orr.w	r3, r3, #1
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c26:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <HAL_UART_MspInit+0x114>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	f003 0301 	and.w	r3, r3, #1
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000c34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c38:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000c4e:	2304      	movs	r3, #4
 8000c50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c54:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4810      	ldr	r0, [pc, #64]	@ (8000c9c <HAL_UART_MspInit+0x118>)
 8000c5c:	f000 fb24 	bl	80012a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2300      	movs	r3, #0
 8000c76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c7a:	2307      	movs	r3, #7
 8000c7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c80:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c84:	4619      	mov	r1, r3
 8000c86:	4806      	ldr	r0, [pc, #24]	@ (8000ca0 <HAL_UART_MspInit+0x11c>)
 8000c88:	f000 fb0e 	bl	80012a8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c8c:	bf00      	nop
 8000c8e:	37f0      	adds	r7, #240	@ 0xf0
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40011000 	.word	0x40011000
 8000c98:	58024400 	.word	0x58024400
 8000c9c:	58020400 	.word	0x58020400
 8000ca0:	58020000 	.word	0x58020000

08000ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca8:	bf00      	nop
 8000caa:	e7fd      	b.n	8000ca8 <NMI_Handler+0x4>

08000cac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <HardFault_Handler+0x4>

08000cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <MemManage_Handler+0x4>

08000cbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <BusFault_Handler+0x4>

08000cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <UsageFault_Handler+0x4>

08000ccc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cfa:	f000 f971 	bl	8000fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000d06:	2000      	movs	r0, #0
 8000d08:	f000 f8e6 	bl	8000ed8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d14:	4b43      	ldr	r3, [pc, #268]	@ (8000e24 <SystemInit+0x114>)
 8000d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d1a:	4a42      	ldr	r2, [pc, #264]	@ (8000e24 <SystemInit+0x114>)
 8000d1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d24:	4b40      	ldr	r3, [pc, #256]	@ (8000e28 <SystemInit+0x118>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 030f 	and.w	r3, r3, #15
 8000d2c:	2b06      	cmp	r3, #6
 8000d2e:	d807      	bhi.n	8000d40 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d30:	4b3d      	ldr	r3, [pc, #244]	@ (8000e28 <SystemInit+0x118>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f023 030f 	bic.w	r3, r3, #15
 8000d38:	4a3b      	ldr	r2, [pc, #236]	@ (8000e28 <SystemInit+0x118>)
 8000d3a:	f043 0307 	orr.w	r3, r3, #7
 8000d3e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d40:	4b3a      	ldr	r3, [pc, #232]	@ (8000e2c <SystemInit+0x11c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a39      	ldr	r2, [pc, #228]	@ (8000e2c <SystemInit+0x11c>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d4c:	4b37      	ldr	r3, [pc, #220]	@ (8000e2c <SystemInit+0x11c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d52:	4b36      	ldr	r3, [pc, #216]	@ (8000e2c <SystemInit+0x11c>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	4935      	ldr	r1, [pc, #212]	@ (8000e2c <SystemInit+0x11c>)
 8000d58:	4b35      	ldr	r3, [pc, #212]	@ (8000e30 <SystemInit+0x120>)
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d5e:	4b32      	ldr	r3, [pc, #200]	@ (8000e28 <SystemInit+0x118>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f003 0308 	and.w	r3, r3, #8
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d007      	beq.n	8000d7a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8000e28 <SystemInit+0x118>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f023 030f 	bic.w	r3, r3, #15
 8000d72:	4a2d      	ldr	r2, [pc, #180]	@ (8000e28 <SystemInit+0x118>)
 8000d74:	f043 0307 	orr.w	r3, r3, #7
 8000d78:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000e2c <SystemInit+0x11c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d80:	4b2a      	ldr	r3, [pc, #168]	@ (8000e2c <SystemInit+0x11c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d86:	4b29      	ldr	r3, [pc, #164]	@ (8000e2c <SystemInit+0x11c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d8c:	4b27      	ldr	r3, [pc, #156]	@ (8000e2c <SystemInit+0x11c>)
 8000d8e:	4a29      	ldr	r2, [pc, #164]	@ (8000e34 <SystemInit+0x124>)
 8000d90:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d92:	4b26      	ldr	r3, [pc, #152]	@ (8000e2c <SystemInit+0x11c>)
 8000d94:	4a28      	ldr	r2, [pc, #160]	@ (8000e38 <SystemInit+0x128>)
 8000d96:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d98:	4b24      	ldr	r3, [pc, #144]	@ (8000e2c <SystemInit+0x11c>)
 8000d9a:	4a28      	ldr	r2, [pc, #160]	@ (8000e3c <SystemInit+0x12c>)
 8000d9c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d9e:	4b23      	ldr	r3, [pc, #140]	@ (8000e2c <SystemInit+0x11c>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000da4:	4b21      	ldr	r3, [pc, #132]	@ (8000e2c <SystemInit+0x11c>)
 8000da6:	4a25      	ldr	r2, [pc, #148]	@ (8000e3c <SystemInit+0x12c>)
 8000da8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000daa:	4b20      	ldr	r3, [pc, #128]	@ (8000e2c <SystemInit+0x11c>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000db0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <SystemInit+0x11c>)
 8000db2:	4a22      	ldr	r2, [pc, #136]	@ (8000e3c <SystemInit+0x12c>)
 8000db4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000db6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e2c <SystemInit+0x11c>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <SystemInit+0x11c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e2c <SystemInit+0x11c>)
 8000dc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dc6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000dc8:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <SystemInit+0x11c>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000dce:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <SystemInit+0x130>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e44 <SystemInit+0x134>)
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000dda:	d202      	bcs.n	8000de2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e48 <SystemInit+0x138>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <SystemInit+0x11c>)
 8000de4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000de8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d113      	bne.n	8000e18 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000df0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <SystemInit+0x11c>)
 8000df2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000df6:	4a0d      	ldr	r2, [pc, #52]	@ (8000e2c <SystemInit+0x11c>)
 8000df8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dfc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e00:	4b12      	ldr	r3, [pc, #72]	@ (8000e4c <SystemInit+0x13c>)
 8000e02:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e06:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e08:	4b08      	ldr	r3, [pc, #32]	@ (8000e2c <SystemInit+0x11c>)
 8000e0a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e0e:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <SystemInit+0x11c>)
 8000e10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e14:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000ed00 	.word	0xe000ed00
 8000e28:	52002000 	.word	0x52002000
 8000e2c:	58024400 	.word	0x58024400
 8000e30:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e34:	02020200 	.word	0x02020200
 8000e38:	01ff0000 	.word	0x01ff0000
 8000e3c:	01010280 	.word	0x01010280
 8000e40:	5c001000 	.word	0x5c001000
 8000e44:	ffff0000 	.word	0xffff0000
 8000e48:	51008108 	.word	0x51008108
 8000e4c:	52004000 	.word	0x52004000

08000e50 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000e54:	4b09      	ldr	r3, [pc, #36]	@ (8000e7c <ExitRun0Mode+0x2c>)
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	4a08      	ldr	r2, [pc, #32]	@ (8000e7c <ExitRun0Mode+0x2c>)
 8000e5a:	f043 0302 	orr.w	r3, r3, #2
 8000e5e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e60:	bf00      	nop
 8000e62:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <ExitRun0Mode+0x2c>)
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d0f9      	beq.n	8000e62 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000e6e:	bf00      	nop
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	58024800 	.word	0x58024800

08000e80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000e80:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000ebc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000e84:	f7ff ffe4 	bl	8000e50 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e88:	f7ff ff42 	bl	8000d10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e8c:	480c      	ldr	r0, [pc, #48]	@ (8000ec0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e8e:	490d      	ldr	r1, [pc, #52]	@ (8000ec4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e90:	4a0d      	ldr	r2, [pc, #52]	@ (8000ec8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e94:	e002      	b.n	8000e9c <LoopCopyDataInit>

08000e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9a:	3304      	adds	r3, #4

08000e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea0:	d3f9      	bcc.n	8000e96 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ecc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ea4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ed0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea8:	e001      	b.n	8000eae <LoopFillZerobss>

08000eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eac:	3204      	adds	r2, #4

08000eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb0:	d3fb      	bcc.n	8000eaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eb2:	f005 fb6b 	bl	800658c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eb6:	f7ff fba5 	bl	8000604 <main>
  bx  lr
 8000eba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ebc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000ec0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ec4:	24000020 	.word	0x24000020
  ldr r2, =_sidata
 8000ec8:	08006634 	.word	0x08006634
  ldr r2, =_sbss
 8000ecc:	24000020 	.word	0x24000020
  ldr r4, =_ebss
 8000ed0:	2400012c 	.word	0x2400012c

08000ed4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ed4:	e7fe      	b.n	8000ed4 <ADC3_IRQHandler>
	...

08000ed8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	4a04      	ldr	r2, [pc, #16]	@ (8000ef8 <BSP_PB_IRQHandler+0x20>)
 8000ee8:	4413      	add	r3, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 f9ac 	bl	8001248 <HAL_EXTI_IRQHandler>
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	24000120 	.word	0x24000120

08000efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f02:	2003      	movs	r0, #3
 8000f04:	f000 f96e 	bl	80011e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f08:	f001 f9e2 	bl	80022d0 <HAL_RCC_GetSysClockFreq>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <HAL_Init+0x68>)
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	0a1b      	lsrs	r3, r3, #8
 8000f14:	f003 030f 	and.w	r3, r3, #15
 8000f18:	4913      	ldr	r1, [pc, #76]	@ (8000f68 <HAL_Init+0x6c>)
 8000f1a:	5ccb      	ldrb	r3, [r1, r3]
 8000f1c:	f003 031f 	and.w	r3, r3, #31
 8000f20:	fa22 f303 	lsr.w	r3, r2, r3
 8000f24:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f26:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <HAL_Init+0x68>)
 8000f28:	699b      	ldr	r3, [r3, #24]
 8000f2a:	f003 030f 	and.w	r3, r3, #15
 8000f2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000f68 <HAL_Init+0x6c>)
 8000f30:	5cd3      	ldrb	r3, [r2, r3]
 8000f32:	f003 031f 	and.w	r3, r3, #31
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	fa22 f303 	lsr.w	r3, r2, r3
 8000f3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000f6c <HAL_Init+0x70>)
 8000f3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f40:	4a0b      	ldr	r2, [pc, #44]	@ (8000f70 <HAL_Init+0x74>)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f46:	2000      	movs	r0, #0
 8000f48:	f000 f814 	bl	8000f74 <HAL_InitTick>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e002      	b.n	8000f5c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f56:	f7ff fd9d 	bl	8000a94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	58024400 	.word	0x58024400
 8000f68:	080065ec 	.word	0x080065ec
 8000f6c:	24000014 	.word	0x24000014
 8000f70:	24000010 	.word	0x24000010

08000f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f7c:	4b15      	ldr	r3, [pc, #84]	@ (8000fd4 <HAL_InitTick+0x60>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d101      	bne.n	8000f88 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e021      	b.n	8000fcc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f88:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <HAL_InitTick+0x64>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <HAL_InitTick+0x60>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	4619      	mov	r1, r3
 8000f92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 f945 	bl	800122e <HAL_SYSTICK_Config>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e00e      	b.n	8000fcc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b0f      	cmp	r3, #15
 8000fb2:	d80a      	bhi.n	8000fca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	6879      	ldr	r1, [r7, #4]
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fbc:	f000 f91d 	bl	80011fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc0:	4a06      	ldr	r2, [pc, #24]	@ (8000fdc <HAL_InitTick+0x68>)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	e000      	b.n	8000fcc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	2400001c 	.word	0x2400001c
 8000fd8:	24000010 	.word	0x24000010
 8000fdc:	24000018 	.word	0x24000018

08000fe0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fe4:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <HAL_IncTick+0x20>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <HAL_IncTick+0x24>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4413      	add	r3, r2
 8000ff0:	4a04      	ldr	r2, [pc, #16]	@ (8001004 <HAL_IncTick+0x24>)
 8000ff2:	6013      	str	r3, [r2, #0]
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	2400001c 	.word	0x2400001c
 8001004:	24000128 	.word	0x24000128

08001008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return uwTick;
 800100c:	4b03      	ldr	r3, [pc, #12]	@ (800101c <HAL_GetTick+0x14>)
 800100e:	681b      	ldr	r3, [r3, #0]
}
 8001010:	4618      	mov	r0, r3
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	24000128 	.word	0x24000128

08001020 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001028:	f7ff ffee 	bl	8001008 <HAL_GetTick>
 800102c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001038:	d005      	beq.n	8001046 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800103a:	4b0a      	ldr	r3, [pc, #40]	@ (8001064 <HAL_Delay+0x44>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	461a      	mov	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4413      	add	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001046:	bf00      	nop
 8001048:	f7ff ffde 	bl	8001008 <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	68fa      	ldr	r2, [r7, #12]
 8001054:	429a      	cmp	r2, r3
 8001056:	d8f7      	bhi.n	8001048 <HAL_Delay+0x28>
  {
  }
}
 8001058:	bf00      	nop
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	2400001c 	.word	0x2400001c

08001068 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800106c:	4b03      	ldr	r3, [pc, #12]	@ (800107c <HAL_GetREVID+0x14>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	0c1b      	lsrs	r3, r3, #16
}
 8001072:	4618      	mov	r0, r3
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	5c001000 	.word	0x5c001000

08001080 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001090:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <__NVIC_SetPriorityGrouping+0x40>)
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800109c:	4013      	ands	r3, r2
 800109e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <__NVIC_SetPriorityGrouping+0x44>)
 80010aa:	4313      	orrs	r3, r2
 80010ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ae:	4a04      	ldr	r2, [pc, #16]	@ (80010c0 <__NVIC_SetPriorityGrouping+0x40>)
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	60d3      	str	r3, [r2, #12]
}
 80010b4:	bf00      	nop
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000ed00 	.word	0xe000ed00
 80010c4:	05fa0000 	.word	0x05fa0000

080010c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010cc:	4b04      	ldr	r3, [pc, #16]	@ (80010e0 <__NVIC_GetPriorityGrouping+0x18>)
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	0a1b      	lsrs	r3, r3, #8
 80010d2:	f003 0307 	and.w	r3, r3, #7
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	6039      	str	r1, [r7, #0]
 80010ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	db0a      	blt.n	800110e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	490c      	ldr	r1, [pc, #48]	@ (8001130 <__NVIC_SetPriority+0x4c>)
 80010fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001102:	0112      	lsls	r2, r2, #4
 8001104:	b2d2      	uxtb	r2, r2
 8001106:	440b      	add	r3, r1
 8001108:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800110c:	e00a      	b.n	8001124 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	b2da      	uxtb	r2, r3
 8001112:	4908      	ldr	r1, [pc, #32]	@ (8001134 <__NVIC_SetPriority+0x50>)
 8001114:	88fb      	ldrh	r3, [r7, #6]
 8001116:	f003 030f 	and.w	r3, r3, #15
 800111a:	3b04      	subs	r3, #4
 800111c:	0112      	lsls	r2, r2, #4
 800111e:	b2d2      	uxtb	r2, r2
 8001120:	440b      	add	r3, r1
 8001122:	761a      	strb	r2, [r3, #24]
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	e000e100 	.word	0xe000e100
 8001134:	e000ed00 	.word	0xe000ed00

08001138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001138:	b480      	push	{r7}
 800113a:	b089      	sub	sp, #36	@ 0x24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	f1c3 0307 	rsb	r3, r3, #7
 8001152:	2b04      	cmp	r3, #4
 8001154:	bf28      	it	cs
 8001156:	2304      	movcs	r3, #4
 8001158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	3304      	adds	r3, #4
 800115e:	2b06      	cmp	r3, #6
 8001160:	d902      	bls.n	8001168 <NVIC_EncodePriority+0x30>
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	3b03      	subs	r3, #3
 8001166:	e000      	b.n	800116a <NVIC_EncodePriority+0x32>
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800116c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	43da      	mvns	r2, r3
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	401a      	ands	r2, r3
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001180:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	fa01 f303 	lsl.w	r3, r1, r3
 800118a:	43d9      	mvns	r1, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001190:	4313      	orrs	r3, r2
         );
}
 8001192:	4618      	mov	r0, r3
 8001194:	3724      	adds	r7, #36	@ 0x24
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
	...

080011a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3b01      	subs	r3, #1
 80011ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011b0:	d301      	bcc.n	80011b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011b2:	2301      	movs	r3, #1
 80011b4:	e00f      	b.n	80011d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b6:	4a0a      	ldr	r2, [pc, #40]	@ (80011e0 <SysTick_Config+0x40>)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011be:	210f      	movs	r1, #15
 80011c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011c4:	f7ff ff8e 	bl	80010e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c8:	4b05      	ldr	r3, [pc, #20]	@ (80011e0 <SysTick_Config+0x40>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ce:	4b04      	ldr	r3, [pc, #16]	@ (80011e0 <SysTick_Config+0x40>)
 80011d0:	2207      	movs	r2, #7
 80011d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	e000e010 	.word	0xe000e010

080011e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ff47 	bl	8001080 <__NVIC_SetPriorityGrouping>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b086      	sub	sp, #24
 80011fe:	af00      	add	r7, sp, #0
 8001200:	4603      	mov	r3, r0
 8001202:	60b9      	str	r1, [r7, #8]
 8001204:	607a      	str	r2, [r7, #4]
 8001206:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001208:	f7ff ff5e 	bl	80010c8 <__NVIC_GetPriorityGrouping>
 800120c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	6978      	ldr	r0, [r7, #20]
 8001214:	f7ff ff90 	bl	8001138 <NVIC_EncodePriority>
 8001218:	4602      	mov	r2, r0
 800121a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff5f 	bl	80010e4 <__NVIC_SetPriority>
}
 8001226:	bf00      	nop
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ffb2 	bl	80011a0 <SysTick_Config>
 800123c:	4603      	mov	r3, r0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	0c1b      	lsrs	r3, r3, #16
 8001256:	f003 0303 	and.w	r3, r3, #3
 800125a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 031f 	and.w	r3, r3, #31
 8001264:	2201      	movs	r2, #1
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	011a      	lsls	r2, r3, #4
 8001270:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <HAL_EXTI_IRQHandler+0x5c>)
 8001272:	4413      	add	r3, r2
 8001274:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	4013      	ands	r3, r2
 800127e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d009      	beq.n	800129a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d002      	beq.n	800129a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	4798      	blx	r3
    }
  }
}
 800129a:	bf00      	nop
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	58000088 	.word	0x58000088

080012a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b089      	sub	sp, #36	@ 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80012b6:	4b89      	ldr	r3, [pc, #548]	@ (80014dc <HAL_GPIO_Init+0x234>)
 80012b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80012ba:	e194      	b.n	80015e6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	2101      	movs	r1, #1
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	fa01 f303 	lsl.w	r3, r1, r3
 80012c8:	4013      	ands	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	f000 8186 	beq.w	80015e0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f003 0303 	and.w	r3, r3, #3
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d005      	beq.n	80012ec <HAL_GPIO_Init+0x44>
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f003 0303 	and.w	r3, r3, #3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d130      	bne.n	800134e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	2203      	movs	r2, #3
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	43db      	mvns	r3, r3
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	4013      	ands	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	68da      	ldr	r2, [r3, #12]
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	4313      	orrs	r3, r2
 8001314:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001322:	2201      	movs	r2, #1
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	43db      	mvns	r3, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4013      	ands	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	091b      	lsrs	r3, r3, #4
 8001338:	f003 0201 	and.w	r2, r3, #1
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	4313      	orrs	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f003 0303 	and.w	r3, r3, #3
 8001356:	2b03      	cmp	r3, #3
 8001358:	d017      	beq.n	800138a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	2203      	movs	r2, #3
 8001366:	fa02 f303 	lsl.w	r3, r2, r3
 800136a:	43db      	mvns	r3, r3
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	4013      	ands	r3, r2
 8001370:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	689a      	ldr	r2, [r3, #8]
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4313      	orrs	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f003 0303 	and.w	r3, r3, #3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d123      	bne.n	80013de <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	08da      	lsrs	r2, r3, #3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3208      	adds	r2, #8
 800139e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	220f      	movs	r2, #15
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	43db      	mvns	r3, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4013      	ands	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	691a      	ldr	r2, [r3, #16]
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	f003 0307 	and.w	r3, r3, #7
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	08da      	lsrs	r2, r3, #3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3208      	adds	r2, #8
 80013d8:	69b9      	ldr	r1, [r7, #24]
 80013da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	2203      	movs	r2, #3
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43db      	mvns	r3, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4013      	ands	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f003 0203 	and.w	r2, r3, #3
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4313      	orrs	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800141a:	2b00      	cmp	r3, #0
 800141c:	f000 80e0 	beq.w	80015e0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001420:	4b2f      	ldr	r3, [pc, #188]	@ (80014e0 <HAL_GPIO_Init+0x238>)
 8001422:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001426:	4a2e      	ldr	r2, [pc, #184]	@ (80014e0 <HAL_GPIO_Init+0x238>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001430:	4b2b      	ldr	r3, [pc, #172]	@ (80014e0 <HAL_GPIO_Init+0x238>)
 8001432:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800143e:	4a29      	ldr	r2, [pc, #164]	@ (80014e4 <HAL_GPIO_Init+0x23c>)
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	089b      	lsrs	r3, r3, #2
 8001444:	3302      	adds	r3, #2
 8001446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800144a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	f003 0303 	and.w	r3, r3, #3
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	220f      	movs	r2, #15
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43db      	mvns	r3, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4013      	ands	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a20      	ldr	r2, [pc, #128]	@ (80014e8 <HAL_GPIO_Init+0x240>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d052      	beq.n	8001510 <HAL_GPIO_Init+0x268>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a1f      	ldr	r2, [pc, #124]	@ (80014ec <HAL_GPIO_Init+0x244>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d031      	beq.n	80014d6 <HAL_GPIO_Init+0x22e>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a1e      	ldr	r2, [pc, #120]	@ (80014f0 <HAL_GPIO_Init+0x248>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d02b      	beq.n	80014d2 <HAL_GPIO_Init+0x22a>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a1d      	ldr	r2, [pc, #116]	@ (80014f4 <HAL_GPIO_Init+0x24c>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d025      	beq.n	80014ce <HAL_GPIO_Init+0x226>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a1c      	ldr	r2, [pc, #112]	@ (80014f8 <HAL_GPIO_Init+0x250>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d01f      	beq.n	80014ca <HAL_GPIO_Init+0x222>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a1b      	ldr	r2, [pc, #108]	@ (80014fc <HAL_GPIO_Init+0x254>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d019      	beq.n	80014c6 <HAL_GPIO_Init+0x21e>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a1a      	ldr	r2, [pc, #104]	@ (8001500 <HAL_GPIO_Init+0x258>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d013      	beq.n	80014c2 <HAL_GPIO_Init+0x21a>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a19      	ldr	r2, [pc, #100]	@ (8001504 <HAL_GPIO_Init+0x25c>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d00d      	beq.n	80014be <HAL_GPIO_Init+0x216>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a18      	ldr	r2, [pc, #96]	@ (8001508 <HAL_GPIO_Init+0x260>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d007      	beq.n	80014ba <HAL_GPIO_Init+0x212>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a17      	ldr	r2, [pc, #92]	@ (800150c <HAL_GPIO_Init+0x264>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d101      	bne.n	80014b6 <HAL_GPIO_Init+0x20e>
 80014b2:	2309      	movs	r3, #9
 80014b4:	e02d      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014b6:	230a      	movs	r3, #10
 80014b8:	e02b      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014ba:	2308      	movs	r3, #8
 80014bc:	e029      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014be:	2307      	movs	r3, #7
 80014c0:	e027      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014c2:	2306      	movs	r3, #6
 80014c4:	e025      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014c6:	2305      	movs	r3, #5
 80014c8:	e023      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014ca:	2304      	movs	r3, #4
 80014cc:	e021      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014ce:	2303      	movs	r3, #3
 80014d0:	e01f      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014d2:	2302      	movs	r3, #2
 80014d4:	e01d      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014d6:	2301      	movs	r3, #1
 80014d8:	e01b      	b.n	8001512 <HAL_GPIO_Init+0x26a>
 80014da:	bf00      	nop
 80014dc:	58000080 	.word	0x58000080
 80014e0:	58024400 	.word	0x58024400
 80014e4:	58000400 	.word	0x58000400
 80014e8:	58020000 	.word	0x58020000
 80014ec:	58020400 	.word	0x58020400
 80014f0:	58020800 	.word	0x58020800
 80014f4:	58020c00 	.word	0x58020c00
 80014f8:	58021000 	.word	0x58021000
 80014fc:	58021400 	.word	0x58021400
 8001500:	58021800 	.word	0x58021800
 8001504:	58021c00 	.word	0x58021c00
 8001508:	58022000 	.word	0x58022000
 800150c:	58022400 	.word	0x58022400
 8001510:	2300      	movs	r3, #0
 8001512:	69fa      	ldr	r2, [r7, #28]
 8001514:	f002 0203 	and.w	r2, r2, #3
 8001518:	0092      	lsls	r2, r2, #2
 800151a:	4093      	lsls	r3, r2
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	4313      	orrs	r3, r2
 8001520:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001522:	4938      	ldr	r1, [pc, #224]	@ (8001604 <HAL_GPIO_Init+0x35c>)
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	089b      	lsrs	r3, r3, #2
 8001528:	3302      	adds	r3, #2
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001530:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	43db      	mvns	r3, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4013      	ands	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4313      	orrs	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001556:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800155e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	43db      	mvns	r3, r3
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d003      	beq.n	8001584 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	4313      	orrs	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001584:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	43db      	mvns	r3, r3
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	4013      	ands	r3, r2
 800159a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d003      	beq.n	80015b0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	43db      	mvns	r3, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4013      	ands	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d003      	beq.n	80015da <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	3301      	adds	r3, #1
 80015e4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	fa22 f303 	lsr.w	r3, r2, r3
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f47f ae63 	bne.w	80012bc <HAL_GPIO_Init+0x14>
  }
}
 80015f6:	bf00      	nop
 80015f8:	bf00      	nop
 80015fa:	3724      	adds	r7, #36	@ 0x24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	58000400 	.word	0x58000400

08001608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	807b      	strh	r3, [r7, #2]
 8001614:	4613      	mov	r3, r2
 8001616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001618:	787b      	ldrb	r3, [r7, #1]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800161e:	887a      	ldrh	r2, [r7, #2]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001624:	e003      	b.n	800162e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001626:	887b      	ldrh	r3, [r7, #2]
 8001628:	041a      	lsls	r2, r3, #16
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	619a      	str	r2, [r3, #24]
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
	...

0800163c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001644:	4b19      	ldr	r3, [pc, #100]	@ (80016ac <HAL_PWREx_ConfigSupply+0x70>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	f003 0304 	and.w	r3, r3, #4
 800164c:	2b04      	cmp	r3, #4
 800164e:	d00a      	beq.n	8001666 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001650:	4b16      	ldr	r3, [pc, #88]	@ (80016ac <HAL_PWREx_ConfigSupply+0x70>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	f003 0307 	and.w	r3, r3, #7
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	429a      	cmp	r2, r3
 800165c:	d001      	beq.n	8001662 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e01f      	b.n	80016a2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001662:	2300      	movs	r3, #0
 8001664:	e01d      	b.n	80016a2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001666:	4b11      	ldr	r3, [pc, #68]	@ (80016ac <HAL_PWREx_ConfigSupply+0x70>)
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	f023 0207 	bic.w	r2, r3, #7
 800166e:	490f      	ldr	r1, [pc, #60]	@ (80016ac <HAL_PWREx_ConfigSupply+0x70>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4313      	orrs	r3, r2
 8001674:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001676:	f7ff fcc7 	bl	8001008 <HAL_GetTick>
 800167a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800167c:	e009      	b.n	8001692 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800167e:	f7ff fcc3 	bl	8001008 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800168c:	d901      	bls.n	8001692 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e007      	b.n	80016a2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001692:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <HAL_PWREx_ConfigSupply+0x70>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800169a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800169e:	d1ee      	bne.n	800167e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80016a0:	2300      	movs	r3, #0
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	58024800 	.word	0x58024800

080016b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08c      	sub	sp, #48	@ 0x30
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d102      	bne.n	80016c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	f000 bc48 	b.w	8001f54 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f000 8088 	beq.w	80017e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016d2:	4b99      	ldr	r3, [pc, #612]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80016dc:	4b96      	ldr	r3, [pc, #600]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80016de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80016e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016e4:	2b10      	cmp	r3, #16
 80016e6:	d007      	beq.n	80016f8 <HAL_RCC_OscConfig+0x48>
 80016e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016ea:	2b18      	cmp	r3, #24
 80016ec:	d111      	bne.n	8001712 <HAL_RCC_OscConfig+0x62>
 80016ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016f0:	f003 0303 	and.w	r3, r3, #3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d10c      	bne.n	8001712 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f8:	4b8f      	ldr	r3, [pc, #572]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d06d      	beq.n	80017e0 <HAL_RCC_OscConfig+0x130>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d169      	bne.n	80017e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	f000 bc21 	b.w	8001f54 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800171a:	d106      	bne.n	800172a <HAL_RCC_OscConfig+0x7a>
 800171c:	4b86      	ldr	r3, [pc, #536]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a85      	ldr	r2, [pc, #532]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001722:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	e02e      	b.n	8001788 <HAL_RCC_OscConfig+0xd8>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d10c      	bne.n	800174c <HAL_RCC_OscConfig+0x9c>
 8001732:	4b81      	ldr	r3, [pc, #516]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a80      	ldr	r2, [pc, #512]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	4b7e      	ldr	r3, [pc, #504]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a7d      	ldr	r2, [pc, #500]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001744:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	e01d      	b.n	8001788 <HAL_RCC_OscConfig+0xd8>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001754:	d10c      	bne.n	8001770 <HAL_RCC_OscConfig+0xc0>
 8001756:	4b78      	ldr	r3, [pc, #480]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a77      	ldr	r2, [pc, #476]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 800175c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	4b75      	ldr	r3, [pc, #468]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a74      	ldr	r2, [pc, #464]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800176c:	6013      	str	r3, [r2, #0]
 800176e:	e00b      	b.n	8001788 <HAL_RCC_OscConfig+0xd8>
 8001770:	4b71      	ldr	r3, [pc, #452]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a70      	ldr	r2, [pc, #448]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800177a:	6013      	str	r3, [r2, #0]
 800177c:	4b6e      	ldr	r3, [pc, #440]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a6d      	ldr	r2, [pc, #436]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001782:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001786:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d013      	beq.n	80017b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001790:	f7ff fc3a 	bl	8001008 <HAL_GetTick>
 8001794:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001798:	f7ff fc36 	bl	8001008 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b64      	cmp	r3, #100	@ 0x64
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e3d4      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017aa:	4b63      	ldr	r3, [pc, #396]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d0f0      	beq.n	8001798 <HAL_RCC_OscConfig+0xe8>
 80017b6:	e014      	b.n	80017e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b8:	f7ff fc26 	bl	8001008 <HAL_GetTick>
 80017bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017c0:	f7ff fc22 	bl	8001008 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b64      	cmp	r3, #100	@ 0x64
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e3c0      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80017d2:	4b59      	ldr	r3, [pc, #356]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f0      	bne.n	80017c0 <HAL_RCC_OscConfig+0x110>
 80017de:	e000      	b.n	80017e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 80ca 	beq.w	8001984 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017f0:	4b51      	ldr	r3, [pc, #324]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80017f2:	691b      	ldr	r3, [r3, #16]
 80017f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80017fa:	4b4f      	ldr	r3, [pc, #316]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80017fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001800:	6a3b      	ldr	r3, [r7, #32]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d007      	beq.n	8001816 <HAL_RCC_OscConfig+0x166>
 8001806:	6a3b      	ldr	r3, [r7, #32]
 8001808:	2b18      	cmp	r3, #24
 800180a:	d156      	bne.n	80018ba <HAL_RCC_OscConfig+0x20a>
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	f003 0303 	and.w	r3, r3, #3
 8001812:	2b00      	cmp	r3, #0
 8001814:	d151      	bne.n	80018ba <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001816:	4b48      	ldr	r3, [pc, #288]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0304 	and.w	r3, r3, #4
 800181e:	2b00      	cmp	r3, #0
 8001820:	d005      	beq.n	800182e <HAL_RCC_OscConfig+0x17e>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e392      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800182e:	4b42      	ldr	r3, [pc, #264]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f023 0219 	bic.w	r2, r3, #25
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	493f      	ldr	r1, [pc, #252]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 800183c:	4313      	orrs	r3, r2
 800183e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001840:	f7ff fbe2 	bl	8001008 <HAL_GetTick>
 8001844:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001848:	f7ff fbde 	bl	8001008 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b02      	cmp	r3, #2
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e37c      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800185a:	4b37      	ldr	r3, [pc, #220]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	2b00      	cmp	r3, #0
 8001864:	d0f0      	beq.n	8001848 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001866:	f7ff fbff 	bl	8001068 <HAL_GetREVID>
 800186a:	4603      	mov	r3, r0
 800186c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001870:	4293      	cmp	r3, r2
 8001872:	d817      	bhi.n	80018a4 <HAL_RCC_OscConfig+0x1f4>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	2b40      	cmp	r3, #64	@ 0x40
 800187a:	d108      	bne.n	800188e <HAL_RCC_OscConfig+0x1de>
 800187c:	4b2e      	ldr	r3, [pc, #184]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001884:	4a2c      	ldr	r2, [pc, #176]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001886:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800188a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800188c:	e07a      	b.n	8001984 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800188e:	4b2a      	ldr	r3, [pc, #168]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	691b      	ldr	r3, [r3, #16]
 800189a:	031b      	lsls	r3, r3, #12
 800189c:	4926      	ldr	r1, [pc, #152]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 800189e:	4313      	orrs	r3, r2
 80018a0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018a2:	e06f      	b.n	8001984 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a4:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	061b      	lsls	r3, r3, #24
 80018b2:	4921      	ldr	r1, [pc, #132]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018b8:	e064      	b.n	8001984 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d047      	beq.n	8001952 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80018c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f023 0219 	bic.w	r2, r3, #25
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	491a      	ldr	r1, [pc, #104]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80018d0:	4313      	orrs	r3, r2
 80018d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d4:	f7ff fb98 	bl	8001008 <HAL_GetTick>
 80018d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018dc:	f7ff fb94 	bl	8001008 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e332      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018ee:	4b12      	ldr	r3, [pc, #72]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0304 	and.w	r3, r3, #4
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018fa:	f7ff fbb5 	bl	8001068 <HAL_GetREVID>
 80018fe:	4603      	mov	r3, r0
 8001900:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001904:	4293      	cmp	r3, r2
 8001906:	d819      	bhi.n	800193c <HAL_RCC_OscConfig+0x28c>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	691b      	ldr	r3, [r3, #16]
 800190c:	2b40      	cmp	r3, #64	@ 0x40
 800190e:	d108      	bne.n	8001922 <HAL_RCC_OscConfig+0x272>
 8001910:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001918:	4a07      	ldr	r2, [pc, #28]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 800191a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800191e:	6053      	str	r3, [r2, #4]
 8001920:	e030      	b.n	8001984 <HAL_RCC_OscConfig+0x2d4>
 8001922:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	031b      	lsls	r3, r3, #12
 8001930:	4901      	ldr	r1, [pc, #4]	@ (8001938 <HAL_RCC_OscConfig+0x288>)
 8001932:	4313      	orrs	r3, r2
 8001934:	604b      	str	r3, [r1, #4]
 8001936:	e025      	b.n	8001984 <HAL_RCC_OscConfig+0x2d4>
 8001938:	58024400 	.word	0x58024400
 800193c:	4b9a      	ldr	r3, [pc, #616]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	691b      	ldr	r3, [r3, #16]
 8001948:	061b      	lsls	r3, r3, #24
 800194a:	4997      	ldr	r1, [pc, #604]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 800194c:	4313      	orrs	r3, r2
 800194e:	604b      	str	r3, [r1, #4]
 8001950:	e018      	b.n	8001984 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001952:	4b95      	ldr	r3, [pc, #596]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a94      	ldr	r2, [pc, #592]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001958:	f023 0301 	bic.w	r3, r3, #1
 800195c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195e:	f7ff fb53 	bl	8001008 <HAL_GetTick>
 8001962:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001966:	f7ff fb4f 	bl	8001008 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e2ed      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001978:	4b8b      	ldr	r3, [pc, #556]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1f0      	bne.n	8001966 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0310 	and.w	r3, r3, #16
 800198c:	2b00      	cmp	r3, #0
 800198e:	f000 80a9 	beq.w	8001ae4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001992:	4b85      	ldr	r3, [pc, #532]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001994:	691b      	ldr	r3, [r3, #16]
 8001996:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800199a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800199c:	4b82      	ldr	r3, [pc, #520]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 800199e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d007      	beq.n	80019b8 <HAL_RCC_OscConfig+0x308>
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	2b18      	cmp	r3, #24
 80019ac:	d13a      	bne.n	8001a24 <HAL_RCC_OscConfig+0x374>
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	f003 0303 	and.w	r3, r3, #3
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d135      	bne.n	8001a24 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80019b8:	4b7b      	ldr	r3, [pc, #492]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_RCC_OscConfig+0x320>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	2b80      	cmp	r3, #128	@ 0x80
 80019ca:	d001      	beq.n	80019d0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e2c1      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80019d0:	f7ff fb4a 	bl	8001068 <HAL_GetREVID>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80019da:	4293      	cmp	r3, r2
 80019dc:	d817      	bhi.n	8001a0e <HAL_RCC_OscConfig+0x35e>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a1b      	ldr	r3, [r3, #32]
 80019e2:	2b20      	cmp	r3, #32
 80019e4:	d108      	bne.n	80019f8 <HAL_RCC_OscConfig+0x348>
 80019e6:	4b70      	ldr	r3, [pc, #448]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80019ee:	4a6e      	ldr	r2, [pc, #440]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 80019f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80019f4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80019f6:	e075      	b.n	8001ae4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80019f8:	4b6b      	ldr	r3, [pc, #428]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	069b      	lsls	r3, r3, #26
 8001a06:	4968      	ldr	r1, [pc, #416]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a0c:	e06a      	b.n	8001ae4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a0e:	4b66      	ldr	r3, [pc, #408]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a1b      	ldr	r3, [r3, #32]
 8001a1a:	061b      	lsls	r3, r3, #24
 8001a1c:	4962      	ldr	r1, [pc, #392]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a22:	e05f      	b.n	8001ae4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	69db      	ldr	r3, [r3, #28]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d042      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001a2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a5d      	ldr	r2, [pc, #372]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a38:	f7ff fae6 	bl	8001008 <HAL_GetTick>
 8001a3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001a40:	f7ff fae2 	bl	8001008 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e280      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a52:	4b55      	ldr	r3, [pc, #340]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d0f0      	beq.n	8001a40 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a5e:	f7ff fb03 	bl	8001068 <HAL_GetREVID>
 8001a62:	4603      	mov	r3, r0
 8001a64:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d817      	bhi.n	8001a9c <HAL_RCC_OscConfig+0x3ec>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	2b20      	cmp	r3, #32
 8001a72:	d108      	bne.n	8001a86 <HAL_RCC_OscConfig+0x3d6>
 8001a74:	4b4c      	ldr	r3, [pc, #304]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001a7c:	4a4a      	ldr	r2, [pc, #296]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a7e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a82:	6053      	str	r3, [r2, #4]
 8001a84:	e02e      	b.n	8001ae4 <HAL_RCC_OscConfig+0x434>
 8001a86:	4b48      	ldr	r3, [pc, #288]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a1b      	ldr	r3, [r3, #32]
 8001a92:	069b      	lsls	r3, r3, #26
 8001a94:	4944      	ldr	r1, [pc, #272]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	604b      	str	r3, [r1, #4]
 8001a9a:	e023      	b.n	8001ae4 <HAL_RCC_OscConfig+0x434>
 8001a9c:	4b42      	ldr	r3, [pc, #264]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	061b      	lsls	r3, r3, #24
 8001aaa:	493f      	ldr	r1, [pc, #252]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001aac:	4313      	orrs	r3, r2
 8001aae:	60cb      	str	r3, [r1, #12]
 8001ab0:	e018      	b.n	8001ae4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001ab2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a3c      	ldr	r2, [pc, #240]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001ab8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001abc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abe:	f7ff faa3 	bl	8001008 <HAL_GetTick>
 8001ac2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001ac4:	e008      	b.n	8001ad8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001ac6:	f7ff fa9f 	bl	8001008 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e23d      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001ad8:	4b33      	ldr	r3, [pc, #204]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d1f0      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0308 	and.w	r3, r3, #8
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d036      	beq.n	8001b5e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	695b      	ldr	r3, [r3, #20]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d019      	beq.n	8001b2c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001af8:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001afa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001afc:	4a2a      	ldr	r2, [pc, #168]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b04:	f7ff fa80 	bl	8001008 <HAL_GetTick>
 8001b08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b0a:	e008      	b.n	8001b1e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b0c:	f7ff fa7c 	bl	8001008 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e21a      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b1e:	4b22      	ldr	r3, [pc, #136]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001b20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0f0      	beq.n	8001b0c <HAL_RCC_OscConfig+0x45c>
 8001b2a:	e018      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001b2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b30:	4a1d      	ldr	r2, [pc, #116]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001b32:	f023 0301 	bic.w	r3, r3, #1
 8001b36:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b38:	f7ff fa66 	bl	8001008 <HAL_GetTick>
 8001b3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b40:	f7ff fa62 	bl	8001008 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e200      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b52:	4b15      	ldr	r3, [pc, #84]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1f0      	bne.n	8001b40 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0320 	and.w	r3, r3, #32
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d039      	beq.n	8001bde <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d01c      	beq.n	8001bac <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001b78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b7c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001b7e:	f7ff fa43 	bl	8001008 <HAL_GetTick>
 8001b82:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b86:	f7ff fa3f 	bl	8001008 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e1dd      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b98:	4b03      	ldr	r3, [pc, #12]	@ (8001ba8 <HAL_RCC_OscConfig+0x4f8>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0f0      	beq.n	8001b86 <HAL_RCC_OscConfig+0x4d6>
 8001ba4:	e01b      	b.n	8001bde <HAL_RCC_OscConfig+0x52e>
 8001ba6:	bf00      	nop
 8001ba8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001bac:	4b9b      	ldr	r3, [pc, #620]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a9a      	ldr	r2, [pc, #616]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001bb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001bb6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001bb8:	f7ff fa26 	bl	8001008 <HAL_GetTick>
 8001bbc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bc0:	f7ff fa22 	bl	8001008 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e1c0      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001bd2:	4b92      	ldr	r3, [pc, #584]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d1f0      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 8081 	beq.w	8001cee <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001bec:	4b8c      	ldr	r3, [pc, #560]	@ (8001e20 <HAL_RCC_OscConfig+0x770>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a8b      	ldr	r2, [pc, #556]	@ (8001e20 <HAL_RCC_OscConfig+0x770>)
 8001bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001bf8:	f7ff fa06 	bl	8001008 <HAL_GetTick>
 8001bfc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c00:	f7ff fa02 	bl	8001008 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b64      	cmp	r3, #100	@ 0x64
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e1a0      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c12:	4b83      	ldr	r3, [pc, #524]	@ (8001e20 <HAL_RCC_OscConfig+0x770>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0f0      	beq.n	8001c00 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d106      	bne.n	8001c34 <HAL_RCC_OscConfig+0x584>
 8001c26:	4b7d      	ldr	r3, [pc, #500]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c2a:	4a7c      	ldr	r2, [pc, #496]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c32:	e02d      	b.n	8001c90 <HAL_RCC_OscConfig+0x5e0>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d10c      	bne.n	8001c56 <HAL_RCC_OscConfig+0x5a6>
 8001c3c:	4b77      	ldr	r3, [pc, #476]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c40:	4a76      	ldr	r2, [pc, #472]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c42:	f023 0301 	bic.w	r3, r3, #1
 8001c46:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c48:	4b74      	ldr	r3, [pc, #464]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c4c:	4a73      	ldr	r2, [pc, #460]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c4e:	f023 0304 	bic.w	r3, r3, #4
 8001c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c54:	e01c      	b.n	8001c90 <HAL_RCC_OscConfig+0x5e0>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	2b05      	cmp	r3, #5
 8001c5c:	d10c      	bne.n	8001c78 <HAL_RCC_OscConfig+0x5c8>
 8001c5e:	4b6f      	ldr	r3, [pc, #444]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c62:	4a6e      	ldr	r2, [pc, #440]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c64:	f043 0304 	orr.w	r3, r3, #4
 8001c68:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c6a:	4b6c      	ldr	r3, [pc, #432]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c6e:	4a6b      	ldr	r2, [pc, #428]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c76:	e00b      	b.n	8001c90 <HAL_RCC_OscConfig+0x5e0>
 8001c78:	4b68      	ldr	r3, [pc, #416]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c7c:	4a67      	ldr	r2, [pc, #412]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c7e:	f023 0301 	bic.w	r3, r3, #1
 8001c82:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c84:	4b65      	ldr	r3, [pc, #404]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c88:	4a64      	ldr	r2, [pc, #400]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001c8a:	f023 0304 	bic.w	r3, r3, #4
 8001c8e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d015      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c98:	f7ff f9b6 	bl	8001008 <HAL_GetTick>
 8001c9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c9e:	e00a      	b.n	8001cb6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca0:	f7ff f9b2 	bl	8001008 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d901      	bls.n	8001cb6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e14e      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cb6:	4b59      	ldr	r3, [pc, #356]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d0ee      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x5f0>
 8001cc2:	e014      	b.n	8001cee <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc4:	f7ff f9a0 	bl	8001008 <HAL_GetTick>
 8001cc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001cca:	e00a      	b.n	8001ce2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ccc:	f7ff f99c 	bl	8001008 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e138      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ce2:	4b4e      	ldr	r3, [pc, #312]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1ee      	bne.n	8001ccc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 812d 	beq.w	8001f52 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001cf8:	4b48      	ldr	r3, [pc, #288]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d00:	2b18      	cmp	r3, #24
 8001d02:	f000 80bd 	beq.w	8001e80 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	f040 809e 	bne.w	8001e4c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d10:	4b42      	ldr	r3, [pc, #264]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a41      	ldr	r2, [pc, #260]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001d16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1c:	f7ff f974 	bl	8001008 <HAL_GetTick>
 8001d20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d24:	f7ff f970 	bl	8001008 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e10e      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d36:	4b39      	ldr	r3, [pc, #228]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f0      	bne.n	8001d24 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d42:	4b36      	ldr	r3, [pc, #216]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001d44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d46:	4b37      	ldr	r3, [pc, #220]	@ (8001e24 <HAL_RCC_OscConfig+0x774>)
 8001d48:	4013      	ands	r3, r2
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001d52:	0112      	lsls	r2, r2, #4
 8001d54:	430a      	orrs	r2, r1
 8001d56:	4931      	ldr	r1, [pc, #196]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	628b      	str	r3, [r1, #40]	@ 0x28
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d60:	3b01      	subs	r3, #1
 8001d62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	025b      	lsls	r3, r3, #9
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d76:	3b01      	subs	r3, #1
 8001d78:	041b      	lsls	r3, r3, #16
 8001d7a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d84:	3b01      	subs	r3, #1
 8001d86:	061b      	lsls	r3, r3, #24
 8001d88:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001d8c:	4923      	ldr	r1, [pc, #140]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001d92:	4b22      	ldr	r3, [pc, #136]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d96:	4a21      	ldr	r2, [pc, #132]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001d98:	f023 0301 	bic.w	r3, r3, #1
 8001d9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001da0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001da2:	4b21      	ldr	r3, [pc, #132]	@ (8001e28 <HAL_RCC_OscConfig+0x778>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001daa:	00d2      	lsls	r2, r2, #3
 8001dac:	491b      	ldr	r1, [pc, #108]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001db2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db6:	f023 020c 	bic.w	r2, r3, #12
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	4917      	ldr	r1, [pc, #92]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001dc4:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc8:	f023 0202 	bic.w	r2, r3, #2
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd0:	4912      	ldr	r1, [pc, #72]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001dd6:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dda:	4a10      	ldr	r2, [pc, #64]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001de0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001de2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de6:	4a0d      	ldr	r2, [pc, #52]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001dee:	4b0b      	ldr	r3, [pc, #44]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df2:	4a0a      	ldr	r2, [pc, #40]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001df8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001dfa:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dfe:	4a07      	ldr	r2, [pc, #28]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e06:	4b05      	ldr	r3, [pc, #20]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a04      	ldr	r2, [pc, #16]	@ (8001e1c <HAL_RCC_OscConfig+0x76c>)
 8001e0c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e12:	f7ff f8f9 	bl	8001008 <HAL_GetTick>
 8001e16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e18:	e011      	b.n	8001e3e <HAL_RCC_OscConfig+0x78e>
 8001e1a:	bf00      	nop
 8001e1c:	58024400 	.word	0x58024400
 8001e20:	58024800 	.word	0x58024800
 8001e24:	fffffc0c 	.word	0xfffffc0c
 8001e28:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e2c:	f7ff f8ec 	bl	8001008 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e08a      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e3e:	4b47      	ldr	r3, [pc, #284]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0f0      	beq.n	8001e2c <HAL_RCC_OscConfig+0x77c>
 8001e4a:	e082      	b.n	8001f52 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4c:	4b43      	ldr	r3, [pc, #268]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a42      	ldr	r2, [pc, #264]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001e52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e58:	f7ff f8d6 	bl	8001008 <HAL_GetTick>
 8001e5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e60:	f7ff f8d2 	bl	8001008 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e070      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e72:	4b3a      	ldr	r3, [pc, #232]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1f0      	bne.n	8001e60 <HAL_RCC_OscConfig+0x7b0>
 8001e7e:	e068      	b.n	8001f52 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001e80:	4b36      	ldr	r3, [pc, #216]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e84:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001e86:	4b35      	ldr	r3, [pc, #212]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d031      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	f003 0203 	and.w	r2, r3, #3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d12a      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	091b      	lsrs	r3, r3, #4
 8001ea6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d122      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d11a      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	0a5b      	lsrs	r3, r3, #9
 8001ec6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ece:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d111      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	0c1b      	lsrs	r3, r3, #16
 8001ed8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ee0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d108      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	0e1b      	lsrs	r3, r3, #24
 8001eea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ef2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d001      	beq.n	8001efc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e02b      	b.n	8001f54 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001efc:	4b17      	ldr	r3, [pc, #92]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001efe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f00:	08db      	lsrs	r3, r3, #3
 8001f02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f06:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d01f      	beq.n	8001f52 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001f12:	4b12      	ldr	r3, [pc, #72]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f16:	4a11      	ldr	r2, [pc, #68]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001f18:	f023 0301 	bic.w	r3, r3, #1
 8001f1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f1e:	f7ff f873 	bl	8001008 <HAL_GetTick>
 8001f22:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001f24:	bf00      	nop
 8001f26:	f7ff f86f 	bl	8001008 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d0f9      	beq.n	8001f26 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f32:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001f34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f36:	4b0a      	ldr	r3, [pc, #40]	@ (8001f60 <HAL_RCC_OscConfig+0x8b0>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f3e:	00d2      	lsls	r2, r2, #3
 8001f40:	4906      	ldr	r1, [pc, #24]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001f46:	4b05      	ldr	r3, [pc, #20]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4a:	4a04      	ldr	r2, [pc, #16]	@ (8001f5c <HAL_RCC_OscConfig+0x8ac>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3730      	adds	r7, #48	@ 0x30
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	58024400 	.word	0x58024400
 8001f60:	ffff0007 	.word	0xffff0007

08001f64 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e19c      	b.n	80022b2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f78:	4b8a      	ldr	r3, [pc, #552]	@ (80021a4 <HAL_RCC_ClockConfig+0x240>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 030f 	and.w	r3, r3, #15
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d910      	bls.n	8001fa8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f86:	4b87      	ldr	r3, [pc, #540]	@ (80021a4 <HAL_RCC_ClockConfig+0x240>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 020f 	bic.w	r2, r3, #15
 8001f8e:	4985      	ldr	r1, [pc, #532]	@ (80021a4 <HAL_RCC_ClockConfig+0x240>)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f96:	4b83      	ldr	r3, [pc, #524]	@ (80021a4 <HAL_RCC_ClockConfig+0x240>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d001      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e184      	b.n	80022b2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d010      	beq.n	8001fd6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	691a      	ldr	r2, [r3, #16]
 8001fb8:	4b7b      	ldr	r3, [pc, #492]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d908      	bls.n	8001fd6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001fc4:	4b78      	ldr	r3, [pc, #480]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	691b      	ldr	r3, [r3, #16]
 8001fd0:	4975      	ldr	r1, [pc, #468]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0308 	and.w	r3, r3, #8
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d010      	beq.n	8002004 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	695a      	ldr	r2, [r3, #20]
 8001fe6:	4b70      	ldr	r3, [pc, #448]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d908      	bls.n	8002004 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001ff2:	4b6d      	ldr	r3, [pc, #436]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	496a      	ldr	r1, [pc, #424]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002000:	4313      	orrs	r3, r2
 8002002:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0310 	and.w	r3, r3, #16
 800200c:	2b00      	cmp	r3, #0
 800200e:	d010      	beq.n	8002032 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	699a      	ldr	r2, [r3, #24]
 8002014:	4b64      	ldr	r3, [pc, #400]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002016:	69db      	ldr	r3, [r3, #28]
 8002018:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800201c:	429a      	cmp	r2, r3
 800201e:	d908      	bls.n	8002032 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002020:	4b61      	ldr	r3, [pc, #388]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002022:	69db      	ldr	r3, [r3, #28]
 8002024:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	495e      	ldr	r1, [pc, #376]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 800202e:	4313      	orrs	r3, r2
 8002030:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0320 	and.w	r3, r3, #32
 800203a:	2b00      	cmp	r3, #0
 800203c:	d010      	beq.n	8002060 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69da      	ldr	r2, [r3, #28]
 8002042:	4b59      	ldr	r3, [pc, #356]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002044:	6a1b      	ldr	r3, [r3, #32]
 8002046:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800204a:	429a      	cmp	r2, r3
 800204c:	d908      	bls.n	8002060 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800204e:	4b56      	ldr	r3, [pc, #344]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	4953      	ldr	r1, [pc, #332]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 800205c:	4313      	orrs	r3, r2
 800205e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d010      	beq.n	800208e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68da      	ldr	r2, [r3, #12]
 8002070:	4b4d      	ldr	r3, [pc, #308]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	f003 030f 	and.w	r3, r3, #15
 8002078:	429a      	cmp	r2, r3
 800207a:	d908      	bls.n	800208e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800207c:	4b4a      	ldr	r3, [pc, #296]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	f023 020f 	bic.w	r2, r3, #15
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	4947      	ldr	r1, [pc, #284]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 800208a:	4313      	orrs	r3, r2
 800208c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d055      	beq.n	8002146 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800209a:	4b43      	ldr	r3, [pc, #268]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	4940      	ldr	r1, [pc, #256]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d107      	bne.n	80020c4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80020b4:	4b3c      	ldr	r3, [pc, #240]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d121      	bne.n	8002104 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0f6      	b.n	80022b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2b03      	cmp	r3, #3
 80020ca:	d107      	bne.n	80020dc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80020cc:	4b36      	ldr	r3, [pc, #216]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d115      	bne.n	8002104 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e0ea      	b.n	80022b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d107      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80020e4:	4b30      	ldr	r3, [pc, #192]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d109      	bne.n	8002104 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0de      	b.n	80022b2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020f4:	4b2c      	ldr	r3, [pc, #176]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0304 	and.w	r3, r3, #4
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d101      	bne.n	8002104 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e0d6      	b.n	80022b2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002104:	4b28      	ldr	r3, [pc, #160]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	f023 0207 	bic.w	r2, r3, #7
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4925      	ldr	r1, [pc, #148]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002112:	4313      	orrs	r3, r2
 8002114:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002116:	f7fe ff77 	bl	8001008 <HAL_GetTick>
 800211a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211c:	e00a      	b.n	8002134 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800211e:	f7fe ff73 	bl	8001008 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800212c:	4293      	cmp	r3, r2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e0be      	b.n	80022b2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002134:	4b1c      	ldr	r3, [pc, #112]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	00db      	lsls	r3, r3, #3
 8002142:	429a      	cmp	r2, r3
 8002144:	d1eb      	bne.n	800211e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d010      	beq.n	8002174 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	4b14      	ldr	r3, [pc, #80]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	429a      	cmp	r2, r3
 8002160:	d208      	bcs.n	8002174 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002162:	4b11      	ldr	r3, [pc, #68]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	f023 020f 	bic.w	r2, r3, #15
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	490e      	ldr	r1, [pc, #56]	@ (80021a8 <HAL_RCC_ClockConfig+0x244>)
 8002170:	4313      	orrs	r3, r2
 8002172:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002174:	4b0b      	ldr	r3, [pc, #44]	@ (80021a4 <HAL_RCC_ClockConfig+0x240>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 030f 	and.w	r3, r3, #15
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d214      	bcs.n	80021ac <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002182:	4b08      	ldr	r3, [pc, #32]	@ (80021a4 <HAL_RCC_ClockConfig+0x240>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f023 020f 	bic.w	r2, r3, #15
 800218a:	4906      	ldr	r1, [pc, #24]	@ (80021a4 <HAL_RCC_ClockConfig+0x240>)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	4313      	orrs	r3, r2
 8002190:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002192:	4b04      	ldr	r3, [pc, #16]	@ (80021a4 <HAL_RCC_ClockConfig+0x240>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	683a      	ldr	r2, [r7, #0]
 800219c:	429a      	cmp	r2, r3
 800219e:	d005      	beq.n	80021ac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e086      	b.n	80022b2 <HAL_RCC_ClockConfig+0x34e>
 80021a4:	52002000 	.word	0x52002000
 80021a8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d010      	beq.n	80021da <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691a      	ldr	r2, [r3, #16]
 80021bc:	4b3f      	ldr	r3, [pc, #252]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d208      	bcs.n	80021da <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80021c8:	4b3c      	ldr	r3, [pc, #240]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	4939      	ldr	r1, [pc, #228]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d010      	beq.n	8002208 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	695a      	ldr	r2, [r3, #20]
 80021ea:	4b34      	ldr	r3, [pc, #208]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d208      	bcs.n	8002208 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80021f6:	4b31      	ldr	r3, [pc, #196]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	492e      	ldr	r1, [pc, #184]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 8002204:	4313      	orrs	r3, r2
 8002206:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	2b00      	cmp	r3, #0
 8002212:	d010      	beq.n	8002236 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	699a      	ldr	r2, [r3, #24]
 8002218:	4b28      	ldr	r3, [pc, #160]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002220:	429a      	cmp	r2, r3
 8002222:	d208      	bcs.n	8002236 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002224:	4b25      	ldr	r3, [pc, #148]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 8002226:	69db      	ldr	r3, [r3, #28]
 8002228:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	4922      	ldr	r1, [pc, #136]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 8002232:	4313      	orrs	r3, r2
 8002234:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0320 	and.w	r3, r3, #32
 800223e:	2b00      	cmp	r3, #0
 8002240:	d010      	beq.n	8002264 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69da      	ldr	r2, [r3, #28]
 8002246:	4b1d      	ldr	r3, [pc, #116]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800224e:	429a      	cmp	r2, r3
 8002250:	d208      	bcs.n	8002264 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002252:	4b1a      	ldr	r3, [pc, #104]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	4917      	ldr	r1, [pc, #92]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 8002260:	4313      	orrs	r3, r2
 8002262:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002264:	f000 f834 	bl	80022d0 <HAL_RCC_GetSysClockFreq>
 8002268:	4602      	mov	r2, r0
 800226a:	4b14      	ldr	r3, [pc, #80]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	0a1b      	lsrs	r3, r3, #8
 8002270:	f003 030f 	and.w	r3, r3, #15
 8002274:	4912      	ldr	r1, [pc, #72]	@ (80022c0 <HAL_RCC_ClockConfig+0x35c>)
 8002276:	5ccb      	ldrb	r3, [r1, r3]
 8002278:	f003 031f 	and.w	r3, r3, #31
 800227c:	fa22 f303 	lsr.w	r3, r2, r3
 8002280:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002282:	4b0e      	ldr	r3, [pc, #56]	@ (80022bc <HAL_RCC_ClockConfig+0x358>)
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	4a0d      	ldr	r2, [pc, #52]	@ (80022c0 <HAL_RCC_ClockConfig+0x35c>)
 800228c:	5cd3      	ldrb	r3, [r2, r3]
 800228e:	f003 031f 	and.w	r3, r3, #31
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	fa22 f303 	lsr.w	r3, r2, r3
 8002298:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <HAL_RCC_ClockConfig+0x360>)
 800229a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800229c:	4a0a      	ldr	r2, [pc, #40]	@ (80022c8 <HAL_RCC_ClockConfig+0x364>)
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80022a2:	4b0a      	ldr	r3, [pc, #40]	@ (80022cc <HAL_RCC_ClockConfig+0x368>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe fe64 	bl	8000f74 <HAL_InitTick>
 80022ac:	4603      	mov	r3, r0
 80022ae:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80022b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	58024400 	.word	0x58024400
 80022c0:	080065ec 	.word	0x080065ec
 80022c4:	24000014 	.word	0x24000014
 80022c8:	24000010 	.word	0x24000010
 80022cc:	24000018 	.word	0x24000018

080022d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b089      	sub	sp, #36	@ 0x24
 80022d4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022d6:	4bb3      	ldr	r3, [pc, #716]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022de:	2b18      	cmp	r3, #24
 80022e0:	f200 8155 	bhi.w	800258e <HAL_RCC_GetSysClockFreq+0x2be>
 80022e4:	a201      	add	r2, pc, #4	@ (adr r2, 80022ec <HAL_RCC_GetSysClockFreq+0x1c>)
 80022e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ea:	bf00      	nop
 80022ec:	08002351 	.word	0x08002351
 80022f0:	0800258f 	.word	0x0800258f
 80022f4:	0800258f 	.word	0x0800258f
 80022f8:	0800258f 	.word	0x0800258f
 80022fc:	0800258f 	.word	0x0800258f
 8002300:	0800258f 	.word	0x0800258f
 8002304:	0800258f 	.word	0x0800258f
 8002308:	0800258f 	.word	0x0800258f
 800230c:	08002377 	.word	0x08002377
 8002310:	0800258f 	.word	0x0800258f
 8002314:	0800258f 	.word	0x0800258f
 8002318:	0800258f 	.word	0x0800258f
 800231c:	0800258f 	.word	0x0800258f
 8002320:	0800258f 	.word	0x0800258f
 8002324:	0800258f 	.word	0x0800258f
 8002328:	0800258f 	.word	0x0800258f
 800232c:	0800237d 	.word	0x0800237d
 8002330:	0800258f 	.word	0x0800258f
 8002334:	0800258f 	.word	0x0800258f
 8002338:	0800258f 	.word	0x0800258f
 800233c:	0800258f 	.word	0x0800258f
 8002340:	0800258f 	.word	0x0800258f
 8002344:	0800258f 	.word	0x0800258f
 8002348:	0800258f 	.word	0x0800258f
 800234c:	08002383 	.word	0x08002383
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002350:	4b94      	ldr	r3, [pc, #592]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0320 	and.w	r3, r3, #32
 8002358:	2b00      	cmp	r3, #0
 800235a:	d009      	beq.n	8002370 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800235c:	4b91      	ldr	r3, [pc, #580]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	08db      	lsrs	r3, r3, #3
 8002362:	f003 0303 	and.w	r3, r3, #3
 8002366:	4a90      	ldr	r2, [pc, #576]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002368:	fa22 f303 	lsr.w	r3, r2, r3
 800236c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800236e:	e111      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002370:	4b8d      	ldr	r3, [pc, #564]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002372:	61bb      	str	r3, [r7, #24]
      break;
 8002374:	e10e      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002376:	4b8d      	ldr	r3, [pc, #564]	@ (80025ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002378:	61bb      	str	r3, [r7, #24]
      break;
 800237a:	e10b      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800237c:	4b8c      	ldr	r3, [pc, #560]	@ (80025b0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800237e:	61bb      	str	r3, [r7, #24]
      break;
 8002380:	e108      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002382:	4b88      	ldr	r3, [pc, #544]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800238c:	4b85      	ldr	r3, [pc, #532]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800238e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002390:	091b      	lsrs	r3, r3, #4
 8002392:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002396:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002398:	4b82      	ldr	r3, [pc, #520]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800239a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80023a2:	4b80      	ldr	r3, [pc, #512]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023a6:	08db      	lsrs	r3, r3, #3
 80023a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	ee07 3a90 	vmov	s15, r3
 80023b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023ba:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 80e1 	beq.w	8002588 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	f000 8083 	beq.w	80024d4 <HAL_RCC_GetSysClockFreq+0x204>
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	f200 80a1 	bhi.w	8002518 <HAL_RCC_GetSysClockFreq+0x248>
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_RCC_GetSysClockFreq+0x114>
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d056      	beq.n	8002490 <HAL_RCC_GetSysClockFreq+0x1c0>
 80023e2:	e099      	b.n	8002518 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023e4:	4b6f      	ldr	r3, [pc, #444]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0320 	and.w	r3, r3, #32
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d02d      	beq.n	800244c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80023f0:	4b6c      	ldr	r3, [pc, #432]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	08db      	lsrs	r3, r3, #3
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	4a6b      	ldr	r2, [pc, #428]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002400:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	ee07 3a90 	vmov	s15, r3
 8002408:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	ee07 3a90 	vmov	s15, r3
 8002412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800241a:	4b62      	ldr	r3, [pc, #392]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002422:	ee07 3a90 	vmov	s15, r3
 8002426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800242a:	ed97 6a02 	vldr	s12, [r7, #8]
 800242e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80025b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800243a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800243e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002446:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800244a:	e087      	b.n	800255c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	ee07 3a90 	vmov	s15, r3
 8002452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002456:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80025b8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800245a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800245e:	4b51      	ldr	r3, [pc, #324]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002466:	ee07 3a90 	vmov	s15, r3
 800246a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800246e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002472:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80025b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800247a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800247e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800248a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800248e:	e065      	b.n	800255c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	ee07 3a90 	vmov	s15, r3
 8002496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800249a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80025bc <HAL_RCC_GetSysClockFreq+0x2ec>
 800249e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024a2:	4b40      	ldr	r3, [pc, #256]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80024b6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80025b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80024d2:	e043      	b.n	800255c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	ee07 3a90 	vmov	s15, r3
 80024da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024de:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80025c0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80024e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024e6:	4b2f      	ldr	r3, [pc, #188]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024ee:	ee07 3a90 	vmov	s15, r3
 80024f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80024fa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80025b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002506:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800250a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800250e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002512:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002516:	e021      	b.n	800255c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	ee07 3a90 	vmov	s15, r3
 800251e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002522:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80025bc <HAL_RCC_GetSysClockFreq+0x2ec>
 8002526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800252a:	4b1e      	ldr	r3, [pc, #120]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800253a:	ed97 6a02 	vldr	s12, [r7, #8]
 800253e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80025b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800254a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800254e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002556:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800255a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800255c:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800255e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002560:	0a5b      	lsrs	r3, r3, #9
 8002562:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002566:	3301      	adds	r3, #1
 8002568:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	ee07 3a90 	vmov	s15, r3
 8002570:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002574:	edd7 6a07 	vldr	s13, [r7, #28]
 8002578:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800257c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002580:	ee17 3a90 	vmov	r3, s15
 8002584:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002586:	e005      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	61bb      	str	r3, [r7, #24]
      break;
 800258c:	e002      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800258e:	4b07      	ldr	r3, [pc, #28]	@ (80025ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002590:	61bb      	str	r3, [r7, #24]
      break;
 8002592:	bf00      	nop
  }

  return sysclockfreq;
 8002594:	69bb      	ldr	r3, [r7, #24]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3724      	adds	r7, #36	@ 0x24
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	58024400 	.word	0x58024400
 80025a8:	03d09000 	.word	0x03d09000
 80025ac:	003d0900 	.word	0x003d0900
 80025b0:	007a1200 	.word	0x007a1200
 80025b4:	46000000 	.word	0x46000000
 80025b8:	4c742400 	.word	0x4c742400
 80025bc:	4a742400 	.word	0x4a742400
 80025c0:	4af42400 	.word	0x4af42400

080025c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80025ca:	f7ff fe81 	bl	80022d0 <HAL_RCC_GetSysClockFreq>
 80025ce:	4602      	mov	r2, r0
 80025d0:	4b10      	ldr	r3, [pc, #64]	@ (8002614 <HAL_RCC_GetHCLKFreq+0x50>)
 80025d2:	699b      	ldr	r3, [r3, #24]
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	490f      	ldr	r1, [pc, #60]	@ (8002618 <HAL_RCC_GetHCLKFreq+0x54>)
 80025dc:	5ccb      	ldrb	r3, [r1, r3]
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	fa22 f303 	lsr.w	r3, r2, r3
 80025e6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80025e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <HAL_RCC_GetHCLKFreq+0x50>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	f003 030f 	and.w	r3, r3, #15
 80025f0:	4a09      	ldr	r2, [pc, #36]	@ (8002618 <HAL_RCC_GetHCLKFreq+0x54>)
 80025f2:	5cd3      	ldrb	r3, [r2, r3]
 80025f4:	f003 031f 	and.w	r3, r3, #31
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	fa22 f303 	lsr.w	r3, r2, r3
 80025fe:	4a07      	ldr	r2, [pc, #28]	@ (800261c <HAL_RCC_GetHCLKFreq+0x58>)
 8002600:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002602:	4a07      	ldr	r2, [pc, #28]	@ (8002620 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002608:	4b04      	ldr	r3, [pc, #16]	@ (800261c <HAL_RCC_GetHCLKFreq+0x58>)
 800260a:	681b      	ldr	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	58024400 	.word	0x58024400
 8002618:	080065ec 	.word	0x080065ec
 800261c:	24000014 	.word	0x24000014
 8002620:	24000010 	.word	0x24000010

08002624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002628:	f7ff ffcc 	bl	80025c4 <HAL_RCC_GetHCLKFreq>
 800262c:	4602      	mov	r2, r0
 800262e:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	091b      	lsrs	r3, r3, #4
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	4904      	ldr	r1, [pc, #16]	@ (800264c <HAL_RCC_GetPCLK1Freq+0x28>)
 800263a:	5ccb      	ldrb	r3, [r1, r3]
 800263c:	f003 031f 	and.w	r3, r3, #31
 8002640:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002644:	4618      	mov	r0, r3
 8002646:	bd80      	pop	{r7, pc}
 8002648:	58024400 	.word	0x58024400
 800264c:	080065ec 	.word	0x080065ec

08002650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002654:	f7ff ffb6 	bl	80025c4 <HAL_RCC_GetHCLKFreq>
 8002658:	4602      	mov	r2, r0
 800265a:	4b06      	ldr	r3, [pc, #24]	@ (8002674 <HAL_RCC_GetPCLK2Freq+0x24>)
 800265c:	69db      	ldr	r3, [r3, #28]
 800265e:	0a1b      	lsrs	r3, r3, #8
 8002660:	f003 0307 	and.w	r3, r3, #7
 8002664:	4904      	ldr	r1, [pc, #16]	@ (8002678 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002666:	5ccb      	ldrb	r3, [r1, r3]
 8002668:	f003 031f 	and.w	r3, r3, #31
 800266c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002670:	4618      	mov	r0, r3
 8002672:	bd80      	pop	{r7, pc}
 8002674:	58024400 	.word	0x58024400
 8002678:	080065ec 	.word	0x080065ec

0800267c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800267c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002680:	b0ca      	sub	sp, #296	@ 0x128
 8002682:	af00      	add	r7, sp, #0
 8002684:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002688:	2300      	movs	r3, #0
 800268a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800268e:	2300      	movs	r3, #0
 8002690:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80026a0:	2500      	movs	r5, #0
 80026a2:	ea54 0305 	orrs.w	r3, r4, r5
 80026a6:	d049      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80026a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80026b2:	d02f      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80026b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80026b8:	d828      	bhi.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80026ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80026be:	d01a      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80026c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80026c4:	d822      	bhi.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80026ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026ce:	d007      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80026d0:	e01c      	b.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026d2:	4bb8      	ldr	r3, [pc, #736]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d6:	4ab7      	ldr	r2, [pc, #732]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80026de:	e01a      	b.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80026e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026e4:	3308      	adds	r3, #8
 80026e6:	2102      	movs	r1, #2
 80026e8:	4618      	mov	r0, r3
 80026ea:	f001 fc8f 	bl	800400c <RCCEx_PLL2_Config>
 80026ee:	4603      	mov	r3, r0
 80026f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80026f4:	e00f      	b.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80026f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026fa:	3328      	adds	r3, #40	@ 0x28
 80026fc:	2102      	movs	r1, #2
 80026fe:	4618      	mov	r0, r3
 8002700:	f001 fd36 	bl	8004170 <RCCEx_PLL3_Config>
 8002704:	4603      	mov	r3, r0
 8002706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800270a:	e004      	b.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002712:	e000      	b.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002714:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10a      	bne.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800271e:	4ba5      	ldr	r3, [pc, #660]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002722:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800272a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800272c:	4aa1      	ldr	r2, [pc, #644]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800272e:	430b      	orrs	r3, r1
 8002730:	6513      	str	r3, [r2, #80]	@ 0x50
 8002732:	e003      	b.n	800273c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800273c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002744:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002748:	f04f 0900 	mov.w	r9, #0
 800274c:	ea58 0309 	orrs.w	r3, r8, r9
 8002750:	d047      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002758:	2b04      	cmp	r3, #4
 800275a:	d82a      	bhi.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800275c:	a201      	add	r2, pc, #4	@ (adr r2, 8002764 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800275e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002762:	bf00      	nop
 8002764:	08002779 	.word	0x08002779
 8002768:	08002787 	.word	0x08002787
 800276c:	0800279d 	.word	0x0800279d
 8002770:	080027bb 	.word	0x080027bb
 8002774:	080027bb 	.word	0x080027bb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002778:	4b8e      	ldr	r3, [pc, #568]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800277a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277c:	4a8d      	ldr	r2, [pc, #564]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800277e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002782:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002784:	e01a      	b.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800278a:	3308      	adds	r3, #8
 800278c:	2100      	movs	r1, #0
 800278e:	4618      	mov	r0, r3
 8002790:	f001 fc3c 	bl	800400c <RCCEx_PLL2_Config>
 8002794:	4603      	mov	r3, r0
 8002796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800279a:	e00f      	b.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800279c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027a0:	3328      	adds	r3, #40	@ 0x28
 80027a2:	2100      	movs	r1, #0
 80027a4:	4618      	mov	r0, r3
 80027a6:	f001 fce3 	bl	8004170 <RCCEx_PLL3_Config>
 80027aa:	4603      	mov	r3, r0
 80027ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80027b0:	e004      	b.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80027b8:	e000      	b.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80027ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10a      	bne.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027c4:	4b7b      	ldr	r3, [pc, #492]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027c8:	f023 0107 	bic.w	r1, r3, #7
 80027cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d2:	4a78      	ldr	r2, [pc, #480]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027d4:	430b      	orrs	r3, r1
 80027d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80027d8:	e003      	b.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80027de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80027e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ea:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80027ee:	f04f 0b00 	mov.w	fp, #0
 80027f2:	ea5a 030b 	orrs.w	r3, sl, fp
 80027f6:	d04c      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80027f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002802:	d030      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002804:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002808:	d829      	bhi.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800280a:	2bc0      	cmp	r3, #192	@ 0xc0
 800280c:	d02d      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800280e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002810:	d825      	bhi.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002812:	2b80      	cmp	r3, #128	@ 0x80
 8002814:	d018      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002816:	2b80      	cmp	r3, #128	@ 0x80
 8002818:	d821      	bhi.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800281a:	2b00      	cmp	r3, #0
 800281c:	d002      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800281e:	2b40      	cmp	r3, #64	@ 0x40
 8002820:	d007      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002822:	e01c      	b.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002824:	4b63      	ldr	r3, [pc, #396]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002828:	4a62      	ldr	r2, [pc, #392]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800282a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800282e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002830:	e01c      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002836:	3308      	adds	r3, #8
 8002838:	2100      	movs	r1, #0
 800283a:	4618      	mov	r0, r3
 800283c:	f001 fbe6 	bl	800400c <RCCEx_PLL2_Config>
 8002840:	4603      	mov	r3, r0
 8002842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002846:	e011      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800284c:	3328      	adds	r3, #40	@ 0x28
 800284e:	2100      	movs	r1, #0
 8002850:	4618      	mov	r0, r3
 8002852:	f001 fc8d 	bl	8004170 <RCCEx_PLL3_Config>
 8002856:	4603      	mov	r3, r0
 8002858:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800285c:	e006      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002864:	e002      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002866:	bf00      	nop
 8002868:	e000      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800286a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800286c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002870:	2b00      	cmp	r3, #0
 8002872:	d10a      	bne.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002874:	4b4f      	ldr	r3, [pc, #316]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002878:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800287c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002882:	4a4c      	ldr	r2, [pc, #304]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002884:	430b      	orrs	r3, r1
 8002886:	6513      	str	r3, [r2, #80]	@ 0x50
 8002888:	e003      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800288a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800288e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800289e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80028a2:	2300      	movs	r3, #0
 80028a4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80028a8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80028ac:	460b      	mov	r3, r1
 80028ae:	4313      	orrs	r3, r2
 80028b0:	d053      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80028b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80028ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80028be:	d035      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80028c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80028c4:	d82e      	bhi.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80028c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80028ca:	d031      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80028cc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80028d0:	d828      	bhi.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80028d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028d6:	d01a      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80028d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028dc:	d822      	bhi.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80028e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80028e6:	d007      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80028e8:	e01c      	b.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028ea:	4b32      	ldr	r3, [pc, #200]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ee:	4a31      	ldr	r2, [pc, #196]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80028f6:	e01c      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028fc:	3308      	adds	r3, #8
 80028fe:	2100      	movs	r1, #0
 8002900:	4618      	mov	r0, r3
 8002902:	f001 fb83 	bl	800400c <RCCEx_PLL2_Config>
 8002906:	4603      	mov	r3, r0
 8002908:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800290c:	e011      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800290e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002912:	3328      	adds	r3, #40	@ 0x28
 8002914:	2100      	movs	r1, #0
 8002916:	4618      	mov	r0, r3
 8002918:	f001 fc2a 	bl	8004170 <RCCEx_PLL3_Config>
 800291c:	4603      	mov	r3, r0
 800291e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002922:	e006      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800292a:	e002      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800292c:	bf00      	nop
 800292e:	e000      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002930:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10b      	bne.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800293a:	4b1e      	ldr	r3, [pc, #120]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800293c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002946:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800294a:	4a1a      	ldr	r2, [pc, #104]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800294c:	430b      	orrs	r3, r1
 800294e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002950:	e003      	b.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002956:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800295a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800295e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002962:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002966:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800296a:	2300      	movs	r3, #0
 800296c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002970:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002974:	460b      	mov	r3, r1
 8002976:	4313      	orrs	r3, r2
 8002978:	d056      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800297a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800297e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002982:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002986:	d038      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002988:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800298c:	d831      	bhi.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800298e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002992:	d034      	beq.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002994:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002998:	d82b      	bhi.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800299a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800299e:	d01d      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x360>
 80029a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029a4:	d825      	bhi.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d006      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80029aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029ae:	d00a      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80029b0:	e01f      	b.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80029b2:	bf00      	nop
 80029b4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029b8:	4ba2      	ldr	r3, [pc, #648]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029bc:	4aa1      	ldr	r2, [pc, #644]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029c4:	e01c      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029ca:	3308      	adds	r3, #8
 80029cc:	2100      	movs	r1, #0
 80029ce:	4618      	mov	r0, r3
 80029d0:	f001 fb1c 	bl	800400c <RCCEx_PLL2_Config>
 80029d4:	4603      	mov	r3, r0
 80029d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80029da:	e011      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029e0:	3328      	adds	r3, #40	@ 0x28
 80029e2:	2100      	movs	r1, #0
 80029e4:	4618      	mov	r0, r3
 80029e6:	f001 fbc3 	bl	8004170 <RCCEx_PLL3_Config>
 80029ea:	4603      	mov	r3, r0
 80029ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029f0:	e006      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80029f8:	e002      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80029fa:	bf00      	nop
 80029fc:	e000      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80029fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d10b      	bne.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002a08:	4b8e      	ldr	r3, [pc, #568]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a14:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002a18:	4a8a      	ldr	r2, [pc, #552]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a1a:	430b      	orrs	r3, r1
 8002a1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a1e:	e003      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a30:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002a34:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002a3e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002a42:	460b      	mov	r3, r1
 8002a44:	4313      	orrs	r3, r2
 8002a46:	d03a      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a4e:	2b30      	cmp	r3, #48	@ 0x30
 8002a50:	d01f      	beq.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002a52:	2b30      	cmp	r3, #48	@ 0x30
 8002a54:	d819      	bhi.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002a56:	2b20      	cmp	r3, #32
 8002a58:	d00c      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002a5a:	2b20      	cmp	r3, #32
 8002a5c:	d815      	bhi.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d019      	beq.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002a62:	2b10      	cmp	r3, #16
 8002a64:	d111      	bne.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a66:	4b77      	ldr	r3, [pc, #476]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6a:	4a76      	ldr	r2, [pc, #472]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002a72:	e011      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a78:	3308      	adds	r3, #8
 8002a7a:	2102      	movs	r1, #2
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f001 fac5 	bl	800400c <RCCEx_PLL2_Config>
 8002a82:	4603      	mov	r3, r0
 8002a84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002a88:	e006      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002a90:	e002      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002a92:	bf00      	nop
 8002a94:	e000      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002a96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10a      	bne.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002aa0:	4b68      	ldr	r3, [pc, #416]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aae:	4a65      	ldr	r2, [pc, #404]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ab0:	430b      	orrs	r3, r1
 8002ab2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ab4:	e003      	b.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ab6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002aba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002aca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002ace:	2300      	movs	r3, #0
 8002ad0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002ad4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002ad8:	460b      	mov	r3, r1
 8002ada:	4313      	orrs	r3, r2
 8002adc:	d051      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ae8:	d035      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002aea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002aee:	d82e      	bhi.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002af0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002af4:	d031      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002af6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002afa:	d828      	bhi.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002afc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b00:	d01a      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002b02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b06:	d822      	bhi.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002b0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b10:	d007      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002b12:	e01c      	b.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b14:	4b4b      	ldr	r3, [pc, #300]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b18:	4a4a      	ldr	r2, [pc, #296]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b20:	e01c      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b26:	3308      	adds	r3, #8
 8002b28:	2100      	movs	r1, #0
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f001 fa6e 	bl	800400c <RCCEx_PLL2_Config>
 8002b30:	4603      	mov	r3, r0
 8002b32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b36:	e011      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b3c:	3328      	adds	r3, #40	@ 0x28
 8002b3e:	2100      	movs	r1, #0
 8002b40:	4618      	mov	r0, r3
 8002b42:	f001 fb15 	bl	8004170 <RCCEx_PLL3_Config>
 8002b46:	4603      	mov	r3, r0
 8002b48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002b4c:	e006      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b54:	e002      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002b56:	bf00      	nop
 8002b58:	e000      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002b5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d10a      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002b64:	4b37      	ldr	r3, [pc, #220]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b68:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b72:	4a34      	ldr	r2, [pc, #208]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b74:	430b      	orrs	r3, r1
 8002b76:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b78:	e003      	b.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b8a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002b8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002b92:	2300      	movs	r3, #0
 8002b94:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002b98:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	d056      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ba8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bac:	d033      	beq.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002bae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bb2:	d82c      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002bb4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002bb8:	d02f      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002bba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002bbe:	d826      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002bc0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002bc4:	d02b      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002bc6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002bca:	d820      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002bcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002bd0:	d012      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002bd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002bd6:	d81a      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d022      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002be0:	d115      	bne.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002be6:	3308      	adds	r3, #8
 8002be8:	2101      	movs	r1, #1
 8002bea:	4618      	mov	r0, r3
 8002bec:	f001 fa0e 	bl	800400c <RCCEx_PLL2_Config>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002bf6:	e015      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bfc:	3328      	adds	r3, #40	@ 0x28
 8002bfe:	2101      	movs	r1, #1
 8002c00:	4618      	mov	r0, r3
 8002c02:	f001 fab5 	bl	8004170 <RCCEx_PLL3_Config>
 8002c06:	4603      	mov	r3, r0
 8002c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002c0c:	e00a      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c14:	e006      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002c16:	bf00      	nop
 8002c18:	e004      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002c1a:	bf00      	nop
 8002c1c:	e002      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002c1e:	bf00      	nop
 8002c20:	e000      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10d      	bne.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002c2c:	4b05      	ldr	r3, [pc, #20]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c30:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c3a:	4a02      	ldr	r2, [pc, #8]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c40:	e006      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002c42:	bf00      	nop
 8002c44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c58:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002c5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002c66:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	d055      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c74:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002c78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c7c:	d033      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002c7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c82:	d82c      	bhi.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c88:	d02f      	beq.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c8e:	d826      	bhi.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002c90:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002c94:	d02b      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002c96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002c9a:	d820      	bhi.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ca0:	d012      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002ca2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ca6:	d81a      	bhi.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d022      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002cac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002cb0:	d115      	bne.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cb6:	3308      	adds	r3, #8
 8002cb8:	2101      	movs	r1, #1
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f001 f9a6 	bl	800400c <RCCEx_PLL2_Config>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002cc6:	e015      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ccc:	3328      	adds	r3, #40	@ 0x28
 8002cce:	2101      	movs	r1, #1
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f001 fa4d 	bl	8004170 <RCCEx_PLL3_Config>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002cdc:	e00a      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ce4:	e006      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002ce6:	bf00      	nop
 8002ce8:	e004      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002cea:	bf00      	nop
 8002cec:	e002      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002cee:	bf00      	nop
 8002cf0:	e000      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10b      	bne.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002cfc:	4ba3      	ldr	r3, [pc, #652]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d00:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d0c:	4a9f      	ldr	r2, [pc, #636]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d0e:	430b      	orrs	r3, r1
 8002d10:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d12:	e003      	b.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d24:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002d28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002d32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002d36:	460b      	mov	r3, r1
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	d037      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d46:	d00e      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002d48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d4c:	d816      	bhi.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d018      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002d52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d56:	d111      	bne.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d58:	4b8c      	ldr	r3, [pc, #560]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5c:	4a8b      	ldr	r2, [pc, #556]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002d64:	e00f      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d6a:	3308      	adds	r3, #8
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f001 f94c 	bl	800400c <RCCEx_PLL2_Config>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002d7a:	e004      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d82:	e000      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002d8e:	4b7f      	ldr	r3, [pc, #508]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d92:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d9c:	4a7b      	ldr	r2, [pc, #492]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d9e:	430b      	orrs	r3, r1
 8002da0:	6513      	str	r3, [r2, #80]	@ 0x50
 8002da2:	e003      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002da8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002db8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002dc2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	d039      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d81c      	bhi.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8002ddc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ddc:	08002e19 	.word	0x08002e19
 8002de0:	08002ded 	.word	0x08002ded
 8002de4:	08002dfb 	.word	0x08002dfb
 8002de8:	08002e19 	.word	0x08002e19
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dec:	4b67      	ldr	r3, [pc, #412]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df0:	4a66      	ldr	r2, [pc, #408]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002df2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002df6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002df8:	e00f      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dfe:	3308      	adds	r3, #8
 8002e00:	2102      	movs	r1, #2
 8002e02:	4618      	mov	r0, r3
 8002e04:	f001 f902 	bl	800400c <RCCEx_PLL2_Config>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002e0e:	e004      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e16:	e000      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002e18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10a      	bne.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002e22:	4b5a      	ldr	r3, [pc, #360]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e26:	f023 0103 	bic.w	r1, r3, #3
 8002e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e30:	4a56      	ldr	r2, [pc, #344]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e32:	430b      	orrs	r3, r1
 8002e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e36:	e003      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e48:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002e4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e50:	2300      	movs	r3, #0
 8002e52:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e56:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	f000 809f 	beq.w	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e62:	4b4b      	ldr	r3, [pc, #300]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a4a      	ldr	r2, [pc, #296]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002e68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e6e:	f7fe f8cb 	bl	8001008 <HAL_GetTick>
 8002e72:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e76:	e00b      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e78:	f7fe f8c6 	bl	8001008 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b64      	cmp	r3, #100	@ 0x64
 8002e86:	d903      	bls.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e8e:	e005      	b.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e90:	4b3f      	ldr	r3, [pc, #252]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0ed      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d179      	bne.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002ea4:	4b39      	ldr	r3, [pc, #228]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ea6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002eb0:	4053      	eors	r3, r2
 8002eb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d015      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002eba:	4b34      	ldr	r3, [pc, #208]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ebe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ec2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ec6:	4b31      	ldr	r3, [pc, #196]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eca:	4a30      	ldr	r2, [pc, #192]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ed0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ed2:	4b2e      	ldr	r3, [pc, #184]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed6:	4a2d      	ldr	r2, [pc, #180]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ed8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002edc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002ede:	4a2b      	ldr	r2, [pc, #172]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ee0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ee4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002eee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ef2:	d118      	bne.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef4:	f7fe f888 	bl	8001008 <HAL_GetTick>
 8002ef8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002efc:	e00d      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002efe:	f7fe f883 	bl	8001008 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f08:	1ad2      	subs	r2, r2, r3
 8002f0a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d903      	bls.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8002f18:	e005      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0eb      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002f26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d129      	bne.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f32:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f3e:	d10e      	bne.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002f40:	4b12      	ldr	r3, [pc, #72]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f4c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f50:	091a      	lsrs	r2, r3, #4
 8002f52:	4b10      	ldr	r3, [pc, #64]	@ (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8002f54:	4013      	ands	r3, r2
 8002f56:	4a0d      	ldr	r2, [pc, #52]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f58:	430b      	orrs	r3, r1
 8002f5a:	6113      	str	r3, [r2, #16]
 8002f5c:	e005      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8002f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	4a0a      	ldr	r2, [pc, #40]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f64:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002f68:	6113      	str	r3, [r2, #16]
 8002f6a:	4b08      	ldr	r3, [pc, #32]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f6c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f7a:	4a04      	ldr	r2, [pc, #16]	@ (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f80:	e00e      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8002f8a:	e009      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002f8c:	58024400 	.word	0x58024400
 8002f90:	58024800 	.word	0x58024800
 8002f94:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa8:	f002 0301 	and.w	r3, r2, #1
 8002fac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002fb6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002fba:	460b      	mov	r3, r1
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	f000 8089 	beq.w	80030d4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fc8:	2b28      	cmp	r3, #40	@ 0x28
 8002fca:	d86b      	bhi.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8002fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd2:	bf00      	nop
 8002fd4:	080030ad 	.word	0x080030ad
 8002fd8:	080030a5 	.word	0x080030a5
 8002fdc:	080030a5 	.word	0x080030a5
 8002fe0:	080030a5 	.word	0x080030a5
 8002fe4:	080030a5 	.word	0x080030a5
 8002fe8:	080030a5 	.word	0x080030a5
 8002fec:	080030a5 	.word	0x080030a5
 8002ff0:	080030a5 	.word	0x080030a5
 8002ff4:	08003079 	.word	0x08003079
 8002ff8:	080030a5 	.word	0x080030a5
 8002ffc:	080030a5 	.word	0x080030a5
 8003000:	080030a5 	.word	0x080030a5
 8003004:	080030a5 	.word	0x080030a5
 8003008:	080030a5 	.word	0x080030a5
 800300c:	080030a5 	.word	0x080030a5
 8003010:	080030a5 	.word	0x080030a5
 8003014:	0800308f 	.word	0x0800308f
 8003018:	080030a5 	.word	0x080030a5
 800301c:	080030a5 	.word	0x080030a5
 8003020:	080030a5 	.word	0x080030a5
 8003024:	080030a5 	.word	0x080030a5
 8003028:	080030a5 	.word	0x080030a5
 800302c:	080030a5 	.word	0x080030a5
 8003030:	080030a5 	.word	0x080030a5
 8003034:	080030ad 	.word	0x080030ad
 8003038:	080030a5 	.word	0x080030a5
 800303c:	080030a5 	.word	0x080030a5
 8003040:	080030a5 	.word	0x080030a5
 8003044:	080030a5 	.word	0x080030a5
 8003048:	080030a5 	.word	0x080030a5
 800304c:	080030a5 	.word	0x080030a5
 8003050:	080030a5 	.word	0x080030a5
 8003054:	080030ad 	.word	0x080030ad
 8003058:	080030a5 	.word	0x080030a5
 800305c:	080030a5 	.word	0x080030a5
 8003060:	080030a5 	.word	0x080030a5
 8003064:	080030a5 	.word	0x080030a5
 8003068:	080030a5 	.word	0x080030a5
 800306c:	080030a5 	.word	0x080030a5
 8003070:	080030a5 	.word	0x080030a5
 8003074:	080030ad 	.word	0x080030ad
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800307c:	3308      	adds	r3, #8
 800307e:	2101      	movs	r1, #1
 8003080:	4618      	mov	r0, r3
 8003082:	f000 ffc3 	bl	800400c <RCCEx_PLL2_Config>
 8003086:	4603      	mov	r3, r0
 8003088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800308c:	e00f      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800308e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003092:	3328      	adds	r3, #40	@ 0x28
 8003094:	2101      	movs	r1, #1
 8003096:	4618      	mov	r0, r3
 8003098:	f001 f86a 	bl	8004170 <RCCEx_PLL3_Config>
 800309c:	4603      	mov	r3, r0
 800309e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80030a2:	e004      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030aa:	e000      	b.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80030ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10a      	bne.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80030b6:	4bbf      	ldr	r3, [pc, #764]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80030b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80030be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030c4:	4abb      	ldr	r2, [pc, #748]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80030c6:	430b      	orrs	r3, r1
 80030c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80030ca:	e003      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80030d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030dc:	f002 0302 	and.w	r3, r2, #2
 80030e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030e4:	2300      	movs	r3, #0
 80030e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80030ea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80030ee:	460b      	mov	r3, r1
 80030f0:	4313      	orrs	r3, r2
 80030f2:	d041      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80030f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030fa:	2b05      	cmp	r3, #5
 80030fc:	d824      	bhi.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80030fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003104 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003104:	08003151 	.word	0x08003151
 8003108:	0800311d 	.word	0x0800311d
 800310c:	08003133 	.word	0x08003133
 8003110:	08003151 	.word	0x08003151
 8003114:	08003151 	.word	0x08003151
 8003118:	08003151 	.word	0x08003151
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800311c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003120:	3308      	adds	r3, #8
 8003122:	2101      	movs	r1, #1
 8003124:	4618      	mov	r0, r3
 8003126:	f000 ff71 	bl	800400c <RCCEx_PLL2_Config>
 800312a:	4603      	mov	r3, r0
 800312c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003130:	e00f      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003136:	3328      	adds	r3, #40	@ 0x28
 8003138:	2101      	movs	r1, #1
 800313a:	4618      	mov	r0, r3
 800313c:	f001 f818 	bl	8004170 <RCCEx_PLL3_Config>
 8003140:	4603      	mov	r3, r0
 8003142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003146:	e004      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800314e:	e000      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003150:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10a      	bne.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800315a:	4b96      	ldr	r3, [pc, #600]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800315c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800315e:	f023 0107 	bic.w	r1, r3, #7
 8003162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003166:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003168:	4a92      	ldr	r2, [pc, #584]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800316a:	430b      	orrs	r3, r1
 800316c:	6553      	str	r3, [r2, #84]	@ 0x54
 800316e:	e003      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003174:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800317c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003180:	f002 0304 	and.w	r3, r2, #4
 8003184:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003188:	2300      	movs	r3, #0
 800318a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800318e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003192:	460b      	mov	r3, r1
 8003194:	4313      	orrs	r3, r2
 8003196:	d044      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800319c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031a0:	2b05      	cmp	r3, #5
 80031a2:	d825      	bhi.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80031a4:	a201      	add	r2, pc, #4	@ (adr r2, 80031ac <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80031a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031aa:	bf00      	nop
 80031ac:	080031f9 	.word	0x080031f9
 80031b0:	080031c5 	.word	0x080031c5
 80031b4:	080031db 	.word	0x080031db
 80031b8:	080031f9 	.word	0x080031f9
 80031bc:	080031f9 	.word	0x080031f9
 80031c0:	080031f9 	.word	0x080031f9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031c8:	3308      	adds	r3, #8
 80031ca:	2101      	movs	r1, #1
 80031cc:	4618      	mov	r0, r3
 80031ce:	f000 ff1d 	bl	800400c <RCCEx_PLL2_Config>
 80031d2:	4603      	mov	r3, r0
 80031d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80031d8:	e00f      	b.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031de:	3328      	adds	r3, #40	@ 0x28
 80031e0:	2101      	movs	r1, #1
 80031e2:	4618      	mov	r0, r3
 80031e4:	f000 ffc4 	bl	8004170 <RCCEx_PLL3_Config>
 80031e8:	4603      	mov	r3, r0
 80031ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80031ee:	e004      	b.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031f6:	e000      	b.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80031f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10b      	bne.n	800321a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003202:	4b6c      	ldr	r3, [pc, #432]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003206:	f023 0107 	bic.w	r1, r3, #7
 800320a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800320e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003212:	4a68      	ldr	r2, [pc, #416]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003214:	430b      	orrs	r3, r1
 8003216:	6593      	str	r3, [r2, #88]	@ 0x58
 8003218:	e003      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800321a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800321e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322a:	f002 0320 	and.w	r3, r2, #32
 800322e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003232:	2300      	movs	r3, #0
 8003234:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003238:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800323c:	460b      	mov	r3, r1
 800323e:	4313      	orrs	r3, r2
 8003240:	d055      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800324a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800324e:	d033      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003250:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003254:	d82c      	bhi.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800325a:	d02f      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800325c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003260:	d826      	bhi.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003262:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003266:	d02b      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003268:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800326c:	d820      	bhi.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800326e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003272:	d012      	beq.n	800329a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003278:	d81a      	bhi.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800327a:	2b00      	cmp	r3, #0
 800327c:	d022      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800327e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003282:	d115      	bne.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003288:	3308      	adds	r3, #8
 800328a:	2100      	movs	r1, #0
 800328c:	4618      	mov	r0, r3
 800328e:	f000 febd 	bl	800400c <RCCEx_PLL2_Config>
 8003292:	4603      	mov	r3, r0
 8003294:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003298:	e015      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800329a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800329e:	3328      	adds	r3, #40	@ 0x28
 80032a0:	2102      	movs	r1, #2
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 ff64 	bl	8004170 <RCCEx_PLL3_Config>
 80032a8:	4603      	mov	r3, r0
 80032aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80032ae:	e00a      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032b6:	e006      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80032b8:	bf00      	nop
 80032ba:	e004      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80032bc:	bf00      	nop
 80032be:	e002      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80032c0:	bf00      	nop
 80032c2:	e000      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80032c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10b      	bne.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032ce:	4b39      	ldr	r3, [pc, #228]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80032d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032de:	4a35      	ldr	r2, [pc, #212]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032e0:	430b      	orrs	r3, r1
 80032e2:	6553      	str	r3, [r2, #84]	@ 0x54
 80032e4:	e003      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80032ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80032fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80032fe:	2300      	movs	r3, #0
 8003300:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003304:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003308:	460b      	mov	r3, r1
 800330a:	4313      	orrs	r3, r2
 800330c:	d058      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800330e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003312:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003316:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800331a:	d033      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800331c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003320:	d82c      	bhi.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003322:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003326:	d02f      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003328:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800332c:	d826      	bhi.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800332e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003332:	d02b      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003334:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003338:	d820      	bhi.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800333a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800333e:	d012      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003340:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003344:	d81a      	bhi.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003346:	2b00      	cmp	r3, #0
 8003348:	d022      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800334a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800334e:	d115      	bne.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003354:	3308      	adds	r3, #8
 8003356:	2100      	movs	r1, #0
 8003358:	4618      	mov	r0, r3
 800335a:	f000 fe57 	bl	800400c <RCCEx_PLL2_Config>
 800335e:	4603      	mov	r3, r0
 8003360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003364:	e015      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800336a:	3328      	adds	r3, #40	@ 0x28
 800336c:	2102      	movs	r1, #2
 800336e:	4618      	mov	r0, r3
 8003370:	f000 fefe 	bl	8004170 <RCCEx_PLL3_Config>
 8003374:	4603      	mov	r3, r0
 8003376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800337a:	e00a      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003382:	e006      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003384:	bf00      	nop
 8003386:	e004      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003388:	bf00      	nop
 800338a:	e002      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800338c:	bf00      	nop
 800338e:	e000      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003390:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10e      	bne.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800339a:	4b06      	ldr	r3, [pc, #24]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800339c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80033a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033aa:	4a02      	ldr	r2, [pc, #8]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80033ac:	430b      	orrs	r3, r1
 80033ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80033b0:	e006      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80033b2:	bf00      	nop
 80033b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80033c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80033cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80033d0:	2300      	movs	r3, #0
 80033d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80033d6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80033da:	460b      	mov	r3, r1
 80033dc:	4313      	orrs	r3, r2
 80033de:	d055      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80033e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80033e8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80033ec:	d033      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80033ee:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80033f2:	d82c      	bhi.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80033f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033f8:	d02f      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80033fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033fe:	d826      	bhi.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003400:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003404:	d02b      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003406:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800340a:	d820      	bhi.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800340c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003410:	d012      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003412:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003416:	d81a      	bhi.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003418:	2b00      	cmp	r3, #0
 800341a:	d022      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800341c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003420:	d115      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003426:	3308      	adds	r3, #8
 8003428:	2100      	movs	r1, #0
 800342a:	4618      	mov	r0, r3
 800342c:	f000 fdee 	bl	800400c <RCCEx_PLL2_Config>
 8003430:	4603      	mov	r3, r0
 8003432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003436:	e015      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800343c:	3328      	adds	r3, #40	@ 0x28
 800343e:	2102      	movs	r1, #2
 8003440:	4618      	mov	r0, r3
 8003442:	f000 fe95 	bl	8004170 <RCCEx_PLL3_Config>
 8003446:	4603      	mov	r3, r0
 8003448:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800344c:	e00a      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003454:	e006      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003456:	bf00      	nop
 8003458:	e004      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800345a:	bf00      	nop
 800345c:	e002      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800345e:	bf00      	nop
 8003460:	e000      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003462:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10b      	bne.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800346c:	4ba1      	ldr	r3, [pc, #644]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800346e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003470:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003478:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800347c:	4a9d      	ldr	r2, [pc, #628]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800347e:	430b      	orrs	r3, r1
 8003480:	6593      	str	r3, [r2, #88]	@ 0x58
 8003482:	e003      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800348c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003494:	f002 0308 	and.w	r3, r2, #8
 8003498:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800349c:	2300      	movs	r3, #0
 800349e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80034a2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80034a6:	460b      	mov	r3, r1
 80034a8:	4313      	orrs	r3, r2
 80034aa:	d01e      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80034ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80034ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034be:	3328      	adds	r3, #40	@ 0x28
 80034c0:	2102      	movs	r1, #2
 80034c2:	4618      	mov	r0, r3
 80034c4:	f000 fe54 	bl	8004170 <RCCEx_PLL3_Config>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d002      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80034d4:	4b87      	ldr	r3, [pc, #540]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034e4:	4a83      	ldr	r2, [pc, #524]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034e6:	430b      	orrs	r3, r1
 80034e8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f2:	f002 0310 	and.w	r3, r2, #16
 80034f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034fa:	2300      	movs	r3, #0
 80034fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003500:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003504:	460b      	mov	r3, r1
 8003506:	4313      	orrs	r3, r2
 8003508:	d01e      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800350a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800350e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003512:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003516:	d10c      	bne.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351c:	3328      	adds	r3, #40	@ 0x28
 800351e:	2102      	movs	r1, #2
 8003520:	4618      	mov	r0, r3
 8003522:	f000 fe25 	bl	8004170 <RCCEx_PLL3_Config>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003532:	4b70      	ldr	r3, [pc, #448]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003536:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800353a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800353e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003542:	4a6c      	ldr	r2, [pc, #432]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003544:	430b      	orrs	r3, r1
 8003546:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003550:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003554:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003558:	2300      	movs	r3, #0
 800355a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800355e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003562:	460b      	mov	r3, r1
 8003564:	4313      	orrs	r3, r2
 8003566:	d03e      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800356c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003570:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003574:	d022      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003576:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800357a:	d81b      	bhi.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003584:	d00b      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003586:	e015      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800358c:	3308      	adds	r3, #8
 800358e:	2100      	movs	r1, #0
 8003590:	4618      	mov	r0, r3
 8003592:	f000 fd3b 	bl	800400c <RCCEx_PLL2_Config>
 8003596:	4603      	mov	r3, r0
 8003598:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800359c:	e00f      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800359e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a2:	3328      	adds	r3, #40	@ 0x28
 80035a4:	2102      	movs	r1, #2
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 fde2 	bl	8004170 <RCCEx_PLL3_Config>
 80035ac:	4603      	mov	r3, r0
 80035ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80035b2:	e004      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035ba:	e000      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80035bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10b      	bne.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035c6:	4b4b      	ldr	r3, [pc, #300]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ca:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80035ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035d6:	4a47      	ldr	r2, [pc, #284]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035d8:	430b      	orrs	r3, r1
 80035da:	6593      	str	r3, [r2, #88]	@ 0x58
 80035dc:	e003      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ee:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80035f2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80035f4:	2300      	movs	r3, #0
 80035f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035f8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80035fc:	460b      	mov	r3, r1
 80035fe:	4313      	orrs	r3, r2
 8003600:	d03b      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800360e:	d01f      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003610:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003614:	d818      	bhi.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003616:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800361a:	d003      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800361c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003620:	d007      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003622:	e011      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003624:	4b33      	ldr	r3, [pc, #204]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003628:	4a32      	ldr	r2, [pc, #200]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800362a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800362e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003630:	e00f      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003636:	3328      	adds	r3, #40	@ 0x28
 8003638:	2101      	movs	r1, #1
 800363a:	4618      	mov	r0, r3
 800363c:	f000 fd98 	bl	8004170 <RCCEx_PLL3_Config>
 8003640:	4603      	mov	r3, r0
 8003642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003646:	e004      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800364e:	e000      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003650:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10b      	bne.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800365a:	4b26      	ldr	r3, [pc, #152]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800365c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800365e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366a:	4a22      	ldr	r2, [pc, #136]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800366c:	430b      	orrs	r3, r1
 800366e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003670:	e003      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800367a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800367e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003682:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003686:	673b      	str	r3, [r7, #112]	@ 0x70
 8003688:	2300      	movs	r3, #0
 800368a:	677b      	str	r3, [r7, #116]	@ 0x74
 800368c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003690:	460b      	mov	r3, r1
 8003692:	4313      	orrs	r3, r2
 8003694:	d034      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80036a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036a4:	d007      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80036a6:	e011      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036a8:	4b12      	ldr	r3, [pc, #72]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ac:	4a11      	ldr	r2, [pc, #68]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80036b4:	e00e      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80036b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ba:	3308      	adds	r3, #8
 80036bc:	2102      	movs	r1, #2
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fca4 	bl	800400c <RCCEx_PLL2_Config>
 80036c4:	4603      	mov	r3, r0
 80036c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80036ca:	e003      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10d      	bne.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80036dc:	4b05      	ldr	r3, [pc, #20]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036e0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80036e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ea:	4a02      	ldr	r2, [pc, #8]	@ (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036ec:	430b      	orrs	r3, r1
 80036ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036f0:	e006      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80036f2:	bf00      	nop
 80036f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003708:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800370c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800370e:	2300      	movs	r3, #0
 8003710:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003712:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003716:	460b      	mov	r3, r1
 8003718:	4313      	orrs	r3, r2
 800371a:	d00c      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800371c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003720:	3328      	adds	r3, #40	@ 0x28
 8003722:	2102      	movs	r1, #2
 8003724:	4618      	mov	r0, r3
 8003726:	f000 fd23 	bl	8004170 <RCCEx_PLL3_Config>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d002      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800373a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003742:	663b      	str	r3, [r7, #96]	@ 0x60
 8003744:	2300      	movs	r3, #0
 8003746:	667b      	str	r3, [r7, #100]	@ 0x64
 8003748:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800374c:	460b      	mov	r3, r1
 800374e:	4313      	orrs	r3, r2
 8003750:	d038      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800375a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800375e:	d018      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003760:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003764:	d811      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003766:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800376a:	d014      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800376c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003770:	d80b      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d011      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003776:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800377a:	d106      	bne.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800377c:	4bc3      	ldr	r3, [pc, #780]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	4ac2      	ldr	r2, [pc, #776]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003782:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003786:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003788:	e008      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003790:	e004      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003792:	bf00      	nop
 8003794:	e002      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003796:	bf00      	nop
 8003798:	e000      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800379a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800379c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10b      	bne.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037a4:	4bb9      	ldr	r3, [pc, #740]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80037ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037b4:	4ab5      	ldr	r2, [pc, #724]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037b6:	430b      	orrs	r3, r1
 80037b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80037ba:	e003      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037cc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80037d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80037d2:	2300      	movs	r3, #0
 80037d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80037d6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80037da:	460b      	mov	r3, r1
 80037dc:	4313      	orrs	r3, r2
 80037de:	d009      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037e0:	4baa      	ldr	r3, [pc, #680]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037e4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80037e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ee:	4aa7      	ldr	r2, [pc, #668]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037f0:	430b      	orrs	r3, r1
 80037f2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80037f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003800:	653b      	str	r3, [r7, #80]	@ 0x50
 8003802:	2300      	movs	r3, #0
 8003804:	657b      	str	r3, [r7, #84]	@ 0x54
 8003806:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800380a:	460b      	mov	r3, r1
 800380c:	4313      	orrs	r3, r2
 800380e:	d00a      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003810:	4b9e      	ldr	r3, [pc, #632]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003820:	4a9a      	ldr	r2, [pc, #616]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003822:	430b      	orrs	r3, r1
 8003824:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800382a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800382e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003832:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003834:	2300      	movs	r3, #0
 8003836:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003838:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800383c:	460b      	mov	r3, r1
 800383e:	4313      	orrs	r3, r2
 8003840:	d009      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003842:	4b92      	ldr	r3, [pc, #584]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003846:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003850:	4a8e      	ldr	r2, [pc, #568]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003852:	430b      	orrs	r3, r1
 8003854:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003862:	643b      	str	r3, [r7, #64]	@ 0x40
 8003864:	2300      	movs	r3, #0
 8003866:	647b      	str	r3, [r7, #68]	@ 0x44
 8003868:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800386c:	460b      	mov	r3, r1
 800386e:	4313      	orrs	r3, r2
 8003870:	d00e      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003872:	4b86      	ldr	r3, [pc, #536]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	4a85      	ldr	r2, [pc, #532]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003878:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800387c:	6113      	str	r3, [r2, #16]
 800387e:	4b83      	ldr	r3, [pc, #524]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003880:	6919      	ldr	r1, [r3, #16]
 8003882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003886:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800388a:	4a80      	ldr	r2, [pc, #512]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800388c:	430b      	orrs	r3, r1
 800388e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003898:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800389c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800389e:	2300      	movs	r3, #0
 80038a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038a2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80038a6:	460b      	mov	r3, r1
 80038a8:	4313      	orrs	r3, r2
 80038aa:	d009      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80038ac:	4b77      	ldr	r3, [pc, #476]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038b0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80038b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ba:	4a74      	ldr	r2, [pc, #464]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038bc:	430b      	orrs	r3, r1
 80038be:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80038c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80038cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80038ce:	2300      	movs	r3, #0
 80038d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80038d2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80038d6:	460b      	mov	r3, r1
 80038d8:	4313      	orrs	r3, r2
 80038da:	d00a      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80038dc:	4b6b      	ldr	r3, [pc, #428]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038e0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80038e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038ec:	4a67      	ldr	r2, [pc, #412]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038ee:	430b      	orrs	r3, r1
 80038f0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80038f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fa:	2100      	movs	r1, #0
 80038fc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003904:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003908:	460b      	mov	r3, r1
 800390a:	4313      	orrs	r3, r2
 800390c:	d011      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003912:	3308      	adds	r3, #8
 8003914:	2100      	movs	r1, #0
 8003916:	4618      	mov	r0, r3
 8003918:	f000 fb78 	bl	800400c <RCCEx_PLL2_Config>
 800391c:	4603      	mov	r3, r0
 800391e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800392a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800392e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393a:	2100      	movs	r1, #0
 800393c:	6239      	str	r1, [r7, #32]
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	627b      	str	r3, [r7, #36]	@ 0x24
 8003944:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003948:	460b      	mov	r3, r1
 800394a:	4313      	orrs	r3, r2
 800394c:	d011      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800394e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003952:	3308      	adds	r3, #8
 8003954:	2101      	movs	r1, #1
 8003956:	4618      	mov	r0, r3
 8003958:	f000 fb58 	bl	800400c <RCCEx_PLL2_Config>
 800395c:	4603      	mov	r3, r0
 800395e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800396a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800396e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397a:	2100      	movs	r1, #0
 800397c:	61b9      	str	r1, [r7, #24]
 800397e:	f003 0304 	and.w	r3, r3, #4
 8003982:	61fb      	str	r3, [r7, #28]
 8003984:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003988:	460b      	mov	r3, r1
 800398a:	4313      	orrs	r3, r2
 800398c:	d011      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800398e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003992:	3308      	adds	r3, #8
 8003994:	2102      	movs	r1, #2
 8003996:	4618      	mov	r0, r3
 8003998:	f000 fb38 	bl	800400c <RCCEx_PLL2_Config>
 800399c:	4603      	mov	r3, r0
 800399e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80039a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80039b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ba:	2100      	movs	r1, #0
 80039bc:	6139      	str	r1, [r7, #16]
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	617b      	str	r3, [r7, #20]
 80039c4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80039c8:	460b      	mov	r3, r1
 80039ca:	4313      	orrs	r3, r2
 80039cc:	d011      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d2:	3328      	adds	r3, #40	@ 0x28
 80039d4:	2100      	movs	r1, #0
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 fbca 	bl	8004170 <RCCEx_PLL3_Config>
 80039dc:	4603      	mov	r3, r0
 80039de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80039e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80039f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fa:	2100      	movs	r1, #0
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	f003 0310 	and.w	r3, r3, #16
 8003a02:	60fb      	str	r3, [r7, #12]
 8003a04:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	d011      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a12:	3328      	adds	r3, #40	@ 0x28
 8003a14:	2101      	movs	r1, #1
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fbaa 	bl	8004170 <RCCEx_PLL3_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	6039      	str	r1, [r7, #0]
 8003a3e:	f003 0320 	and.w	r3, r3, #32
 8003a42:	607b      	str	r3, [r7, #4]
 8003a44:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	d011      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a52:	3328      	adds	r3, #40	@ 0x28
 8003a54:	2102      	movs	r1, #2
 8003a56:	4618      	mov	r0, r3
 8003a58:	f000 fb8a 	bl	8004170 <RCCEx_PLL3_Config>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d003      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003a72:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	e000      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003a86:	46bd      	mov	sp, r7
 8003a88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a8c:	58024400 	.word	0x58024400

08003a90 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003a94:	f7fe fd96 	bl	80025c4 <HAL_RCC_GetHCLKFreq>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	091b      	lsrs	r3, r3, #4
 8003aa0:	f003 0307 	and.w	r3, r3, #7
 8003aa4:	4904      	ldr	r1, [pc, #16]	@ (8003ab8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003aa6:	5ccb      	ldrb	r3, [r1, r3]
 8003aa8:	f003 031f 	and.w	r3, r3, #31
 8003aac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	58024400 	.word	0x58024400
 8003ab8:	080065ec 	.word	0x080065ec

08003abc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b089      	sub	sp, #36	@ 0x24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ac4:	4ba1      	ldr	r3, [pc, #644]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac8:	f003 0303 	and.w	r3, r3, #3
 8003acc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003ace:	4b9f      	ldr	r3, [pc, #636]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad2:	0b1b      	lsrs	r3, r3, #12
 8003ad4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ad8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ada:	4b9c      	ldr	r3, [pc, #624]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ade:	091b      	lsrs	r3, r3, #4
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003ae6:	4b99      	ldr	r3, [pc, #612]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aea:	08db      	lsrs	r3, r3, #3
 8003aec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	fb02 f303 	mul.w	r3, r2, r3
 8003af6:	ee07 3a90 	vmov	s15, r3
 8003afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003afe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 8111 	beq.w	8003d2c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	f000 8083 	beq.w	8003c18 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	f200 80a1 	bhi.w	8003c5c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d056      	beq.n	8003bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003b26:	e099      	b.n	8003c5c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b28:	4b88      	ldr	r3, [pc, #544]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0320 	and.w	r3, r3, #32
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d02d      	beq.n	8003b90 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b34:	4b85      	ldr	r3, [pc, #532]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	08db      	lsrs	r3, r3, #3
 8003b3a:	f003 0303 	and.w	r3, r3, #3
 8003b3e:	4a84      	ldr	r2, [pc, #528]	@ (8003d50 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003b40:	fa22 f303 	lsr.w	r3, r2, r3
 8003b44:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	ee07 3a90 	vmov	s15, r3
 8003b4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	ee07 3a90 	vmov	s15, r3
 8003b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b5e:	4b7b      	ldr	r3, [pc, #492]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b66:	ee07 3a90 	vmov	s15, r3
 8003b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b72:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003b8e:	e087      	b.n	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	ee07 3a90 	vmov	s15, r3
 8003b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b9a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003d58 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003baa:	ee07 3a90 	vmov	s15, r3
 8003bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bb6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003bd2:	e065      	b.n	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	ee07 3a90 	vmov	s15, r3
 8003bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bde:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003be6:	4b59      	ldr	r3, [pc, #356]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bee:	ee07 3a90 	vmov	s15, r3
 8003bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bfa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c16:	e043      	b.n	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	ee07 3a90 	vmov	s15, r3
 8003c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c22:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003d60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c2a:	4b48      	ldr	r3, [pc, #288]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c32:	ee07 3a90 	vmov	s15, r3
 8003c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c3e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c5a:	e021      	b.n	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	ee07 3a90 	vmov	s15, r3
 8003c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c6e:	4b37      	ldr	r3, [pc, #220]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c76:	ee07 3a90 	vmov	s15, r3
 8003c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c82:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c9e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca4:	0a5b      	lsrs	r3, r3, #9
 8003ca6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003caa:	ee07 3a90 	vmov	s15, r3
 8003cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003cb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003cba:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cc6:	ee17 2a90 	vmov	r2, s15
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003cce:	4b1f      	ldr	r3, [pc, #124]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd2:	0c1b      	lsrs	r3, r3, #16
 8003cd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cd8:	ee07 3a90 	vmov	s15, r3
 8003cdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ce0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003ce4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ce8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cf4:	ee17 2a90 	vmov	r2, s15
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003cfc:	4b13      	ldr	r3, [pc, #76]	@ (8003d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d00:	0e1b      	lsrs	r3, r3, #24
 8003d02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d06:	ee07 3a90 	vmov	s15, r3
 8003d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d16:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d22:	ee17 2a90 	vmov	r2, s15
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003d2a:	e008      	b.n	8003d3e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	609a      	str	r2, [r3, #8]
}
 8003d3e:	bf00      	nop
 8003d40:	3724      	adds	r7, #36	@ 0x24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	58024400 	.word	0x58024400
 8003d50:	03d09000 	.word	0x03d09000
 8003d54:	46000000 	.word	0x46000000
 8003d58:	4c742400 	.word	0x4c742400
 8003d5c:	4a742400 	.word	0x4a742400
 8003d60:	4af42400 	.word	0x4af42400

08003d64 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b089      	sub	sp, #36	@ 0x24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d6c:	4ba1      	ldr	r3, [pc, #644]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d70:	f003 0303 	and.w	r3, r3, #3
 8003d74:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003d76:	4b9f      	ldr	r3, [pc, #636]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7a:	0d1b      	lsrs	r3, r3, #20
 8003d7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d80:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003d82:	4b9c      	ldr	r3, [pc, #624]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d86:	0a1b      	lsrs	r3, r3, #8
 8003d88:	f003 0301 	and.w	r3, r3, #1
 8003d8c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003d8e:	4b99      	ldr	r3, [pc, #612]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d92:	08db      	lsrs	r3, r3, #3
 8003d94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	fb02 f303 	mul.w	r3, r2, r3
 8003d9e:	ee07 3a90 	vmov	s15, r3
 8003da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003da6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 8111 	beq.w	8003fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	f000 8083 	beq.w	8003ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	f200 80a1 	bhi.w	8003f04 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d056      	beq.n	8003e7c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003dce:	e099      	b.n	8003f04 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003dd0:	4b88      	ldr	r3, [pc, #544]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0320 	and.w	r3, r3, #32
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d02d      	beq.n	8003e38 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ddc:	4b85      	ldr	r3, [pc, #532]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	08db      	lsrs	r3, r3, #3
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	4a84      	ldr	r2, [pc, #528]	@ (8003ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003de8:	fa22 f303 	lsr.w	r3, r2, r3
 8003dec:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	ee07 3a90 	vmov	s15, r3
 8003df4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	ee07 3a90 	vmov	s15, r3
 8003dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e06:	4b7b      	ldr	r3, [pc, #492]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e0e:	ee07 3a90 	vmov	s15, r3
 8003e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e16:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e1a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e32:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003e36:	e087      	b.n	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	ee07 3a90 	vmov	s15, r3
 8003e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004000 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003e46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e4a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e52:	ee07 3a90 	vmov	s15, r3
 8003e56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e5e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e7a:	e065      	b.n	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	ee07 3a90 	vmov	s15, r3
 8003e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e86:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004004 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e8e:	4b59      	ldr	r3, [pc, #356]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e96:	ee07 3a90 	vmov	s15, r3
 8003e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ea2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ebe:	e043      	b.n	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	ee07 3a90 	vmov	s15, r3
 8003ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004008 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ed2:	4b48      	ldr	r3, [pc, #288]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eda:	ee07 3a90 	vmov	s15, r3
 8003ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ee6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003efe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f02:	e021      	b.n	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f0e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004004 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f16:	4b37      	ldr	r3, [pc, #220]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f1e:	ee07 3a90 	vmov	s15, r3
 8003f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f2a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f46:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003f48:	4b2a      	ldr	r3, [pc, #168]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4c:	0a5b      	lsrs	r3, r3, #9
 8003f4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f52:	ee07 3a90 	vmov	s15, r3
 8003f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f62:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f6e:	ee17 2a90 	vmov	r2, s15
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003f76:	4b1f      	ldr	r3, [pc, #124]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	0c1b      	lsrs	r3, r3, #16
 8003f7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f80:	ee07 3a90 	vmov	s15, r3
 8003f84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f90:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f9c:	ee17 2a90 	vmov	r2, s15
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003fa4:	4b13      	ldr	r3, [pc, #76]	@ (8003ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	0e1b      	lsrs	r3, r3, #24
 8003faa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fae:	ee07 3a90 	vmov	s15, r3
 8003fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003fba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003fbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8003fc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fca:	ee17 2a90 	vmov	r2, s15
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	609a      	str	r2, [r3, #8]
}
 8003fe6:	bf00      	nop
 8003fe8:	3724      	adds	r7, #36	@ 0x24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	58024400 	.word	0x58024400
 8003ff8:	03d09000 	.word	0x03d09000
 8003ffc:	46000000 	.word	0x46000000
 8004000:	4c742400 	.word	0x4c742400
 8004004:	4a742400 	.word	0x4a742400
 8004008:	4af42400 	.word	0x4af42400

0800400c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004016:	2300      	movs	r3, #0
 8004018:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800401a:	4b53      	ldr	r3, [pc, #332]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 800401c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401e:	f003 0303 	and.w	r3, r3, #3
 8004022:	2b03      	cmp	r3, #3
 8004024:	d101      	bne.n	800402a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e099      	b.n	800415e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800402a:	4b4f      	ldr	r3, [pc, #316]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a4e      	ldr	r2, [pc, #312]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004030:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004034:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004036:	f7fc ffe7 	bl	8001008 <HAL_GetTick>
 800403a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800403c:	e008      	b.n	8004050 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800403e:	f7fc ffe3 	bl	8001008 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	2b02      	cmp	r3, #2
 800404a:	d901      	bls.n	8004050 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e086      	b.n	800415e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004050:	4b45      	ldr	r3, [pc, #276]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1f0      	bne.n	800403e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800405c:	4b42      	ldr	r3, [pc, #264]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 800405e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004060:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	031b      	lsls	r3, r3, #12
 800406a:	493f      	ldr	r1, [pc, #252]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 800406c:	4313      	orrs	r3, r2
 800406e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	3b01      	subs	r3, #1
 8004076:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	3b01      	subs	r3, #1
 8004080:	025b      	lsls	r3, r3, #9
 8004082:	b29b      	uxth	r3, r3
 8004084:	431a      	orrs	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	3b01      	subs	r3, #1
 800408c:	041b      	lsls	r3, r3, #16
 800408e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	3b01      	subs	r3, #1
 800409a:	061b      	lsls	r3, r3, #24
 800409c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80040a0:	4931      	ldr	r1, [pc, #196]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80040a6:	4b30      	ldr	r3, [pc, #192]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	492d      	ldr	r1, [pc, #180]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80040b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040bc:	f023 0220 	bic.w	r2, r3, #32
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	4928      	ldr	r1, [pc, #160]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80040ca:	4b27      	ldr	r3, [pc, #156]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ce:	4a26      	ldr	r2, [pc, #152]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040d0:	f023 0310 	bic.w	r3, r3, #16
 80040d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80040d6:	4b24      	ldr	r3, [pc, #144]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040da:	4b24      	ldr	r3, [pc, #144]	@ (800416c <RCCEx_PLL2_Config+0x160>)
 80040dc:	4013      	ands	r3, r2
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	69d2      	ldr	r2, [r2, #28]
 80040e2:	00d2      	lsls	r2, r2, #3
 80040e4:	4920      	ldr	r1, [pc, #128]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80040ea:	4b1f      	ldr	r3, [pc, #124]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040f0:	f043 0310 	orr.w	r3, r3, #16
 80040f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d106      	bne.n	800410a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80040fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 80040fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004100:	4a19      	ldr	r2, [pc, #100]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004102:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004106:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004108:	e00f      	b.n	800412a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d106      	bne.n	800411e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004110:	4b15      	ldr	r3, [pc, #84]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004114:	4a14      	ldr	r2, [pc, #80]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004116:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800411a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800411c:	e005      	b.n	800412a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800411e:	4b12      	ldr	r3, [pc, #72]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	4a11      	ldr	r2, [pc, #68]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004124:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004128:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800412a:	4b0f      	ldr	r3, [pc, #60]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a0e      	ldr	r2, [pc, #56]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004130:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004134:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004136:	f7fc ff67 	bl	8001008 <HAL_GetTick>
 800413a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800413c:	e008      	b.n	8004150 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800413e:	f7fc ff63 	bl	8001008 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	2b02      	cmp	r3, #2
 800414a:	d901      	bls.n	8004150 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e006      	b.n	800415e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004150:	4b05      	ldr	r3, [pc, #20]	@ (8004168 <RCCEx_PLL2_Config+0x15c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0f0      	beq.n	800413e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800415c:	7bfb      	ldrb	r3, [r7, #15]
}
 800415e:	4618      	mov	r0, r3
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	58024400 	.word	0x58024400
 800416c:	ffff0007 	.word	0xffff0007

08004170 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800417a:	2300      	movs	r3, #0
 800417c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800417e:	4b53      	ldr	r3, [pc, #332]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004182:	f003 0303 	and.w	r3, r3, #3
 8004186:	2b03      	cmp	r3, #3
 8004188:	d101      	bne.n	800418e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e099      	b.n	80042c2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800418e:	4b4f      	ldr	r3, [pc, #316]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a4e      	ldr	r2, [pc, #312]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004194:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004198:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800419a:	f7fc ff35 	bl	8001008 <HAL_GetTick>
 800419e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80041a0:	e008      	b.n	80041b4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80041a2:	f7fc ff31 	bl	8001008 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e086      	b.n	80042c2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80041b4:	4b45      	ldr	r3, [pc, #276]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1f0      	bne.n	80041a2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80041c0:	4b42      	ldr	r3, [pc, #264]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 80041c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	051b      	lsls	r3, r3, #20
 80041ce:	493f      	ldr	r1, [pc, #252]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	3b01      	subs	r3, #1
 80041da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	3b01      	subs	r3, #1
 80041e4:	025b      	lsls	r3, r3, #9
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	431a      	orrs	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	3b01      	subs	r3, #1
 80041f0:	041b      	lsls	r3, r3, #16
 80041f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80041f6:	431a      	orrs	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	3b01      	subs	r3, #1
 80041fe:	061b      	lsls	r3, r3, #24
 8004200:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004204:	4931      	ldr	r1, [pc, #196]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004206:	4313      	orrs	r3, r2
 8004208:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800420a:	4b30      	ldr	r3, [pc, #192]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 800420c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	492d      	ldr	r1, [pc, #180]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004218:	4313      	orrs	r3, r2
 800421a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800421c:	4b2b      	ldr	r3, [pc, #172]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 800421e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004220:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	4928      	ldr	r1, [pc, #160]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 800422a:	4313      	orrs	r3, r2
 800422c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800422e:	4b27      	ldr	r3, [pc, #156]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004232:	4a26      	ldr	r2, [pc, #152]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004238:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800423a:	4b24      	ldr	r3, [pc, #144]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 800423c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800423e:	4b24      	ldr	r3, [pc, #144]	@ (80042d0 <RCCEx_PLL3_Config+0x160>)
 8004240:	4013      	ands	r3, r2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	69d2      	ldr	r2, [r2, #28]
 8004246:	00d2      	lsls	r2, r2, #3
 8004248:	4920      	ldr	r1, [pc, #128]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 800424a:	4313      	orrs	r3, r2
 800424c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800424e:	4b1f      	ldr	r3, [pc, #124]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004252:	4a1e      	ldr	r2, [pc, #120]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004258:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d106      	bne.n	800426e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004260:	4b1a      	ldr	r3, [pc, #104]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004264:	4a19      	ldr	r2, [pc, #100]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004266:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800426a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800426c:	e00f      	b.n	800428e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d106      	bne.n	8004282 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004274:	4b15      	ldr	r3, [pc, #84]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004278:	4a14      	ldr	r2, [pc, #80]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 800427a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800427e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004280:	e005      	b.n	800428e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004282:	4b12      	ldr	r3, [pc, #72]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004286:	4a11      	ldr	r2, [pc, #68]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004288:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800428c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800428e:	4b0f      	ldr	r3, [pc, #60]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a0e      	ldr	r2, [pc, #56]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 8004294:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004298:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800429a:	f7fc feb5 	bl	8001008 <HAL_GetTick>
 800429e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80042a0:	e008      	b.n	80042b4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80042a2:	f7fc feb1 	bl	8001008 <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d901      	bls.n	80042b4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e006      	b.n	80042c2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80042b4:	4b05      	ldr	r3, [pc, #20]	@ (80042cc <RCCEx_PLL3_Config+0x15c>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d0f0      	beq.n	80042a2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80042c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	58024400 	.word	0x58024400
 80042d0:	ffff0007 	.word	0xffff0007

080042d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e049      	b.n	800437a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d106      	bne.n	8004300 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7fc fbe4 	bl	8000ac8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3304      	adds	r3, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4610      	mov	r0, r2
 8004314:	f000 fa58 	bl	80047c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
	...

08004384 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d109      	bne.n	80043a8 <HAL_TIM_PWM_Start+0x24>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b01      	cmp	r3, #1
 800439e:	bf14      	ite	ne
 80043a0:	2301      	movne	r3, #1
 80043a2:	2300      	moveq	r3, #0
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	e03c      	b.n	8004422 <HAL_TIM_PWM_Start+0x9e>
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	d109      	bne.n	80043c2 <HAL_TIM_PWM_Start+0x3e>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	bf14      	ite	ne
 80043ba:	2301      	movne	r3, #1
 80043bc:	2300      	moveq	r3, #0
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	e02f      	b.n	8004422 <HAL_TIM_PWM_Start+0x9e>
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	2b08      	cmp	r3, #8
 80043c6:	d109      	bne.n	80043dc <HAL_TIM_PWM_Start+0x58>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	bf14      	ite	ne
 80043d4:	2301      	movne	r3, #1
 80043d6:	2300      	moveq	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	e022      	b.n	8004422 <HAL_TIM_PWM_Start+0x9e>
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	2b0c      	cmp	r3, #12
 80043e0:	d109      	bne.n	80043f6 <HAL_TIM_PWM_Start+0x72>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	bf14      	ite	ne
 80043ee:	2301      	movne	r3, #1
 80043f0:	2300      	moveq	r3, #0
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	e015      	b.n	8004422 <HAL_TIM_PWM_Start+0x9e>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b10      	cmp	r3, #16
 80043fa:	d109      	bne.n	8004410 <HAL_TIM_PWM_Start+0x8c>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b01      	cmp	r3, #1
 8004406:	bf14      	ite	ne
 8004408:	2301      	movne	r3, #1
 800440a:	2300      	moveq	r3, #0
 800440c:	b2db      	uxtb	r3, r3
 800440e:	e008      	b.n	8004422 <HAL_TIM_PWM_Start+0x9e>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004416:	b2db      	uxtb	r3, r3
 8004418:	2b01      	cmp	r3, #1
 800441a:	bf14      	ite	ne
 800441c:	2301      	movne	r3, #1
 800441e:	2300      	moveq	r3, #0
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e0a1      	b.n	800456e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d104      	bne.n	800443a <HAL_TIM_PWM_Start+0xb6>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004438:	e023      	b.n	8004482 <HAL_TIM_PWM_Start+0xfe>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b04      	cmp	r3, #4
 800443e:	d104      	bne.n	800444a <HAL_TIM_PWM_Start+0xc6>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004448:	e01b      	b.n	8004482 <HAL_TIM_PWM_Start+0xfe>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2b08      	cmp	r3, #8
 800444e:	d104      	bne.n	800445a <HAL_TIM_PWM_Start+0xd6>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004458:	e013      	b.n	8004482 <HAL_TIM_PWM_Start+0xfe>
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	2b0c      	cmp	r3, #12
 800445e:	d104      	bne.n	800446a <HAL_TIM_PWM_Start+0xe6>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004468:	e00b      	b.n	8004482 <HAL_TIM_PWM_Start+0xfe>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b10      	cmp	r3, #16
 800446e:	d104      	bne.n	800447a <HAL_TIM_PWM_Start+0xf6>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2202      	movs	r2, #2
 8004474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004478:	e003      	b.n	8004482 <HAL_TIM_PWM_Start+0xfe>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2202      	movs	r2, #2
 800447e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2201      	movs	r2, #1
 8004488:	6839      	ldr	r1, [r7, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f000 fd12 	bl	8004eb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a38      	ldr	r2, [pc, #224]	@ (8004578 <HAL_TIM_PWM_Start+0x1f4>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d013      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x13e>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a37      	ldr	r2, [pc, #220]	@ (800457c <HAL_TIM_PWM_Start+0x1f8>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d00e      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x13e>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a35      	ldr	r2, [pc, #212]	@ (8004580 <HAL_TIM_PWM_Start+0x1fc>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d009      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x13e>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a34      	ldr	r2, [pc, #208]	@ (8004584 <HAL_TIM_PWM_Start+0x200>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d004      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x13e>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a32      	ldr	r2, [pc, #200]	@ (8004588 <HAL_TIM_PWM_Start+0x204>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d101      	bne.n	80044c6 <HAL_TIM_PWM_Start+0x142>
 80044c2:	2301      	movs	r3, #1
 80044c4:	e000      	b.n	80044c8 <HAL_TIM_PWM_Start+0x144>
 80044c6:	2300      	movs	r3, #0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d007      	beq.n	80044dc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044da:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a25      	ldr	r2, [pc, #148]	@ (8004578 <HAL_TIM_PWM_Start+0x1f4>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d022      	beq.n	800452c <HAL_TIM_PWM_Start+0x1a8>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ee:	d01d      	beq.n	800452c <HAL_TIM_PWM_Start+0x1a8>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a25      	ldr	r2, [pc, #148]	@ (800458c <HAL_TIM_PWM_Start+0x208>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d018      	beq.n	800452c <HAL_TIM_PWM_Start+0x1a8>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a24      	ldr	r2, [pc, #144]	@ (8004590 <HAL_TIM_PWM_Start+0x20c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d013      	beq.n	800452c <HAL_TIM_PWM_Start+0x1a8>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a22      	ldr	r2, [pc, #136]	@ (8004594 <HAL_TIM_PWM_Start+0x210>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d00e      	beq.n	800452c <HAL_TIM_PWM_Start+0x1a8>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a1a      	ldr	r2, [pc, #104]	@ (800457c <HAL_TIM_PWM_Start+0x1f8>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d009      	beq.n	800452c <HAL_TIM_PWM_Start+0x1a8>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a1e      	ldr	r2, [pc, #120]	@ (8004598 <HAL_TIM_PWM_Start+0x214>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d004      	beq.n	800452c <HAL_TIM_PWM_Start+0x1a8>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a16      	ldr	r2, [pc, #88]	@ (8004580 <HAL_TIM_PWM_Start+0x1fc>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d115      	bne.n	8004558 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	4b1a      	ldr	r3, [pc, #104]	@ (800459c <HAL_TIM_PWM_Start+0x218>)
 8004534:	4013      	ands	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2b06      	cmp	r3, #6
 800453c:	d015      	beq.n	800456a <HAL_TIM_PWM_Start+0x1e6>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004544:	d011      	beq.n	800456a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f042 0201 	orr.w	r2, r2, #1
 8004554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004556:	e008      	b.n	800456a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f042 0201 	orr.w	r2, r2, #1
 8004566:	601a      	str	r2, [r3, #0]
 8004568:	e000      	b.n	800456c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800456a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	40010000 	.word	0x40010000
 800457c:	40010400 	.word	0x40010400
 8004580:	40014000 	.word	0x40014000
 8004584:	40014400 	.word	0x40014400
 8004588:	40014800 	.word	0x40014800
 800458c:	40000400 	.word	0x40000400
 8004590:	40000800 	.word	0x40000800
 8004594:	40000c00 	.word	0x40000c00
 8004598:	40001800 	.word	0x40001800
 800459c:	00010007 	.word	0x00010007

080045a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d101      	bne.n	80045be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045ba:	2302      	movs	r3, #2
 80045bc:	e0ff      	b.n	80047be <HAL_TIM_PWM_ConfigChannel+0x21e>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b14      	cmp	r3, #20
 80045ca:	f200 80f0 	bhi.w	80047ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 80045ce:	a201      	add	r2, pc, #4	@ (adr r2, 80045d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d4:	08004629 	.word	0x08004629
 80045d8:	080047af 	.word	0x080047af
 80045dc:	080047af 	.word	0x080047af
 80045e0:	080047af 	.word	0x080047af
 80045e4:	08004669 	.word	0x08004669
 80045e8:	080047af 	.word	0x080047af
 80045ec:	080047af 	.word	0x080047af
 80045f0:	080047af 	.word	0x080047af
 80045f4:	080046ab 	.word	0x080046ab
 80045f8:	080047af 	.word	0x080047af
 80045fc:	080047af 	.word	0x080047af
 8004600:	080047af 	.word	0x080047af
 8004604:	080046eb 	.word	0x080046eb
 8004608:	080047af 	.word	0x080047af
 800460c:	080047af 	.word	0x080047af
 8004610:	080047af 	.word	0x080047af
 8004614:	0800472d 	.word	0x0800472d
 8004618:	080047af 	.word	0x080047af
 800461c:	080047af 	.word	0x080047af
 8004620:	080047af 	.word	0x080047af
 8004624:	0800476d 	.word	0x0800476d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68b9      	ldr	r1, [r7, #8]
 800462e:	4618      	mov	r0, r3
 8004630:	f000 f96a 	bl	8004908 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699a      	ldr	r2, [r3, #24]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f042 0208 	orr.w	r2, r2, #8
 8004642:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	699a      	ldr	r2, [r3, #24]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f022 0204 	bic.w	r2, r2, #4
 8004652:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6999      	ldr	r1, [r3, #24]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	691a      	ldr	r2, [r3, #16]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	430a      	orrs	r2, r1
 8004664:	619a      	str	r2, [r3, #24]
      break;
 8004666:	e0a5      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68b9      	ldr	r1, [r7, #8]
 800466e:	4618      	mov	r0, r3
 8004670:	f000 f9da 	bl	8004a28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	699a      	ldr	r2, [r3, #24]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004682:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004692:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6999      	ldr	r1, [r3, #24]
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	021a      	lsls	r2, r3, #8
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	619a      	str	r2, [r3, #24]
      break;
 80046a8:	e084      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68b9      	ldr	r1, [r7, #8]
 80046b0:	4618      	mov	r0, r3
 80046b2:	f000 fa43 	bl	8004b3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	69da      	ldr	r2, [r3, #28]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f042 0208 	orr.w	r2, r2, #8
 80046c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	69da      	ldr	r2, [r3, #28]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0204 	bic.w	r2, r2, #4
 80046d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	69d9      	ldr	r1, [r3, #28]
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	691a      	ldr	r2, [r3, #16]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	430a      	orrs	r2, r1
 80046e6:	61da      	str	r2, [r3, #28]
      break;
 80046e8:	e064      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68b9      	ldr	r1, [r7, #8]
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 faab 	bl	8004c4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	69da      	ldr	r2, [r3, #28]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004704:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	69da      	ldr	r2, [r3, #28]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004714:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69d9      	ldr	r1, [r3, #28]
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	021a      	lsls	r2, r3, #8
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	61da      	str	r2, [r3, #28]
      break;
 800472a:	e043      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68b9      	ldr	r1, [r7, #8]
 8004732:	4618      	mov	r0, r3
 8004734:	f000 faf4 	bl	8004d20 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f042 0208 	orr.w	r2, r2, #8
 8004746:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 0204 	bic.w	r2, r2, #4
 8004756:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	691a      	ldr	r2, [r3, #16]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800476a:	e023      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68b9      	ldr	r1, [r7, #8]
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fb38 	bl	8004de8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004786:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004796:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	021a      	lsls	r2, r3, #8
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80047ac:	e002      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	75fb      	strb	r3, [r7, #23]
      break;
 80047b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3718      	adds	r7, #24
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop

080047c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a43      	ldr	r2, [pc, #268]	@ (80048e8 <TIM_Base_SetConfig+0x120>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d013      	beq.n	8004808 <TIM_Base_SetConfig+0x40>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047e6:	d00f      	beq.n	8004808 <TIM_Base_SetConfig+0x40>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a40      	ldr	r2, [pc, #256]	@ (80048ec <TIM_Base_SetConfig+0x124>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00b      	beq.n	8004808 <TIM_Base_SetConfig+0x40>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a3f      	ldr	r2, [pc, #252]	@ (80048f0 <TIM_Base_SetConfig+0x128>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d007      	beq.n	8004808 <TIM_Base_SetConfig+0x40>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a3e      	ldr	r2, [pc, #248]	@ (80048f4 <TIM_Base_SetConfig+0x12c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d003      	beq.n	8004808 <TIM_Base_SetConfig+0x40>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a3d      	ldr	r2, [pc, #244]	@ (80048f8 <TIM_Base_SetConfig+0x130>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d108      	bne.n	800481a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800480e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a32      	ldr	r2, [pc, #200]	@ (80048e8 <TIM_Base_SetConfig+0x120>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d01f      	beq.n	8004862 <TIM_Base_SetConfig+0x9a>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004828:	d01b      	beq.n	8004862 <TIM_Base_SetConfig+0x9a>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a2f      	ldr	r2, [pc, #188]	@ (80048ec <TIM_Base_SetConfig+0x124>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d017      	beq.n	8004862 <TIM_Base_SetConfig+0x9a>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a2e      	ldr	r2, [pc, #184]	@ (80048f0 <TIM_Base_SetConfig+0x128>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d013      	beq.n	8004862 <TIM_Base_SetConfig+0x9a>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a2d      	ldr	r2, [pc, #180]	@ (80048f4 <TIM_Base_SetConfig+0x12c>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d00f      	beq.n	8004862 <TIM_Base_SetConfig+0x9a>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a2c      	ldr	r2, [pc, #176]	@ (80048f8 <TIM_Base_SetConfig+0x130>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00b      	beq.n	8004862 <TIM_Base_SetConfig+0x9a>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a2b      	ldr	r2, [pc, #172]	@ (80048fc <TIM_Base_SetConfig+0x134>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d007      	beq.n	8004862 <TIM_Base_SetConfig+0x9a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a2a      	ldr	r2, [pc, #168]	@ (8004900 <TIM_Base_SetConfig+0x138>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d003      	beq.n	8004862 <TIM_Base_SetConfig+0x9a>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a29      	ldr	r2, [pc, #164]	@ (8004904 <TIM_Base_SetConfig+0x13c>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d108      	bne.n	8004874 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a14      	ldr	r2, [pc, #80]	@ (80048e8 <TIM_Base_SetConfig+0x120>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d00f      	beq.n	80048ba <TIM_Base_SetConfig+0xf2>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a16      	ldr	r2, [pc, #88]	@ (80048f8 <TIM_Base_SetConfig+0x130>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d00b      	beq.n	80048ba <TIM_Base_SetConfig+0xf2>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a15      	ldr	r2, [pc, #84]	@ (80048fc <TIM_Base_SetConfig+0x134>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d007      	beq.n	80048ba <TIM_Base_SetConfig+0xf2>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a14      	ldr	r2, [pc, #80]	@ (8004900 <TIM_Base_SetConfig+0x138>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d003      	beq.n	80048ba <TIM_Base_SetConfig+0xf2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a13      	ldr	r2, [pc, #76]	@ (8004904 <TIM_Base_SetConfig+0x13c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d103      	bne.n	80048c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	691a      	ldr	r2, [r3, #16]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f043 0204 	orr.w	r2, r3, #4
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	601a      	str	r2, [r3, #0]
}
 80048da:	bf00      	nop
 80048dc:	3714      	adds	r7, #20
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40010000 	.word	0x40010000
 80048ec:	40000400 	.word	0x40000400
 80048f0:	40000800 	.word	0x40000800
 80048f4:	40000c00 	.word	0x40000c00
 80048f8:	40010400 	.word	0x40010400
 80048fc:	40014000 	.word	0x40014000
 8004900:	40014400 	.word	0x40014400
 8004904:	40014800 	.word	0x40014800

08004908 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004908:	b480      	push	{r7}
 800490a:	b087      	sub	sp, #28
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a1b      	ldr	r3, [r3, #32]
 800491c:	f023 0201 	bic.w	r2, r3, #1
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4b37      	ldr	r3, [pc, #220]	@ (8004a10 <TIM_OC1_SetConfig+0x108>)
 8004934:	4013      	ands	r3, r2
 8004936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0303 	bic.w	r3, r3, #3
 800493e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	f023 0302 	bic.w	r3, r3, #2
 8004950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	4313      	orrs	r3, r2
 800495a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a2d      	ldr	r2, [pc, #180]	@ (8004a14 <TIM_OC1_SetConfig+0x10c>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d00f      	beq.n	8004984 <TIM_OC1_SetConfig+0x7c>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a2c      	ldr	r2, [pc, #176]	@ (8004a18 <TIM_OC1_SetConfig+0x110>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d00b      	beq.n	8004984 <TIM_OC1_SetConfig+0x7c>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a2b      	ldr	r2, [pc, #172]	@ (8004a1c <TIM_OC1_SetConfig+0x114>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d007      	beq.n	8004984 <TIM_OC1_SetConfig+0x7c>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a2a      	ldr	r2, [pc, #168]	@ (8004a20 <TIM_OC1_SetConfig+0x118>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d003      	beq.n	8004984 <TIM_OC1_SetConfig+0x7c>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a29      	ldr	r2, [pc, #164]	@ (8004a24 <TIM_OC1_SetConfig+0x11c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d10c      	bne.n	800499e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	f023 0308 	bic.w	r3, r3, #8
 800498a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f023 0304 	bic.w	r3, r3, #4
 800499c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a1c      	ldr	r2, [pc, #112]	@ (8004a14 <TIM_OC1_SetConfig+0x10c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d00f      	beq.n	80049c6 <TIM_OC1_SetConfig+0xbe>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004a18 <TIM_OC1_SetConfig+0x110>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d00b      	beq.n	80049c6 <TIM_OC1_SetConfig+0xbe>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a1a      	ldr	r2, [pc, #104]	@ (8004a1c <TIM_OC1_SetConfig+0x114>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d007      	beq.n	80049c6 <TIM_OC1_SetConfig+0xbe>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a19      	ldr	r2, [pc, #100]	@ (8004a20 <TIM_OC1_SetConfig+0x118>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d003      	beq.n	80049c6 <TIM_OC1_SetConfig+0xbe>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a18      	ldr	r2, [pc, #96]	@ (8004a24 <TIM_OC1_SetConfig+0x11c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d111      	bne.n	80049ea <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	4313      	orrs	r3, r2
 80049de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685a      	ldr	r2, [r3, #4]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	621a      	str	r2, [r3, #32]
}
 8004a04:	bf00      	nop
 8004a06:	371c      	adds	r7, #28
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr
 8004a10:	fffeff8f 	.word	0xfffeff8f
 8004a14:	40010000 	.word	0x40010000
 8004a18:	40010400 	.word	0x40010400
 8004a1c:	40014000 	.word	0x40014000
 8004a20:	40014400 	.word	0x40014400
 8004a24:	40014800 	.word	0x40014800

08004a28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	f023 0210 	bic.w	r2, r3, #16
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	4b34      	ldr	r3, [pc, #208]	@ (8004b24 <TIM_OC2_SetConfig+0xfc>)
 8004a54:	4013      	ands	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	021b      	lsls	r3, r3, #8
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f023 0320 	bic.w	r3, r3, #32
 8004a72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a29      	ldr	r2, [pc, #164]	@ (8004b28 <TIM_OC2_SetConfig+0x100>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d003      	beq.n	8004a90 <TIM_OC2_SetConfig+0x68>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a28      	ldr	r2, [pc, #160]	@ (8004b2c <TIM_OC2_SetConfig+0x104>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d10d      	bne.n	8004aac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aaa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a1e      	ldr	r2, [pc, #120]	@ (8004b28 <TIM_OC2_SetConfig+0x100>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d00f      	beq.n	8004ad4 <TIM_OC2_SetConfig+0xac>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8004b2c <TIM_OC2_SetConfig+0x104>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d00b      	beq.n	8004ad4 <TIM_OC2_SetConfig+0xac>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a1c      	ldr	r2, [pc, #112]	@ (8004b30 <TIM_OC2_SetConfig+0x108>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d007      	beq.n	8004ad4 <TIM_OC2_SetConfig+0xac>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b34 <TIM_OC2_SetConfig+0x10c>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d003      	beq.n	8004ad4 <TIM_OC2_SetConfig+0xac>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a1a      	ldr	r2, [pc, #104]	@ (8004b38 <TIM_OC2_SetConfig+0x110>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d113      	bne.n	8004afc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ada:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	621a      	str	r2, [r3, #32]
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	feff8fff 	.word	0xfeff8fff
 8004b28:	40010000 	.word	0x40010000
 8004b2c:	40010400 	.word	0x40010400
 8004b30:	40014000 	.word	0x40014000
 8004b34:	40014400 	.word	0x40014400
 8004b38:	40014800 	.word	0x40014800

08004b3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	4b33      	ldr	r3, [pc, #204]	@ (8004c34 <TIM_OC3_SetConfig+0xf8>)
 8004b68:	4013      	ands	r3, r2
 8004b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f023 0303 	bic.w	r3, r3, #3
 8004b72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	021b      	lsls	r3, r3, #8
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a28      	ldr	r2, [pc, #160]	@ (8004c38 <TIM_OC3_SetConfig+0xfc>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d003      	beq.n	8004ba2 <TIM_OC3_SetConfig+0x66>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a27      	ldr	r2, [pc, #156]	@ (8004c3c <TIM_OC3_SetConfig+0x100>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d10d      	bne.n	8004bbe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	021b      	lsls	r3, r3, #8
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a1d      	ldr	r2, [pc, #116]	@ (8004c38 <TIM_OC3_SetConfig+0xfc>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00f      	beq.n	8004be6 <TIM_OC3_SetConfig+0xaa>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8004c3c <TIM_OC3_SetConfig+0x100>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d00b      	beq.n	8004be6 <TIM_OC3_SetConfig+0xaa>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8004c40 <TIM_OC3_SetConfig+0x104>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d007      	beq.n	8004be6 <TIM_OC3_SetConfig+0xaa>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a1a      	ldr	r2, [pc, #104]	@ (8004c44 <TIM_OC3_SetConfig+0x108>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d003      	beq.n	8004be6 <TIM_OC3_SetConfig+0xaa>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a19      	ldr	r2, [pc, #100]	@ (8004c48 <TIM_OC3_SetConfig+0x10c>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d113      	bne.n	8004c0e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004bf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	621a      	str	r2, [r3, #32]
}
 8004c28:	bf00      	nop
 8004c2a:	371c      	adds	r7, #28
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	fffeff8f 	.word	0xfffeff8f
 8004c38:	40010000 	.word	0x40010000
 8004c3c:	40010400 	.word	0x40010400
 8004c40:	40014000 	.word	0x40014000
 8004c44:	40014400 	.word	0x40014400
 8004c48:	40014800 	.word	0x40014800

08004c4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b087      	sub	sp, #28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69db      	ldr	r3, [r3, #28]
 8004c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	4b24      	ldr	r3, [pc, #144]	@ (8004d08 <TIM_OC4_SetConfig+0xbc>)
 8004c78:	4013      	ands	r3, r2
 8004c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	021b      	lsls	r3, r3, #8
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	031b      	lsls	r3, r3, #12
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a19      	ldr	r2, [pc, #100]	@ (8004d0c <TIM_OC4_SetConfig+0xc0>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00f      	beq.n	8004ccc <TIM_OC4_SetConfig+0x80>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a18      	ldr	r2, [pc, #96]	@ (8004d10 <TIM_OC4_SetConfig+0xc4>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d00b      	beq.n	8004ccc <TIM_OC4_SetConfig+0x80>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a17      	ldr	r2, [pc, #92]	@ (8004d14 <TIM_OC4_SetConfig+0xc8>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d007      	beq.n	8004ccc <TIM_OC4_SetConfig+0x80>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a16      	ldr	r2, [pc, #88]	@ (8004d18 <TIM_OC4_SetConfig+0xcc>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d003      	beq.n	8004ccc <TIM_OC4_SetConfig+0x80>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a15      	ldr	r2, [pc, #84]	@ (8004d1c <TIM_OC4_SetConfig+0xd0>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d109      	bne.n	8004ce0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	019b      	lsls	r3, r3, #6
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	621a      	str	r2, [r3, #32]
}
 8004cfa:	bf00      	nop
 8004cfc:	371c      	adds	r7, #28
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	feff8fff 	.word	0xfeff8fff
 8004d0c:	40010000 	.word	0x40010000
 8004d10:	40010400 	.word	0x40010400
 8004d14:	40014000 	.word	0x40014000
 8004d18:	40014400 	.word	0x40014400
 8004d1c:	40014800 	.word	0x40014800

08004d20 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	4b21      	ldr	r3, [pc, #132]	@ (8004dd0 <TIM_OC5_SetConfig+0xb0>)
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004d60:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	041b      	lsls	r3, r3, #16
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a18      	ldr	r2, [pc, #96]	@ (8004dd4 <TIM_OC5_SetConfig+0xb4>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d00f      	beq.n	8004d96 <TIM_OC5_SetConfig+0x76>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a17      	ldr	r2, [pc, #92]	@ (8004dd8 <TIM_OC5_SetConfig+0xb8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d00b      	beq.n	8004d96 <TIM_OC5_SetConfig+0x76>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a16      	ldr	r2, [pc, #88]	@ (8004ddc <TIM_OC5_SetConfig+0xbc>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d007      	beq.n	8004d96 <TIM_OC5_SetConfig+0x76>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4a15      	ldr	r2, [pc, #84]	@ (8004de0 <TIM_OC5_SetConfig+0xc0>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d003      	beq.n	8004d96 <TIM_OC5_SetConfig+0x76>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a14      	ldr	r2, [pc, #80]	@ (8004de4 <TIM_OC5_SetConfig+0xc4>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d109      	bne.n	8004daa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	021b      	lsls	r3, r3, #8
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	621a      	str	r2, [r3, #32]
}
 8004dc4:	bf00      	nop
 8004dc6:	371c      	adds	r7, #28
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr
 8004dd0:	fffeff8f 	.word	0xfffeff8f
 8004dd4:	40010000 	.word	0x40010000
 8004dd8:	40010400 	.word	0x40010400
 8004ddc:	40014000 	.word	0x40014000
 8004de0:	40014400 	.word	0x40014400
 8004de4:	40014800 	.word	0x40014800

08004de8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b087      	sub	sp, #28
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	4b22      	ldr	r3, [pc, #136]	@ (8004e9c <TIM_OC6_SetConfig+0xb4>)
 8004e14:	4013      	ands	r3, r2
 8004e16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	021b      	lsls	r3, r3, #8
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	051b      	lsls	r3, r3, #20
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a19      	ldr	r2, [pc, #100]	@ (8004ea0 <TIM_OC6_SetConfig+0xb8>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d00f      	beq.n	8004e60 <TIM_OC6_SetConfig+0x78>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a18      	ldr	r2, [pc, #96]	@ (8004ea4 <TIM_OC6_SetConfig+0xbc>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d00b      	beq.n	8004e60 <TIM_OC6_SetConfig+0x78>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a17      	ldr	r2, [pc, #92]	@ (8004ea8 <TIM_OC6_SetConfig+0xc0>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d007      	beq.n	8004e60 <TIM_OC6_SetConfig+0x78>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a16      	ldr	r2, [pc, #88]	@ (8004eac <TIM_OC6_SetConfig+0xc4>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d003      	beq.n	8004e60 <TIM_OC6_SetConfig+0x78>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a15      	ldr	r2, [pc, #84]	@ (8004eb0 <TIM_OC6_SetConfig+0xc8>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d109      	bne.n	8004e74 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	695b      	ldr	r3, [r3, #20]
 8004e6c:	029b      	lsls	r3, r3, #10
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	621a      	str	r2, [r3, #32]
}
 8004e8e:	bf00      	nop
 8004e90:	371c      	adds	r7, #28
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	feff8fff 	.word	0xfeff8fff
 8004ea0:	40010000 	.word	0x40010000
 8004ea4:	40010400 	.word	0x40010400
 8004ea8:	40014000 	.word	0x40014000
 8004eac:	40014400 	.word	0x40014400
 8004eb0:	40014800 	.word	0x40014800

08004eb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	f003 031f 	and.w	r3, r3, #31
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ecc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a1a      	ldr	r2, [r3, #32]
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	43db      	mvns	r3, r3
 8004ed6:	401a      	ands	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6a1a      	ldr	r2, [r3, #32]
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	f003 031f 	and.w	r3, r3, #31
 8004ee6:	6879      	ldr	r1, [r7, #4]
 8004ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8004eec:	431a      	orrs	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	621a      	str	r2, [r3, #32]
}
 8004ef2:	bf00      	nop
 8004ef4:	371c      	adds	r7, #28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
	...

08004f00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d101      	bne.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f14:	2302      	movs	r3, #2
 8004f16:	e06d      	b.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2202      	movs	r2, #2
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a30      	ldr	r2, [pc, #192]	@ (8005000 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d004      	beq.n	8004f4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a2f      	ldr	r2, [pc, #188]	@ (8005004 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d108      	bne.n	8004f5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004f52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a20      	ldr	r2, [pc, #128]	@ (8005000 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d022      	beq.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f8a:	d01d      	beq.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a1d      	ldr	r2, [pc, #116]	@ (8005008 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d018      	beq.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800500c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d013      	beq.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8005010 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00e      	beq.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a15      	ldr	r2, [pc, #84]	@ (8005004 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d009      	beq.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a16      	ldr	r2, [pc, #88]	@ (8005014 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d004      	beq.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a15      	ldr	r2, [pc, #84]	@ (8005018 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d10c      	bne.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68ba      	ldr	r2, [r7, #8]
 8004fe0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3714      	adds	r7, #20
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr
 8005000:	40010000 	.word	0x40010000
 8005004:	40010400 	.word	0x40010400
 8005008:	40000400 	.word	0x40000400
 800500c:	40000800 	.word	0x40000800
 8005010:	40000c00 	.word	0x40000c00
 8005014:	40001800 	.word	0x40001800
 8005018:	40014000 	.word	0x40014000

0800501c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005026:	2300      	movs	r3, #0
 8005028:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005034:	2302      	movs	r3, #2
 8005036:	e065      	b.n	8005104 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	4313      	orrs	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	4313      	orrs	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4313      	orrs	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	695b      	ldr	r3, [r3, #20]
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	041b      	lsls	r3, r3, #16
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a16      	ldr	r2, [pc, #88]	@ (8005110 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d004      	beq.n	80050c6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a14      	ldr	r2, [pc, #80]	@ (8005114 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d115      	bne.n	80050f2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d0:	051b      	lsls	r3, r3, #20
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	69db      	ldr	r3, [r3, #28]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr
 8005110:	40010000 	.word	0x40010000
 8005114:	40010400 	.word	0x40010400

08005118 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e042      	b.n	80051b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005130:	2b00      	cmp	r3, #0
 8005132:	d106      	bne.n	8005142 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f7fb fd21 	bl	8000b84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2224      	movs	r2, #36	@ 0x24
 8005146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f022 0201 	bic.w	r2, r2, #1
 8005158:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515e:	2b00      	cmp	r3, #0
 8005160:	d002      	beq.n	8005168 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fee6 	bl	8005f34 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f000 f97b 	bl	8005464 <UART_SetConfig>
 800516e:	4603      	mov	r3, r0
 8005170:	2b01      	cmp	r3, #1
 8005172:	d101      	bne.n	8005178 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e01b      	b.n	80051b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005186:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689a      	ldr	r2, [r3, #8]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005196:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f042 0201 	orr.w	r2, r2, #1
 80051a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 ff65 	bl	8006078 <UART_CheckIdleState>
 80051ae:	4603      	mov	r3, r0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3708      	adds	r7, #8
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b08a      	sub	sp, #40	@ 0x28
 80051bc:	af02      	add	r7, sp, #8
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	603b      	str	r3, [r7, #0]
 80051c4:	4613      	mov	r3, r2
 80051c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ce:	2b20      	cmp	r3, #32
 80051d0:	d17b      	bne.n	80052ca <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d002      	beq.n	80051de <HAL_UART_Transmit+0x26>
 80051d8:	88fb      	ldrh	r3, [r7, #6]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e074      	b.n	80052cc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2221      	movs	r2, #33	@ 0x21
 80051ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051f2:	f7fb ff09 	bl	8001008 <HAL_GetTick>
 80051f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	88fa      	ldrh	r2, [r7, #6]
 80051fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	88fa      	ldrh	r2, [r7, #6]
 8005204:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005210:	d108      	bne.n	8005224 <HAL_UART_Transmit+0x6c>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d104      	bne.n	8005224 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800521a:	2300      	movs	r3, #0
 800521c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	61bb      	str	r3, [r7, #24]
 8005222:	e003      	b.n	800522c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005228:	2300      	movs	r3, #0
 800522a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800522c:	e030      	b.n	8005290 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2200      	movs	r2, #0
 8005236:	2180      	movs	r1, #128	@ 0x80
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f000 ffc7 	bl	80061cc <UART_WaitOnFlagUntilTimeout>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d005      	beq.n	8005250 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2220      	movs	r2, #32
 8005248:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e03d      	b.n	80052cc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10b      	bne.n	800526e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	461a      	mov	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005264:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	3302      	adds	r3, #2
 800526a:	61bb      	str	r3, [r7, #24]
 800526c:	e007      	b.n	800527e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	781a      	ldrb	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	3301      	adds	r3, #1
 800527c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005284:	b29b      	uxth	r3, r3
 8005286:	3b01      	subs	r3, #1
 8005288:	b29a      	uxth	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005296:	b29b      	uxth	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1c8      	bne.n	800522e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	2200      	movs	r2, #0
 80052a4:	2140      	movs	r1, #64	@ 0x40
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f000 ff90 	bl	80061cc <UART_WaitOnFlagUntilTimeout>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d005      	beq.n	80052be <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e006      	b.n	80052cc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2220      	movs	r2, #32
 80052c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80052c6:	2300      	movs	r3, #0
 80052c8:	e000      	b.n	80052cc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80052ca:	2302      	movs	r3, #2
  }
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3720      	adds	r7, #32
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b08a      	sub	sp, #40	@ 0x28
 80052d8:	af02      	add	r7, sp, #8
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	603b      	str	r3, [r7, #0]
 80052e0:	4613      	mov	r3, r2
 80052e2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052ea:	2b20      	cmp	r3, #32
 80052ec:	f040 80b5 	bne.w	800545a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d002      	beq.n	80052fc <HAL_UART_Receive+0x28>
 80052f6:	88fb      	ldrh	r3, [r7, #6]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d101      	bne.n	8005300 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e0ad      	b.n	800545c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2222      	movs	r2, #34	@ 0x22
 800530c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005316:	f7fb fe77 	bl	8001008 <HAL_GetTick>
 800531a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	88fa      	ldrh	r2, [r7, #6]
 8005320:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	88fa      	ldrh	r2, [r7, #6]
 8005328:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005334:	d10e      	bne.n	8005354 <HAL_UART_Receive+0x80>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d105      	bne.n	800534a <HAL_UART_Receive+0x76>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005344:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005348:	e02d      	b.n	80053a6 <HAL_UART_Receive+0xd2>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	22ff      	movs	r2, #255	@ 0xff
 800534e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005352:	e028      	b.n	80053a6 <HAL_UART_Receive+0xd2>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10d      	bne.n	8005378 <HAL_UART_Receive+0xa4>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d104      	bne.n	800536e <HAL_UART_Receive+0x9a>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	22ff      	movs	r2, #255	@ 0xff
 8005368:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800536c:	e01b      	b.n	80053a6 <HAL_UART_Receive+0xd2>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	227f      	movs	r2, #127	@ 0x7f
 8005372:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005376:	e016      	b.n	80053a6 <HAL_UART_Receive+0xd2>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005380:	d10d      	bne.n	800539e <HAL_UART_Receive+0xca>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d104      	bne.n	8005394 <HAL_UART_Receive+0xc0>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	227f      	movs	r2, #127	@ 0x7f
 800538e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005392:	e008      	b.n	80053a6 <HAL_UART_Receive+0xd2>
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	223f      	movs	r2, #63	@ 0x3f
 8005398:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800539c:	e003      	b.n	80053a6 <HAL_UART_Receive+0xd2>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80053ac:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053b6:	d108      	bne.n	80053ca <HAL_UART_Receive+0xf6>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d104      	bne.n	80053ca <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80053c0:	2300      	movs	r3, #0
 80053c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	61bb      	str	r3, [r7, #24]
 80053c8:	e003      	b.n	80053d2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053ce:	2300      	movs	r3, #0
 80053d0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80053d2:	e036      	b.n	8005442 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	2200      	movs	r2, #0
 80053dc:	2120      	movs	r1, #32
 80053de:	68f8      	ldr	r0, [r7, #12]
 80053e0:	f000 fef4 	bl	80061cc <UART_WaitOnFlagUntilTimeout>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d005      	beq.n	80053f6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2220      	movs	r2, #32
 80053ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e032      	b.n	800545c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10c      	bne.n	8005416 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005402:	b29a      	uxth	r2, r3
 8005404:	8a7b      	ldrh	r3, [r7, #18]
 8005406:	4013      	ands	r3, r2
 8005408:	b29a      	uxth	r2, r3
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	3302      	adds	r3, #2
 8005412:	61bb      	str	r3, [r7, #24]
 8005414:	e00c      	b.n	8005430 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541c:	b2da      	uxtb	r2, r3
 800541e:	8a7b      	ldrh	r3, [r7, #18]
 8005420:	b2db      	uxtb	r3, r3
 8005422:	4013      	ands	r3, r2
 8005424:	b2da      	uxtb	r2, r3
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	3301      	adds	r3, #1
 800542e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005436:	b29b      	uxth	r3, r3
 8005438:	3b01      	subs	r3, #1
 800543a:	b29a      	uxth	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005448:	b29b      	uxth	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1c2      	bne.n	80053d4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2220      	movs	r2, #32
 8005452:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005456:	2300      	movs	r3, #0
 8005458:	e000      	b.n	800545c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800545a:	2302      	movs	r3, #2
  }
}
 800545c:	4618      	mov	r0, r3
 800545e:	3720      	adds	r7, #32
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005468:	b092      	sub	sp, #72	@ 0x48
 800546a:	af00      	add	r7, sp, #0
 800546c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800546e:	2300      	movs	r3, #0
 8005470:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	691b      	ldr	r3, [r3, #16]
 800547c:	431a      	orrs	r2, r3
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	431a      	orrs	r2, r3
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	69db      	ldr	r3, [r3, #28]
 8005488:	4313      	orrs	r3, r2
 800548a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	4bbe      	ldr	r3, [pc, #760]	@ (800578c <UART_SetConfig+0x328>)
 8005494:	4013      	ands	r3, r2
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	6812      	ldr	r2, [r2, #0]
 800549a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800549c:	430b      	orrs	r3, r1
 800549e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	68da      	ldr	r2, [r3, #12]
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4ab3      	ldr	r2, [pc, #716]	@ (8005790 <UART_SetConfig+0x32c>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d004      	beq.n	80054d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054cc:	4313      	orrs	r3, r2
 80054ce:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	689a      	ldr	r2, [r3, #8]
 80054d6:	4baf      	ldr	r3, [pc, #700]	@ (8005794 <UART_SetConfig+0x330>)
 80054d8:	4013      	ands	r3, r2
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	6812      	ldr	r2, [r2, #0]
 80054de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80054e0:	430b      	orrs	r3, r1
 80054e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ea:	f023 010f 	bic.w	r1, r3, #15
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4aa6      	ldr	r2, [pc, #664]	@ (8005798 <UART_SetConfig+0x334>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d177      	bne.n	80055f4 <UART_SetConfig+0x190>
 8005504:	4ba5      	ldr	r3, [pc, #660]	@ (800579c <UART_SetConfig+0x338>)
 8005506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005508:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800550c:	2b28      	cmp	r3, #40	@ 0x28
 800550e:	d86d      	bhi.n	80055ec <UART_SetConfig+0x188>
 8005510:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <UART_SetConfig+0xb4>)
 8005512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005516:	bf00      	nop
 8005518:	080055bd 	.word	0x080055bd
 800551c:	080055ed 	.word	0x080055ed
 8005520:	080055ed 	.word	0x080055ed
 8005524:	080055ed 	.word	0x080055ed
 8005528:	080055ed 	.word	0x080055ed
 800552c:	080055ed 	.word	0x080055ed
 8005530:	080055ed 	.word	0x080055ed
 8005534:	080055ed 	.word	0x080055ed
 8005538:	080055c5 	.word	0x080055c5
 800553c:	080055ed 	.word	0x080055ed
 8005540:	080055ed 	.word	0x080055ed
 8005544:	080055ed 	.word	0x080055ed
 8005548:	080055ed 	.word	0x080055ed
 800554c:	080055ed 	.word	0x080055ed
 8005550:	080055ed 	.word	0x080055ed
 8005554:	080055ed 	.word	0x080055ed
 8005558:	080055cd 	.word	0x080055cd
 800555c:	080055ed 	.word	0x080055ed
 8005560:	080055ed 	.word	0x080055ed
 8005564:	080055ed 	.word	0x080055ed
 8005568:	080055ed 	.word	0x080055ed
 800556c:	080055ed 	.word	0x080055ed
 8005570:	080055ed 	.word	0x080055ed
 8005574:	080055ed 	.word	0x080055ed
 8005578:	080055d5 	.word	0x080055d5
 800557c:	080055ed 	.word	0x080055ed
 8005580:	080055ed 	.word	0x080055ed
 8005584:	080055ed 	.word	0x080055ed
 8005588:	080055ed 	.word	0x080055ed
 800558c:	080055ed 	.word	0x080055ed
 8005590:	080055ed 	.word	0x080055ed
 8005594:	080055ed 	.word	0x080055ed
 8005598:	080055dd 	.word	0x080055dd
 800559c:	080055ed 	.word	0x080055ed
 80055a0:	080055ed 	.word	0x080055ed
 80055a4:	080055ed 	.word	0x080055ed
 80055a8:	080055ed 	.word	0x080055ed
 80055ac:	080055ed 	.word	0x080055ed
 80055b0:	080055ed 	.word	0x080055ed
 80055b4:	080055ed 	.word	0x080055ed
 80055b8:	080055e5 	.word	0x080055e5
 80055bc:	2301      	movs	r3, #1
 80055be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055c2:	e222      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80055c4:	2304      	movs	r3, #4
 80055c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ca:	e21e      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80055cc:	2308      	movs	r3, #8
 80055ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055d2:	e21a      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80055d4:	2310      	movs	r3, #16
 80055d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055da:	e216      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80055dc:	2320      	movs	r3, #32
 80055de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055e2:	e212      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80055e4:	2340      	movs	r3, #64	@ 0x40
 80055e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ea:	e20e      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80055ec:	2380      	movs	r3, #128	@ 0x80
 80055ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055f2:	e20a      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a69      	ldr	r2, [pc, #420]	@ (80057a0 <UART_SetConfig+0x33c>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d130      	bne.n	8005660 <UART_SetConfig+0x1fc>
 80055fe:	4b67      	ldr	r3, [pc, #412]	@ (800579c <UART_SetConfig+0x338>)
 8005600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005602:	f003 0307 	and.w	r3, r3, #7
 8005606:	2b05      	cmp	r3, #5
 8005608:	d826      	bhi.n	8005658 <UART_SetConfig+0x1f4>
 800560a:	a201      	add	r2, pc, #4	@ (adr r2, 8005610 <UART_SetConfig+0x1ac>)
 800560c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005610:	08005629 	.word	0x08005629
 8005614:	08005631 	.word	0x08005631
 8005618:	08005639 	.word	0x08005639
 800561c:	08005641 	.word	0x08005641
 8005620:	08005649 	.word	0x08005649
 8005624:	08005651 	.word	0x08005651
 8005628:	2300      	movs	r3, #0
 800562a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800562e:	e1ec      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005630:	2304      	movs	r3, #4
 8005632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005636:	e1e8      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005638:	2308      	movs	r3, #8
 800563a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800563e:	e1e4      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005640:	2310      	movs	r3, #16
 8005642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005646:	e1e0      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005648:	2320      	movs	r3, #32
 800564a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800564e:	e1dc      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005650:	2340      	movs	r3, #64	@ 0x40
 8005652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005656:	e1d8      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005658:	2380      	movs	r3, #128	@ 0x80
 800565a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800565e:	e1d4      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a4f      	ldr	r2, [pc, #316]	@ (80057a4 <UART_SetConfig+0x340>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d130      	bne.n	80056cc <UART_SetConfig+0x268>
 800566a:	4b4c      	ldr	r3, [pc, #304]	@ (800579c <UART_SetConfig+0x338>)
 800566c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800566e:	f003 0307 	and.w	r3, r3, #7
 8005672:	2b05      	cmp	r3, #5
 8005674:	d826      	bhi.n	80056c4 <UART_SetConfig+0x260>
 8005676:	a201      	add	r2, pc, #4	@ (adr r2, 800567c <UART_SetConfig+0x218>)
 8005678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800567c:	08005695 	.word	0x08005695
 8005680:	0800569d 	.word	0x0800569d
 8005684:	080056a5 	.word	0x080056a5
 8005688:	080056ad 	.word	0x080056ad
 800568c:	080056b5 	.word	0x080056b5
 8005690:	080056bd 	.word	0x080056bd
 8005694:	2300      	movs	r3, #0
 8005696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800569a:	e1b6      	b.n	8005a0a <UART_SetConfig+0x5a6>
 800569c:	2304      	movs	r3, #4
 800569e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056a2:	e1b2      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80056a4:	2308      	movs	r3, #8
 80056a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056aa:	e1ae      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80056ac:	2310      	movs	r3, #16
 80056ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056b2:	e1aa      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80056b4:	2320      	movs	r3, #32
 80056b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ba:	e1a6      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80056bc:	2340      	movs	r3, #64	@ 0x40
 80056be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056c2:	e1a2      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80056c4:	2380      	movs	r3, #128	@ 0x80
 80056c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ca:	e19e      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a35      	ldr	r2, [pc, #212]	@ (80057a8 <UART_SetConfig+0x344>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d130      	bne.n	8005738 <UART_SetConfig+0x2d4>
 80056d6:	4b31      	ldr	r3, [pc, #196]	@ (800579c <UART_SetConfig+0x338>)
 80056d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	2b05      	cmp	r3, #5
 80056e0:	d826      	bhi.n	8005730 <UART_SetConfig+0x2cc>
 80056e2:	a201      	add	r2, pc, #4	@ (adr r2, 80056e8 <UART_SetConfig+0x284>)
 80056e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e8:	08005701 	.word	0x08005701
 80056ec:	08005709 	.word	0x08005709
 80056f0:	08005711 	.word	0x08005711
 80056f4:	08005719 	.word	0x08005719
 80056f8:	08005721 	.word	0x08005721
 80056fc:	08005729 	.word	0x08005729
 8005700:	2300      	movs	r3, #0
 8005702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005706:	e180      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005708:	2304      	movs	r3, #4
 800570a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800570e:	e17c      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005710:	2308      	movs	r3, #8
 8005712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005716:	e178      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005718:	2310      	movs	r3, #16
 800571a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800571e:	e174      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005720:	2320      	movs	r3, #32
 8005722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005726:	e170      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005728:	2340      	movs	r3, #64	@ 0x40
 800572a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800572e:	e16c      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005730:	2380      	movs	r3, #128	@ 0x80
 8005732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005736:	e168      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a1b      	ldr	r2, [pc, #108]	@ (80057ac <UART_SetConfig+0x348>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d142      	bne.n	80057c8 <UART_SetConfig+0x364>
 8005742:	4b16      	ldr	r3, [pc, #88]	@ (800579c <UART_SetConfig+0x338>)
 8005744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005746:	f003 0307 	and.w	r3, r3, #7
 800574a:	2b05      	cmp	r3, #5
 800574c:	d838      	bhi.n	80057c0 <UART_SetConfig+0x35c>
 800574e:	a201      	add	r2, pc, #4	@ (adr r2, 8005754 <UART_SetConfig+0x2f0>)
 8005750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005754:	0800576d 	.word	0x0800576d
 8005758:	08005775 	.word	0x08005775
 800575c:	0800577d 	.word	0x0800577d
 8005760:	08005785 	.word	0x08005785
 8005764:	080057b1 	.word	0x080057b1
 8005768:	080057b9 	.word	0x080057b9
 800576c:	2300      	movs	r3, #0
 800576e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005772:	e14a      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005774:	2304      	movs	r3, #4
 8005776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800577a:	e146      	b.n	8005a0a <UART_SetConfig+0x5a6>
 800577c:	2308      	movs	r3, #8
 800577e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005782:	e142      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005784:	2310      	movs	r3, #16
 8005786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800578a:	e13e      	b.n	8005a0a <UART_SetConfig+0x5a6>
 800578c:	cfff69f3 	.word	0xcfff69f3
 8005790:	58000c00 	.word	0x58000c00
 8005794:	11fff4ff 	.word	0x11fff4ff
 8005798:	40011000 	.word	0x40011000
 800579c:	58024400 	.word	0x58024400
 80057a0:	40004400 	.word	0x40004400
 80057a4:	40004800 	.word	0x40004800
 80057a8:	40004c00 	.word	0x40004c00
 80057ac:	40005000 	.word	0x40005000
 80057b0:	2320      	movs	r3, #32
 80057b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057b6:	e128      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80057b8:	2340      	movs	r3, #64	@ 0x40
 80057ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057be:	e124      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80057c0:	2380      	movs	r3, #128	@ 0x80
 80057c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057c6:	e120      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4acb      	ldr	r2, [pc, #812]	@ (8005afc <UART_SetConfig+0x698>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d176      	bne.n	80058c0 <UART_SetConfig+0x45c>
 80057d2:	4bcb      	ldr	r3, [pc, #812]	@ (8005b00 <UART_SetConfig+0x69c>)
 80057d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057da:	2b28      	cmp	r3, #40	@ 0x28
 80057dc:	d86c      	bhi.n	80058b8 <UART_SetConfig+0x454>
 80057de:	a201      	add	r2, pc, #4	@ (adr r2, 80057e4 <UART_SetConfig+0x380>)
 80057e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e4:	08005889 	.word	0x08005889
 80057e8:	080058b9 	.word	0x080058b9
 80057ec:	080058b9 	.word	0x080058b9
 80057f0:	080058b9 	.word	0x080058b9
 80057f4:	080058b9 	.word	0x080058b9
 80057f8:	080058b9 	.word	0x080058b9
 80057fc:	080058b9 	.word	0x080058b9
 8005800:	080058b9 	.word	0x080058b9
 8005804:	08005891 	.word	0x08005891
 8005808:	080058b9 	.word	0x080058b9
 800580c:	080058b9 	.word	0x080058b9
 8005810:	080058b9 	.word	0x080058b9
 8005814:	080058b9 	.word	0x080058b9
 8005818:	080058b9 	.word	0x080058b9
 800581c:	080058b9 	.word	0x080058b9
 8005820:	080058b9 	.word	0x080058b9
 8005824:	08005899 	.word	0x08005899
 8005828:	080058b9 	.word	0x080058b9
 800582c:	080058b9 	.word	0x080058b9
 8005830:	080058b9 	.word	0x080058b9
 8005834:	080058b9 	.word	0x080058b9
 8005838:	080058b9 	.word	0x080058b9
 800583c:	080058b9 	.word	0x080058b9
 8005840:	080058b9 	.word	0x080058b9
 8005844:	080058a1 	.word	0x080058a1
 8005848:	080058b9 	.word	0x080058b9
 800584c:	080058b9 	.word	0x080058b9
 8005850:	080058b9 	.word	0x080058b9
 8005854:	080058b9 	.word	0x080058b9
 8005858:	080058b9 	.word	0x080058b9
 800585c:	080058b9 	.word	0x080058b9
 8005860:	080058b9 	.word	0x080058b9
 8005864:	080058a9 	.word	0x080058a9
 8005868:	080058b9 	.word	0x080058b9
 800586c:	080058b9 	.word	0x080058b9
 8005870:	080058b9 	.word	0x080058b9
 8005874:	080058b9 	.word	0x080058b9
 8005878:	080058b9 	.word	0x080058b9
 800587c:	080058b9 	.word	0x080058b9
 8005880:	080058b9 	.word	0x080058b9
 8005884:	080058b1 	.word	0x080058b1
 8005888:	2301      	movs	r3, #1
 800588a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800588e:	e0bc      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005890:	2304      	movs	r3, #4
 8005892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005896:	e0b8      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005898:	2308      	movs	r3, #8
 800589a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800589e:	e0b4      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80058a0:	2310      	movs	r3, #16
 80058a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058a6:	e0b0      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80058a8:	2320      	movs	r3, #32
 80058aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058ae:	e0ac      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80058b0:	2340      	movs	r3, #64	@ 0x40
 80058b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058b6:	e0a8      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80058b8:	2380      	movs	r3, #128	@ 0x80
 80058ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058be:	e0a4      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a8f      	ldr	r2, [pc, #572]	@ (8005b04 <UART_SetConfig+0x6a0>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d130      	bne.n	800592c <UART_SetConfig+0x4c8>
 80058ca:	4b8d      	ldr	r3, [pc, #564]	@ (8005b00 <UART_SetConfig+0x69c>)
 80058cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ce:	f003 0307 	and.w	r3, r3, #7
 80058d2:	2b05      	cmp	r3, #5
 80058d4:	d826      	bhi.n	8005924 <UART_SetConfig+0x4c0>
 80058d6:	a201      	add	r2, pc, #4	@ (adr r2, 80058dc <UART_SetConfig+0x478>)
 80058d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058dc:	080058f5 	.word	0x080058f5
 80058e0:	080058fd 	.word	0x080058fd
 80058e4:	08005905 	.word	0x08005905
 80058e8:	0800590d 	.word	0x0800590d
 80058ec:	08005915 	.word	0x08005915
 80058f0:	0800591d 	.word	0x0800591d
 80058f4:	2300      	movs	r3, #0
 80058f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058fa:	e086      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80058fc:	2304      	movs	r3, #4
 80058fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005902:	e082      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005904:	2308      	movs	r3, #8
 8005906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800590a:	e07e      	b.n	8005a0a <UART_SetConfig+0x5a6>
 800590c:	2310      	movs	r3, #16
 800590e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005912:	e07a      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005914:	2320      	movs	r3, #32
 8005916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800591a:	e076      	b.n	8005a0a <UART_SetConfig+0x5a6>
 800591c:	2340      	movs	r3, #64	@ 0x40
 800591e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005922:	e072      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005924:	2380      	movs	r3, #128	@ 0x80
 8005926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800592a:	e06e      	b.n	8005a0a <UART_SetConfig+0x5a6>
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a75      	ldr	r2, [pc, #468]	@ (8005b08 <UART_SetConfig+0x6a4>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d130      	bne.n	8005998 <UART_SetConfig+0x534>
 8005936:	4b72      	ldr	r3, [pc, #456]	@ (8005b00 <UART_SetConfig+0x69c>)
 8005938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800593a:	f003 0307 	and.w	r3, r3, #7
 800593e:	2b05      	cmp	r3, #5
 8005940:	d826      	bhi.n	8005990 <UART_SetConfig+0x52c>
 8005942:	a201      	add	r2, pc, #4	@ (adr r2, 8005948 <UART_SetConfig+0x4e4>)
 8005944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005948:	08005961 	.word	0x08005961
 800594c:	08005969 	.word	0x08005969
 8005950:	08005971 	.word	0x08005971
 8005954:	08005979 	.word	0x08005979
 8005958:	08005981 	.word	0x08005981
 800595c:	08005989 	.word	0x08005989
 8005960:	2300      	movs	r3, #0
 8005962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005966:	e050      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005968:	2304      	movs	r3, #4
 800596a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800596e:	e04c      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005970:	2308      	movs	r3, #8
 8005972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005976:	e048      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005978:	2310      	movs	r3, #16
 800597a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800597e:	e044      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005980:	2320      	movs	r3, #32
 8005982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005986:	e040      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005988:	2340      	movs	r3, #64	@ 0x40
 800598a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800598e:	e03c      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005990:	2380      	movs	r3, #128	@ 0x80
 8005992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005996:	e038      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a5b      	ldr	r2, [pc, #364]	@ (8005b0c <UART_SetConfig+0x6a8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d130      	bne.n	8005a04 <UART_SetConfig+0x5a0>
 80059a2:	4b57      	ldr	r3, [pc, #348]	@ (8005b00 <UART_SetConfig+0x69c>)
 80059a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059a6:	f003 0307 	and.w	r3, r3, #7
 80059aa:	2b05      	cmp	r3, #5
 80059ac:	d826      	bhi.n	80059fc <UART_SetConfig+0x598>
 80059ae:	a201      	add	r2, pc, #4	@ (adr r2, 80059b4 <UART_SetConfig+0x550>)
 80059b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b4:	080059cd 	.word	0x080059cd
 80059b8:	080059d5 	.word	0x080059d5
 80059bc:	080059dd 	.word	0x080059dd
 80059c0:	080059e5 	.word	0x080059e5
 80059c4:	080059ed 	.word	0x080059ed
 80059c8:	080059f5 	.word	0x080059f5
 80059cc:	2302      	movs	r3, #2
 80059ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059d2:	e01a      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80059d4:	2304      	movs	r3, #4
 80059d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059da:	e016      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80059dc:	2308      	movs	r3, #8
 80059de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059e2:	e012      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80059e4:	2310      	movs	r3, #16
 80059e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ea:	e00e      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80059ec:	2320      	movs	r3, #32
 80059ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059f2:	e00a      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80059f4:	2340      	movs	r3, #64	@ 0x40
 80059f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059fa:	e006      	b.n	8005a0a <UART_SetConfig+0x5a6>
 80059fc:	2380      	movs	r3, #128	@ 0x80
 80059fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a02:	e002      	b.n	8005a0a <UART_SetConfig+0x5a6>
 8005a04:	2380      	movs	r3, #128	@ 0x80
 8005a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a3f      	ldr	r2, [pc, #252]	@ (8005b0c <UART_SetConfig+0x6a8>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	f040 80f8 	bne.w	8005c06 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a16:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005a1a:	2b20      	cmp	r3, #32
 8005a1c:	dc46      	bgt.n	8005aac <UART_SetConfig+0x648>
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	f2c0 8082 	blt.w	8005b28 <UART_SetConfig+0x6c4>
 8005a24:	3b02      	subs	r3, #2
 8005a26:	2b1e      	cmp	r3, #30
 8005a28:	d87e      	bhi.n	8005b28 <UART_SetConfig+0x6c4>
 8005a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005a30 <UART_SetConfig+0x5cc>)
 8005a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a30:	08005ab3 	.word	0x08005ab3
 8005a34:	08005b29 	.word	0x08005b29
 8005a38:	08005abb 	.word	0x08005abb
 8005a3c:	08005b29 	.word	0x08005b29
 8005a40:	08005b29 	.word	0x08005b29
 8005a44:	08005b29 	.word	0x08005b29
 8005a48:	08005acb 	.word	0x08005acb
 8005a4c:	08005b29 	.word	0x08005b29
 8005a50:	08005b29 	.word	0x08005b29
 8005a54:	08005b29 	.word	0x08005b29
 8005a58:	08005b29 	.word	0x08005b29
 8005a5c:	08005b29 	.word	0x08005b29
 8005a60:	08005b29 	.word	0x08005b29
 8005a64:	08005b29 	.word	0x08005b29
 8005a68:	08005adb 	.word	0x08005adb
 8005a6c:	08005b29 	.word	0x08005b29
 8005a70:	08005b29 	.word	0x08005b29
 8005a74:	08005b29 	.word	0x08005b29
 8005a78:	08005b29 	.word	0x08005b29
 8005a7c:	08005b29 	.word	0x08005b29
 8005a80:	08005b29 	.word	0x08005b29
 8005a84:	08005b29 	.word	0x08005b29
 8005a88:	08005b29 	.word	0x08005b29
 8005a8c:	08005b29 	.word	0x08005b29
 8005a90:	08005b29 	.word	0x08005b29
 8005a94:	08005b29 	.word	0x08005b29
 8005a98:	08005b29 	.word	0x08005b29
 8005a9c:	08005b29 	.word	0x08005b29
 8005aa0:	08005b29 	.word	0x08005b29
 8005aa4:	08005b29 	.word	0x08005b29
 8005aa8:	08005b1b 	.word	0x08005b1b
 8005aac:	2b40      	cmp	r3, #64	@ 0x40
 8005aae:	d037      	beq.n	8005b20 <UART_SetConfig+0x6bc>
 8005ab0:	e03a      	b.n	8005b28 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005ab2:	f7fd ffed 	bl	8003a90 <HAL_RCCEx_GetD3PCLK1Freq>
 8005ab6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005ab8:	e03c      	b.n	8005b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005aba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fd fffc 	bl	8003abc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ac8:	e034      	b.n	8005b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005aca:	f107 0318 	add.w	r3, r7, #24
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7fe f948 	bl	8003d64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ad8:	e02c      	b.n	8005b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ada:	4b09      	ldr	r3, [pc, #36]	@ (8005b00 <UART_SetConfig+0x69c>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0320 	and.w	r3, r3, #32
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d016      	beq.n	8005b14 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005ae6:	4b06      	ldr	r3, [pc, #24]	@ (8005b00 <UART_SetConfig+0x69c>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	08db      	lsrs	r3, r3, #3
 8005aec:	f003 0303 	and.w	r3, r3, #3
 8005af0:	4a07      	ldr	r2, [pc, #28]	@ (8005b10 <UART_SetConfig+0x6ac>)
 8005af2:	fa22 f303 	lsr.w	r3, r2, r3
 8005af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005af8:	e01c      	b.n	8005b34 <UART_SetConfig+0x6d0>
 8005afa:	bf00      	nop
 8005afc:	40011400 	.word	0x40011400
 8005b00:	58024400 	.word	0x58024400
 8005b04:	40007800 	.word	0x40007800
 8005b08:	40007c00 	.word	0x40007c00
 8005b0c:	58000c00 	.word	0x58000c00
 8005b10:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005b14:	4b9d      	ldr	r3, [pc, #628]	@ (8005d8c <UART_SetConfig+0x928>)
 8005b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b18:	e00c      	b.n	8005b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005b1a:	4b9d      	ldr	r3, [pc, #628]	@ (8005d90 <UART_SetConfig+0x92c>)
 8005b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b1e:	e009      	b.n	8005b34 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b26:	e005      	b.n	8005b34 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005b32:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 81de 	beq.w	8005ef8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b40:	4a94      	ldr	r2, [pc, #592]	@ (8005d94 <UART_SetConfig+0x930>)
 8005b42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b46:	461a      	mov	r2, r3
 8005b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b4e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	4613      	mov	r3, r2
 8005b56:	005b      	lsls	r3, r3, #1
 8005b58:	4413      	add	r3, r2
 8005b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d305      	bcc.n	8005b6c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d903      	bls.n	8005b74 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005b72:	e1c1      	b.n	8005ef8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b76:	2200      	movs	r2, #0
 8005b78:	60bb      	str	r3, [r7, #8]
 8005b7a:	60fa      	str	r2, [r7, #12]
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b80:	4a84      	ldr	r2, [pc, #528]	@ (8005d94 <UART_SetConfig+0x930>)
 8005b82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	2200      	movs	r2, #0
 8005b8a:	603b      	str	r3, [r7, #0]
 8005b8c:	607a      	str	r2, [r7, #4]
 8005b8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b96:	f7fa fb9f 	bl	80002d8 <__aeabi_uldivmod>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	4610      	mov	r0, r2
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	f04f 0200 	mov.w	r2, #0
 8005ba6:	f04f 0300 	mov.w	r3, #0
 8005baa:	020b      	lsls	r3, r1, #8
 8005bac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005bb0:	0202      	lsls	r2, r0, #8
 8005bb2:	6979      	ldr	r1, [r7, #20]
 8005bb4:	6849      	ldr	r1, [r1, #4]
 8005bb6:	0849      	lsrs	r1, r1, #1
 8005bb8:	2000      	movs	r0, #0
 8005bba:	460c      	mov	r4, r1
 8005bbc:	4605      	mov	r5, r0
 8005bbe:	eb12 0804 	adds.w	r8, r2, r4
 8005bc2:	eb43 0905 	adc.w	r9, r3, r5
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	469a      	mov	sl, r3
 8005bce:	4693      	mov	fp, r2
 8005bd0:	4652      	mov	r2, sl
 8005bd2:	465b      	mov	r3, fp
 8005bd4:	4640      	mov	r0, r8
 8005bd6:	4649      	mov	r1, r9
 8005bd8:	f7fa fb7e 	bl	80002d8 <__aeabi_uldivmod>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	460b      	mov	r3, r1
 8005be0:	4613      	mov	r3, r2
 8005be2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bea:	d308      	bcc.n	8005bfe <UART_SetConfig+0x79a>
 8005bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bf2:	d204      	bcs.n	8005bfe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005bfa:	60da      	str	r2, [r3, #12]
 8005bfc:	e17c      	b.n	8005ef8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005c04:	e178      	b.n	8005ef8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c0e:	f040 80c5 	bne.w	8005d9c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005c12:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005c16:	2b20      	cmp	r3, #32
 8005c18:	dc48      	bgt.n	8005cac <UART_SetConfig+0x848>
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	db7b      	blt.n	8005d16 <UART_SetConfig+0x8b2>
 8005c1e:	2b20      	cmp	r3, #32
 8005c20:	d879      	bhi.n	8005d16 <UART_SetConfig+0x8b2>
 8005c22:	a201      	add	r2, pc, #4	@ (adr r2, 8005c28 <UART_SetConfig+0x7c4>)
 8005c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c28:	08005cb3 	.word	0x08005cb3
 8005c2c:	08005cbb 	.word	0x08005cbb
 8005c30:	08005d17 	.word	0x08005d17
 8005c34:	08005d17 	.word	0x08005d17
 8005c38:	08005cc3 	.word	0x08005cc3
 8005c3c:	08005d17 	.word	0x08005d17
 8005c40:	08005d17 	.word	0x08005d17
 8005c44:	08005d17 	.word	0x08005d17
 8005c48:	08005cd3 	.word	0x08005cd3
 8005c4c:	08005d17 	.word	0x08005d17
 8005c50:	08005d17 	.word	0x08005d17
 8005c54:	08005d17 	.word	0x08005d17
 8005c58:	08005d17 	.word	0x08005d17
 8005c5c:	08005d17 	.word	0x08005d17
 8005c60:	08005d17 	.word	0x08005d17
 8005c64:	08005d17 	.word	0x08005d17
 8005c68:	08005ce3 	.word	0x08005ce3
 8005c6c:	08005d17 	.word	0x08005d17
 8005c70:	08005d17 	.word	0x08005d17
 8005c74:	08005d17 	.word	0x08005d17
 8005c78:	08005d17 	.word	0x08005d17
 8005c7c:	08005d17 	.word	0x08005d17
 8005c80:	08005d17 	.word	0x08005d17
 8005c84:	08005d17 	.word	0x08005d17
 8005c88:	08005d17 	.word	0x08005d17
 8005c8c:	08005d17 	.word	0x08005d17
 8005c90:	08005d17 	.word	0x08005d17
 8005c94:	08005d17 	.word	0x08005d17
 8005c98:	08005d17 	.word	0x08005d17
 8005c9c:	08005d17 	.word	0x08005d17
 8005ca0:	08005d17 	.word	0x08005d17
 8005ca4:	08005d17 	.word	0x08005d17
 8005ca8:	08005d09 	.word	0x08005d09
 8005cac:	2b40      	cmp	r3, #64	@ 0x40
 8005cae:	d02e      	beq.n	8005d0e <UART_SetConfig+0x8aa>
 8005cb0:	e031      	b.n	8005d16 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cb2:	f7fc fcb7 	bl	8002624 <HAL_RCC_GetPCLK1Freq>
 8005cb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005cb8:	e033      	b.n	8005d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cba:	f7fc fcc9 	bl	8002650 <HAL_RCC_GetPCLK2Freq>
 8005cbe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005cc0:	e02f      	b.n	8005d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005cc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7fd fef8 	bl	8003abc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cd0:	e027      	b.n	8005d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005cd2:	f107 0318 	add.w	r3, r7, #24
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fe f844 	bl	8003d64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ce0:	e01f      	b.n	8005d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8005d98 <UART_SetConfig+0x934>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0320 	and.w	r3, r3, #32
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d009      	beq.n	8005d02 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005cee:	4b2a      	ldr	r3, [pc, #168]	@ (8005d98 <UART_SetConfig+0x934>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	08db      	lsrs	r3, r3, #3
 8005cf4:	f003 0303 	and.w	r3, r3, #3
 8005cf8:	4a24      	ldr	r2, [pc, #144]	@ (8005d8c <UART_SetConfig+0x928>)
 8005cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8005cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005d00:	e00f      	b.n	8005d22 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005d02:	4b22      	ldr	r3, [pc, #136]	@ (8005d8c <UART_SetConfig+0x928>)
 8005d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d06:	e00c      	b.n	8005d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005d08:	4b21      	ldr	r3, [pc, #132]	@ (8005d90 <UART_SetConfig+0x92c>)
 8005d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d0c:	e009      	b.n	8005d22 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d14:	e005      	b.n	8005d22 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005d16:	2300      	movs	r3, #0
 8005d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005d20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f000 80e7 	beq.w	8005ef8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2e:	4a19      	ldr	r2, [pc, #100]	@ (8005d94 <UART_SetConfig+0x930>)
 8005d30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d34:	461a      	mov	r2, r3
 8005d36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d38:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d3c:	005a      	lsls	r2, r3, #1
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	085b      	lsrs	r3, r3, #1
 8005d44:	441a      	add	r2, r3
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d52:	2b0f      	cmp	r3, #15
 8005d54:	d916      	bls.n	8005d84 <UART_SetConfig+0x920>
 8005d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d5c:	d212      	bcs.n	8005d84 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	f023 030f 	bic.w	r3, r3, #15
 8005d66:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6a:	085b      	lsrs	r3, r3, #1
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005d76:	4313      	orrs	r3, r2
 8005d78:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005d80:	60da      	str	r2, [r3, #12]
 8005d82:	e0b9      	b.n	8005ef8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005d8a:	e0b5      	b.n	8005ef8 <UART_SetConfig+0xa94>
 8005d8c:	03d09000 	.word	0x03d09000
 8005d90:	003d0900 	.word	0x003d0900
 8005d94:	080065fc 	.word	0x080065fc
 8005d98:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d9c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005da0:	2b20      	cmp	r3, #32
 8005da2:	dc49      	bgt.n	8005e38 <UART_SetConfig+0x9d4>
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	db7c      	blt.n	8005ea2 <UART_SetConfig+0xa3e>
 8005da8:	2b20      	cmp	r3, #32
 8005daa:	d87a      	bhi.n	8005ea2 <UART_SetConfig+0xa3e>
 8005dac:	a201      	add	r2, pc, #4	@ (adr r2, 8005db4 <UART_SetConfig+0x950>)
 8005dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db2:	bf00      	nop
 8005db4:	08005e3f 	.word	0x08005e3f
 8005db8:	08005e47 	.word	0x08005e47
 8005dbc:	08005ea3 	.word	0x08005ea3
 8005dc0:	08005ea3 	.word	0x08005ea3
 8005dc4:	08005e4f 	.word	0x08005e4f
 8005dc8:	08005ea3 	.word	0x08005ea3
 8005dcc:	08005ea3 	.word	0x08005ea3
 8005dd0:	08005ea3 	.word	0x08005ea3
 8005dd4:	08005e5f 	.word	0x08005e5f
 8005dd8:	08005ea3 	.word	0x08005ea3
 8005ddc:	08005ea3 	.word	0x08005ea3
 8005de0:	08005ea3 	.word	0x08005ea3
 8005de4:	08005ea3 	.word	0x08005ea3
 8005de8:	08005ea3 	.word	0x08005ea3
 8005dec:	08005ea3 	.word	0x08005ea3
 8005df0:	08005ea3 	.word	0x08005ea3
 8005df4:	08005e6f 	.word	0x08005e6f
 8005df8:	08005ea3 	.word	0x08005ea3
 8005dfc:	08005ea3 	.word	0x08005ea3
 8005e00:	08005ea3 	.word	0x08005ea3
 8005e04:	08005ea3 	.word	0x08005ea3
 8005e08:	08005ea3 	.word	0x08005ea3
 8005e0c:	08005ea3 	.word	0x08005ea3
 8005e10:	08005ea3 	.word	0x08005ea3
 8005e14:	08005ea3 	.word	0x08005ea3
 8005e18:	08005ea3 	.word	0x08005ea3
 8005e1c:	08005ea3 	.word	0x08005ea3
 8005e20:	08005ea3 	.word	0x08005ea3
 8005e24:	08005ea3 	.word	0x08005ea3
 8005e28:	08005ea3 	.word	0x08005ea3
 8005e2c:	08005ea3 	.word	0x08005ea3
 8005e30:	08005ea3 	.word	0x08005ea3
 8005e34:	08005e95 	.word	0x08005e95
 8005e38:	2b40      	cmp	r3, #64	@ 0x40
 8005e3a:	d02e      	beq.n	8005e9a <UART_SetConfig+0xa36>
 8005e3c:	e031      	b.n	8005ea2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e3e:	f7fc fbf1 	bl	8002624 <HAL_RCC_GetPCLK1Freq>
 8005e42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e44:	e033      	b.n	8005eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e46:	f7fc fc03 	bl	8002650 <HAL_RCC_GetPCLK2Freq>
 8005e4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e4c:	e02f      	b.n	8005eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7fd fe32 	bl	8003abc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e5c:	e027      	b.n	8005eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e5e:	f107 0318 	add.w	r3, r7, #24
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7fd ff7e 	bl	8003d64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e6c:	e01f      	b.n	8005eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8005f24 <UART_SetConfig+0xac0>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0320 	and.w	r3, r3, #32
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d009      	beq.n	8005e8e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8005f24 <UART_SetConfig+0xac0>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	08db      	lsrs	r3, r3, #3
 8005e80:	f003 0303 	and.w	r3, r3, #3
 8005e84:	4a28      	ldr	r2, [pc, #160]	@ (8005f28 <UART_SetConfig+0xac4>)
 8005e86:	fa22 f303 	lsr.w	r3, r2, r3
 8005e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005e8c:	e00f      	b.n	8005eae <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005e8e:	4b26      	ldr	r3, [pc, #152]	@ (8005f28 <UART_SetConfig+0xac4>)
 8005e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e92:	e00c      	b.n	8005eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005e94:	4b25      	ldr	r3, [pc, #148]	@ (8005f2c <UART_SetConfig+0xac8>)
 8005e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e98:	e009      	b.n	8005eae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ea0:	e005      	b.n	8005eae <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005eac:	bf00      	nop
    }

    if (pclk != 0U)
 8005eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d021      	beq.n	8005ef8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f30 <UART_SetConfig+0xacc>)
 8005eba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ec2:	fbb3 f2f2 	udiv	r2, r3, r2
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	085b      	lsrs	r3, r3, #1
 8005ecc:	441a      	add	r2, r3
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eda:	2b0f      	cmp	r3, #15
 8005edc:	d909      	bls.n	8005ef2 <UART_SetConfig+0xa8e>
 8005ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ee4:	d205      	bcs.n	8005ef2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	60da      	str	r2, [r3, #12]
 8005ef0:	e002      	b.n	8005ef8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2200      	movs	r2, #0
 8005f12:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005f14:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3748      	adds	r7, #72	@ 0x48
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f22:	bf00      	nop
 8005f24:	58024400 	.word	0x58024400
 8005f28:	03d09000 	.word	0x03d09000
 8005f2c:	003d0900 	.word	0x003d0900
 8005f30:	080065fc 	.word	0x080065fc

08005f34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f40:	f003 0308 	and.w	r3, r3, #8
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00a      	beq.n	8005f5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f62:	f003 0301 	and.w	r3, r3, #1
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00a      	beq.n	8005f80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00a      	beq.n	8005fa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa6:	f003 0304 	and.w	r3, r3, #4
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00a      	beq.n	8005fc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	430a      	orrs	r2, r1
 8005fc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc8:	f003 0310 	and.w	r3, r3, #16
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00a      	beq.n	8005fe6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fea:	f003 0320 	and.w	r3, r3, #32
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00a      	beq.n	8006008 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	430a      	orrs	r2, r1
 8006006:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006010:	2b00      	cmp	r3, #0
 8006012:	d01a      	beq.n	800604a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800602e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006032:	d10a      	bne.n	800604a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800604e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00a      	beq.n	800606c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	605a      	str	r2, [r3, #4]
  }
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b098      	sub	sp, #96	@ 0x60
 800607c:	af02      	add	r7, sp, #8
 800607e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006088:	f7fa ffbe 	bl	8001008 <HAL_GetTick>
 800608c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 0308 	and.w	r3, r3, #8
 8006098:	2b08      	cmp	r3, #8
 800609a:	d12f      	bne.n	80060fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800609c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060a0:	9300      	str	r3, [sp, #0]
 80060a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060a4:	2200      	movs	r2, #0
 80060a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f88e 	bl	80061cc <UART_WaitOnFlagUntilTimeout>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d022      	beq.n	80060fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060be:	e853 3f00 	ldrex	r3, [r3]
 80060c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	461a      	mov	r2, r3
 80060d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80060d6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060dc:	e841 2300 	strex	r3, r2, [r1]
 80060e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80060e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1e6      	bne.n	80060b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2220      	movs	r2, #32
 80060ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e063      	b.n	80061c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0304 	and.w	r3, r3, #4
 8006106:	2b04      	cmp	r3, #4
 8006108:	d149      	bne.n	800619e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800610a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800610e:	9300      	str	r3, [sp, #0]
 8006110:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006112:	2200      	movs	r2, #0
 8006114:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 f857 	bl	80061cc <UART_WaitOnFlagUntilTimeout>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d03c      	beq.n	800619e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612c:	e853 3f00 	ldrex	r3, [r3]
 8006130:	623b      	str	r3, [r7, #32]
   return(result);
 8006132:	6a3b      	ldr	r3, [r7, #32]
 8006134:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006138:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	461a      	mov	r2, r3
 8006140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006142:	633b      	str	r3, [r7, #48]	@ 0x30
 8006144:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006146:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006148:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800614a:	e841 2300 	strex	r3, r2, [r1]
 800614e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1e6      	bne.n	8006124 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	3308      	adds	r3, #8
 800615c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	e853 3f00 	ldrex	r3, [r3]
 8006164:	60fb      	str	r3, [r7, #12]
   return(result);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f023 0301 	bic.w	r3, r3, #1
 800616c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	3308      	adds	r3, #8
 8006174:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006176:	61fa      	str	r2, [r7, #28]
 8006178:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617a:	69b9      	ldr	r1, [r7, #24]
 800617c:	69fa      	ldr	r2, [r7, #28]
 800617e:	e841 2300 	strex	r3, r2, [r1]
 8006182:	617b      	str	r3, [r7, #20]
   return(result);
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d1e5      	bne.n	8006156 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2220      	movs	r2, #32
 800618e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	e012      	b.n	80061c4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2220      	movs	r2, #32
 80061a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3758      	adds	r7, #88	@ 0x58
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	603b      	str	r3, [r7, #0]
 80061d8:	4613      	mov	r3, r2
 80061da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061dc:	e04f      	b.n	800627e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061e4:	d04b      	beq.n	800627e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061e6:	f7fa ff0f 	bl	8001008 <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	69ba      	ldr	r2, [r7, #24]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d302      	bcc.n	80061fc <UART_WaitOnFlagUntilTimeout+0x30>
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d101      	bne.n	8006200 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e04e      	b.n	800629e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0304 	and.w	r3, r3, #4
 800620a:	2b00      	cmp	r3, #0
 800620c:	d037      	beq.n	800627e <UART_WaitOnFlagUntilTimeout+0xb2>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b80      	cmp	r3, #128	@ 0x80
 8006212:	d034      	beq.n	800627e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	2b40      	cmp	r3, #64	@ 0x40
 8006218:	d031      	beq.n	800627e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69db      	ldr	r3, [r3, #28]
 8006220:	f003 0308 	and.w	r3, r3, #8
 8006224:	2b08      	cmp	r3, #8
 8006226:	d110      	bne.n	800624a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2208      	movs	r2, #8
 800622e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f000 f839 	bl	80062a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2208      	movs	r2, #8
 800623a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e029      	b.n	800629e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	69db      	ldr	r3, [r3, #28]
 8006250:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006254:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006258:	d111      	bne.n	800627e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006262:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f000 f81f 	bl	80062a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2220      	movs	r2, #32
 800626e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e00f      	b.n	800629e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	69da      	ldr	r2, [r3, #28]
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	4013      	ands	r3, r2
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	429a      	cmp	r2, r3
 800628c:	bf0c      	ite	eq
 800628e:	2301      	moveq	r3, #1
 8006290:	2300      	movne	r3, #0
 8006292:	b2db      	uxtb	r3, r3
 8006294:	461a      	mov	r2, r3
 8006296:	79fb      	ldrb	r3, [r7, #7]
 8006298:	429a      	cmp	r2, r3
 800629a:	d0a0      	beq.n	80061de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
	...

080062a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b095      	sub	sp, #84	@ 0x54
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062b8:	e853 3f00 	ldrex	r3, [r3]
 80062bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	461a      	mov	r2, r3
 80062cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80062d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062d6:	e841 2300 	strex	r3, r2, [r1]
 80062da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1e6      	bne.n	80062b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	3308      	adds	r3, #8
 80062e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	e853 3f00 	ldrex	r3, [r3]
 80062f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80062f2:	69fa      	ldr	r2, [r7, #28]
 80062f4:	4b1e      	ldr	r3, [pc, #120]	@ (8006370 <UART_EndRxTransfer+0xc8>)
 80062f6:	4013      	ands	r3, r2
 80062f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	3308      	adds	r3, #8
 8006300:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006302:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006304:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006308:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800630a:	e841 2300 	strex	r3, r2, [r1]
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1e5      	bne.n	80062e2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800631a:	2b01      	cmp	r3, #1
 800631c:	d118      	bne.n	8006350 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	60bb      	str	r3, [r7, #8]
   return(result);
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	f023 0310 	bic.w	r3, r3, #16
 8006332:	647b      	str	r3, [r7, #68]	@ 0x44
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	461a      	mov	r2, r3
 800633a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800633c:	61bb      	str	r3, [r7, #24]
 800633e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006340:	6979      	ldr	r1, [r7, #20]
 8006342:	69ba      	ldr	r2, [r7, #24]
 8006344:	e841 2300 	strex	r3, r2, [r1]
 8006348:	613b      	str	r3, [r7, #16]
   return(result);
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1e6      	bne.n	800631e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2220      	movs	r2, #32
 8006354:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006364:	bf00      	nop
 8006366:	3754      	adds	r7, #84	@ 0x54
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr
 8006370:	effffffe 	.word	0xeffffffe

08006374 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006382:	2b01      	cmp	r3, #1
 8006384:	d101      	bne.n	800638a <HAL_UARTEx_DisableFifoMode+0x16>
 8006386:	2302      	movs	r3, #2
 8006388:	e027      	b.n	80063da <HAL_UARTEx_DisableFifoMode+0x66>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2224      	movs	r2, #36	@ 0x24
 8006396:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 0201 	bic.w	r2, r2, #1
 80063b0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80063b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2220      	movs	r2, #32
 80063cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3714      	adds	r7, #20
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr

080063e6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b084      	sub	sp, #16
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
 80063ee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d101      	bne.n	80063fe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80063fa:	2302      	movs	r3, #2
 80063fc:	e02d      	b.n	800645a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2224      	movs	r2, #36	@ 0x24
 800640a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f022 0201 	bic.w	r2, r2, #1
 8006424:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f850 	bl	80064e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2220      	movs	r2, #32
 800644c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b084      	sub	sp, #16
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
 800646a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006472:	2b01      	cmp	r3, #1
 8006474:	d101      	bne.n	800647a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006476:	2302      	movs	r3, #2
 8006478:	e02d      	b.n	80064d6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2224      	movs	r2, #36	@ 0x24
 8006486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f022 0201 	bic.w	r2, r2, #1
 80064a0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 f812 	bl	80064e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2220      	movs	r2, #32
 80064c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064d4:	2300      	movs	r3, #0
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3710      	adds	r7, #16
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
	...

080064e0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d108      	bne.n	8006502 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006500:	e031      	b.n	8006566 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006502:	2310      	movs	r3, #16
 8006504:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006506:	2310      	movs	r3, #16
 8006508:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	0e5b      	lsrs	r3, r3, #25
 8006512:	b2db      	uxtb	r3, r3
 8006514:	f003 0307 	and.w	r3, r3, #7
 8006518:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	0f5b      	lsrs	r3, r3, #29
 8006522:	b2db      	uxtb	r3, r3
 8006524:	f003 0307 	and.w	r3, r3, #7
 8006528:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800652a:	7bbb      	ldrb	r3, [r7, #14]
 800652c:	7b3a      	ldrb	r2, [r7, #12]
 800652e:	4911      	ldr	r1, [pc, #68]	@ (8006574 <UARTEx_SetNbDataToProcess+0x94>)
 8006530:	5c8a      	ldrb	r2, [r1, r2]
 8006532:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006536:	7b3a      	ldrb	r2, [r7, #12]
 8006538:	490f      	ldr	r1, [pc, #60]	@ (8006578 <UARTEx_SetNbDataToProcess+0x98>)
 800653a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800653c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006540:	b29a      	uxth	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006548:	7bfb      	ldrb	r3, [r7, #15]
 800654a:	7b7a      	ldrb	r2, [r7, #13]
 800654c:	4909      	ldr	r1, [pc, #36]	@ (8006574 <UARTEx_SetNbDataToProcess+0x94>)
 800654e:	5c8a      	ldrb	r2, [r1, r2]
 8006550:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006554:	7b7a      	ldrb	r2, [r7, #13]
 8006556:	4908      	ldr	r1, [pc, #32]	@ (8006578 <UARTEx_SetNbDataToProcess+0x98>)
 8006558:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800655a:	fb93 f3f2 	sdiv	r3, r3, r2
 800655e:	b29a      	uxth	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006566:	bf00      	nop
 8006568:	3714      	adds	r7, #20
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	08006614 	.word	0x08006614
 8006578:	0800661c 	.word	0x0800661c

0800657c <memset>:
 800657c:	4402      	add	r2, r0
 800657e:	4603      	mov	r3, r0
 8006580:	4293      	cmp	r3, r2
 8006582:	d100      	bne.n	8006586 <memset+0xa>
 8006584:	4770      	bx	lr
 8006586:	f803 1b01 	strb.w	r1, [r3], #1
 800658a:	e7f9      	b.n	8006580 <memset+0x4>

0800658c <__libc_init_array>:
 800658c:	b570      	push	{r4, r5, r6, lr}
 800658e:	4d0d      	ldr	r5, [pc, #52]	@ (80065c4 <__libc_init_array+0x38>)
 8006590:	4c0d      	ldr	r4, [pc, #52]	@ (80065c8 <__libc_init_array+0x3c>)
 8006592:	1b64      	subs	r4, r4, r5
 8006594:	10a4      	asrs	r4, r4, #2
 8006596:	2600      	movs	r6, #0
 8006598:	42a6      	cmp	r6, r4
 800659a:	d109      	bne.n	80065b0 <__libc_init_array+0x24>
 800659c:	4d0b      	ldr	r5, [pc, #44]	@ (80065cc <__libc_init_array+0x40>)
 800659e:	4c0c      	ldr	r4, [pc, #48]	@ (80065d0 <__libc_init_array+0x44>)
 80065a0:	f000 f818 	bl	80065d4 <_init>
 80065a4:	1b64      	subs	r4, r4, r5
 80065a6:	10a4      	asrs	r4, r4, #2
 80065a8:	2600      	movs	r6, #0
 80065aa:	42a6      	cmp	r6, r4
 80065ac:	d105      	bne.n	80065ba <__libc_init_array+0x2e>
 80065ae:	bd70      	pop	{r4, r5, r6, pc}
 80065b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80065b4:	4798      	blx	r3
 80065b6:	3601      	adds	r6, #1
 80065b8:	e7ee      	b.n	8006598 <__libc_init_array+0xc>
 80065ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80065be:	4798      	blx	r3
 80065c0:	3601      	adds	r6, #1
 80065c2:	e7f2      	b.n	80065aa <__libc_init_array+0x1e>
 80065c4:	0800662c 	.word	0x0800662c
 80065c8:	0800662c 	.word	0x0800662c
 80065cc:	0800662c 	.word	0x0800662c
 80065d0:	08006630 	.word	0x08006630

080065d4 <_init>:
 80065d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065d6:	bf00      	nop
 80065d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065da:	bc08      	pop	{r3}
 80065dc:	469e      	mov	lr, r3
 80065de:	4770      	bx	lr

080065e0 <_fini>:
 80065e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e2:	bf00      	nop
 80065e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065e6:	bc08      	pop	{r3}
 80065e8:	469e      	mov	lr, r3
 80065ea:	4770      	bx	lr
