#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep  1 10:25:44 2020
# Process ID: 19696
# Current directory: /home/hahaha/riscv/aquila_soc_0901
# Command line: vivado aquila_soc.xpr
# Log file: /home/hahaha/riscv/aquila_soc_0901/vivado.log
# Journal file: /home/hahaha/riscv/aquila_soc_0901/vivado.jou
#-----------------------------------------------------------
start_gui
open_project aquila_soc.xpr
INFO: [Project 1-313] Project file moved from 'R:/aquila_soc' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'aquila_soc_axi_uartlite_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'aquila_soc_smartconnect_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'aquila_soc_rst_mig_7series_0_200M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'aquila_soc_mig_7series_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'aquila_soc_aquila_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files', nor could it be found using path '/home/hahaha/riscv/aquila_soc_0901/R:/aquila_soc/aquila_soc.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'aquila_soc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
aquila_soc_rst_mig_7series_0_200M_0
aquila_soc_smartconnect_0_0
aquila_soc_mig_7series_0_0
aquila_soc_axi_uartlite_0_0

INFO: [Project 1-230] Project 'aquila_soc.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6533.660 ; gain = 181.113 ; free physical = 3217 ; free virtual = 13430
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {aquila_soc_axi_uartlite_0_0 aquila_soc_smartconnect_0_0 aquila_soc_rst_mig_7series_0_200M_0 aquila_soc_mig_7series_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_200M
Adding cell -- xilinx.com:user:aquila:1.0 - aquila_0
Successfully read diagram <aquila_soc> from BD file </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd>
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 21 to revision 22
WARNING: [#UNDEF] Invalid mode register(mrCasLatency) value '6' 
WARNING: [#UNDEF] Invalid mode register2 (mr2CasWriteLatency) value '5' 
WARNING: [#UNDEF] Invalid mode register(mrCasLatency) value '6' 
WARNING: [#UNDEF] Invalid mode register2 (mr2CasWriteLatency) value '5' 
INFO: [IP_Flow 19-1972] Upgraded aquila_soc_mig_7series_0_0 from Memory Interface Generator (MIG 7 Series) 4.1 to Memory Interface Generator (MIG 7 Series) 4.2
WARNING: [#UNDEF] Invalid mode register(mrCasLatency) value '6' 
WARNING: [#UNDEF] Invalid mode register2 (mr2CasWriteLatency) value '5' 
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_rst_mig_7series_0_200M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_smartconnect_0_0 (AXI SmartConnect 1.0) from revision 9 to revision 10
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [BD 41-2124] The block design file </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ui/bd_efe0b241.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 7002.789 ; gain = 255.750 ; free physical = 2571 ; free virtual = 12975
export_ip_user_files -of_objects [get_ips {aquila_soc_axi_uartlite_0_0 aquila_soc_smartconnect_0_0 aquila_soc_rst_mig_7series_0_200M_0 aquila_soc_mig_7series_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
WARNING: [#UNDEF] Invalid mode register(mrCasLatency) value '6' 
WARNING: [#UNDEF] Invalid mode register2 (mr2CasWriteLatency) value '5' 
WARNING: [#UNDEF] Invalid mode register(mrCasLatency) value '6' 
WARNING: [#UNDEF] Invalid mode register2 (mr2CasWriteLatency) value '5' 
WARNING: [#UNDEF] Invalid mode register(mrCasLatency) value '6' 
WARNING: [#UNDEF] Invalid mode register2 (mr2CasWriteLatency) value '5' 
WARNING: [#UNDEF] Invalid mode register(mrCasLatency) value '6' 
WARNING: [#UNDEF] Invalid mode register2 (mr2CasWriteLatency) value '5' 
WARNING: [#UNDEF] Invalid mode register(mrCasLatency) value '6' 
WARNING: [#UNDEF] Invalid mode register2 (mr2CasWriteLatency) value '5' 
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 7463.395 ; gain = 348.551 ; free physical = 2083 ; free virtual = 12505
catch { config_ip_cache -export [get_ips -all aquila_soc_mig_7series_0_0] }
catch { config_ip_cache -export [get_ips -all aquila_soc_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all aquila_soc_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all aquila_soc_rst_mig_7series_0_200M_0] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 {aquila_soc_aquila_0_1_synth_1 aquila_soc_mig_7series_0_0_synth_1 aquila_soc_axi_uartlite_0_0_synth_1 aquila_soc_smartconnect_0_0_synth_1 aquila_soc_rst_mig_7series_0_200M_0_synth_1}
[Tue Sep  1 10:27:31 2020] Launched aquila_soc_aquila_0_1_synth_1, aquila_soc_mig_7series_0_0_synth_1, aquila_soc_axi_uartlite_0_0_synth_1, aquila_soc_smartconnect_0_0_synth_1, aquila_soc_rst_mig_7series_0_200M_0_synth_1...
Run output will be captured here:
aquila_soc_aquila_0_1_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
aquila_soc_mig_7series_0_0_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_mig_7series_0_0_synth_1/runme.log
aquila_soc_axi_uartlite_0_0_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_axi_uartlite_0_0_synth_1/runme.log
aquila_soc_smartconnect_0_0_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_smartconnect_0_0_synth_1/runme.log
aquila_soc_rst_mig_7series_0_200M_0_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_rst_mig_7series_0_200M_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Sep  1 13:48:37 2020] Launched synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/synth_1/runme.log
[Tue Sep  1 13:48:37 2020] Launched impl_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8509.109 ; gain = 0.000 ; free physical = 2433 ; free virtual = 11108
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/impl_1/aquila_soc_wrapper.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8509.109 ; gain = 0.000 ; free physical = 2571 ; free virtual = 11246
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A0274DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A0274DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7k325t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A0274DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0274DA
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  1 14:04:45 2020...
