0000              1   
                 -1   $MODDE0CV
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER 0 - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER 0 - HIGH BYTE
0000             24   DPL1   DATA  084H  ;DATA POINTER 1 - LOW BYTE
0000             25   DPH1   DATA  085H  ;DATA POINTER 1 - HIGH BYTE
0000             26   DPS    DATA  086H  ;DATA POINTER SELECT. DPH1, DPL1 active when DPS.0=1
0000             27   PCON   DATA  087H  ;POWER CONTROL
0000             28   TCON   DATA  088H  ;TIMER CONTROL
0000             29   TMOD   DATA  089H  ;TIMER MODE
0000             30   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             31   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             32   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             33   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             34   P1     DATA  090H  ;PORT 1
0000             35   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             36   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             37   P2     DATA  0A0H  ;PORT 2
0000             38   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             39   P3     DATA  0B0H  ;PORT 3
0000             40   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             41   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             42   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             43   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             44   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             45   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             46   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             47   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             48   ACC    DATA  0E0H  ;ACCUMULATOR
0000             49   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             50   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             51   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             52   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             53   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             54   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             55   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             56   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             57   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             58   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             59   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             60   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             61   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             62   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             63   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             64   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             65   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             66   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             67   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             68   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             69   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             70   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             71   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             72   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             73   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             74   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             75   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             76   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             77   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             78   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             79   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             80   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             81   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             82   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             83   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             84   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             85   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             86   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             87   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             88   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             89   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             90   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             91   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             92   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             93   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             94   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             95   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             96   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             97   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             98   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             99   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000            100   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000            101   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000            102   
0000            103   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            104   ; we have the following extra registers:
0000            105   
0000            106   HEX0   DATA  091H ; Zero turns the segment on
0000            107   HEX1   DATA  092H ; 
0000            108   HEX2   DATA  093H ; 
0000            109   HEX3   DATA  094H ; 
0000            110   HEX4   DATA  08EH ;
0000            111   HEX5   DATA  08FH ;
0000            112   HEX6   DATA  096H ;
0000            113   HEX7   DATA  097H ;
0000            114   
0000            115   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            116   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            117   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            118   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            119   
0000            120   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            121   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            122   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            123   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            124   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            125   SWB    DATA  095H ; Switches SW8 to SW15
0000            126   SWC    DATA  09EH ; Switches SW16 and SW17
0000            127   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            128   
0000            129   LCD_CMD   DATA 0D8H ;
0000            130   LCD_DATA  DATA 0D9H ;
0000            131   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            132   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            133   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            134   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            135   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            136   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            137   
0000            138   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            139   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            140   ; bit 1: FL_WE_N
0000            141   ; bit 2: FL_OE_N
0000            142   ; bit 3: FL_CE_N
0000            143   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            144   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            145   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            146   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            147   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            148   
0000              3   
0000              4   org 0h
0000 020036       5   ljmp start
0003              6   
0003              7   ;interrupt dictionary
0003              8   org 3h ;external interrupt 0
0003 32           9   reti
000B             10   org 0bh ; timer 0 interrupt
000B 020077      11   ljmp COUNT
0013             12   org 13h ;ex interrupt 1
0013 32          13   reti
001B             14   org 1bh ;t1 interrupt
001B 32          15   reti
0023             16   org 23h ;serial port interrupt
0023 32          17   reti
002B             18   org 2bh ;t2 interrupt
002B 32          19   reti
002C             20            
002C             21   ;lookup tables
002C             22   T_7SEG:
002C 40792430    23            DB 40H, 79H, 24H, 30H, 19H
     19
0031 12027800    24            DB 12H, 02H, 78H, 00H, 10H 
     10
0036             25            
0036             26   start:
0036             27   ;initalize the registers in bank 1 that will count
0036             28   ;mov r2, #0
0036             29   
0036 75E800      30   mov LEDRA, #0
0039 759500      31   mov LEDRB, #0
003C             32   
003C 75817F      33   mov sp, #7fh ;!!!!remember to initalize stack pointer!!
003F 90002C      34   mov dptr, #T_7SEG
0042 E9          35   mov a, r1
0043 93          36   movc a, @dptr+a
0044 F591        37   mov HEX0, a
0046 EF          38   mov a, r7
0047 93          39   movc a, @dptr+a 
0048 F592        40   mov HEX1, a
004A             41   
004A C0D0        42   push psw
004C 75D008      43   mov psw, #00001000b
004F 7800        44   mov R0, #0
0051 7900        45   mov R1, #0
0053 7A05        46   mov R2, #5
0055 7B08        47   mov R3, #8
0057 7C01        48   mov R4, #1
0059 7D02        49   mov R5, #2
005B D0D0        50   pop psw
005D             51   
005D             52   ;enable timer 0
005D             53   
005D E589        54   mov a, TMOD
005F 54F0        55   anl a, #11110000B ;1111 0000 which clears timer 0 without affecting timer 1
0061 4401        56   orl a, #00000001b; mode 1
0063 F589        57   mov TMOD, A
0065 C28C        58   clr TR0;reset timer
0067 758C26      59   mov TH0, #high(9981); THIS IS THE INTERUPT RATE!
006A 758AFD      60   mov TL0, #low(9981)
006D C28D        61   clr TF0;clear timer flag
006F D28C        62   setb TR0; enable timer0
0071 D2A9        63   setb ET0 ;enable timer 0 interrupt
0073 D2AF        64   setb EA; enable all interrupts
0075             65   
0075             66   forever:
0075 80FE        67   jmp forever
0077             68   
0077             69   ;the counting ISR
0077             70   count:
0077 C0D0        71   push psw
0079 C0E0        72   push acc
007B 75D008      73   mov psw, #00001000b ; select bank 1
007E 0F          74   inc r7
007F BF014F      75   cjne r7, #1, wait ; chage this to 50 for 1 second timing
0082 7F00        76   mov r7, #0 ; reset r2
0084             77   
0084             78   ;if the number in register 1 is 9, then make it zero and increment high
0084 B90922      79   cjne R1, #9, inclow
0087 7900        80   mov r1, #0
0089 B8051A      81   cjne R0, #5, inchigh;check if it is 99, if so make high 0 as well
008C 7800        82   mov r0, #0
008E BB091E      83   cjne R3, #9, inclowMins
0091 7B00        84   mov r3, #0
0093 BA0516      85   cjne R2, #5, inchighMins
0096 7A00        86   mov r2, #0
0098 BD021A      87   cjne R5, #2, inclowHrs
009B 7D00        88   mov r5, #0
009D BC0112      89   cjne R4, #1, inchighHrs
00A0 7C00        90   mov r4, #0
00A2 7D01        91   mov r5, #1
00A4             92   
00A4 8010        93   sjmp display
00A6             94   inchigh:
00A6 08          95   inc r0
00A7 800D        96   sjmp display
00A9             97   inclow:
00A9 09          98   inc r1
00AA 800A        99   sjmp display
00AC            100   inchighMins:
00AC 0A         101   inc r2
00AD 8007       102   sjmp display
00AF            103   inclowMins:
00AF 0B         104   inc r3
00B0 8004       105   sjmp display
00B2            106   inchighHrs:
00B2 0C         107   inc r4
00B3 8001       108   sjmp display
00B5            109   inclowHrs:
00B5 0D         110   inc r5
00B6            111   
00B6            112   display:
00B6 90002C     113   mov dptr, #T_7SEG
00B9            114   
00B9 E9         115   mov a, r1
00BA 93         116   movc a, @dptr+a
00BB F591       117   mov HEX0, a
00BD            118   
00BD E8         119   mov a, r0
00BE 93         120   movc a, @dptr+a 
00BF F592       121   mov HEX1, a
00C1            122   
00C1 EB         123   mov a, r3
00C2 93         124   movc a, @dptr+a 
00C3 F593       125   mov HEX2, a
00C5            126   
00C5 EA         127   mov a, r2
00C6 93         128   movc a, @dptr+a 
00C7 F594       129   mov HEX3, a
00C9            130   
00C9 ED         131   mov a, r5
00CA 93         132   movc a, @dptr+a 
00CB F58E       133   mov HEX4, a
00CD            134   
00CD EC         135   mov a, r4
00CE 93         136   movc a, @dptr+a 
00CF F58F       137   mov HEX5, a
00D1            138   
00D1            139   wait:
00D1 D0E0       140   pop acc
00D3 D0D0       141   pop psw ;pulls the original psw from the previous push
00D5 32         142   reti
00D6            143   
00D6            144   
00D6            145   
00D6            146   
00D6            147   
00D6            148   
00D6            149   
00D6            150   
00D6            151   
00D6            152   
00D6            153   
00D6            154   
00D6            155   
00D6            156   
00D6            157   
00D6            158   
00D6            159   
00D6            160   
00D6            161   
00D6            162   
00D6            163   
00D6            164   
00D6            165   
00D6            166   
00D6            167   
00D6            168   
00D6            169   
00D6            170   
00D6            171   
00D6            172   
00D6            173   
00D6            174   
00D6            175   
00D6            176   
00D6            177   
00D6            178   
00D6            179   
00D6            180   
00D6            181   
00D6            182   
00D6            183   
00D6            184   
00D6            185   
00D6            186   
00D6            187   
00D6            188   
00D6            189   
00D6            190   
00D6            191   
00D6            192   
00D6            193   
00D6            194   
00D6            195   
00D6            196   
00D6            197   
00D6            198   
00D6            199   
00D6            200   
00D6            201   
00D6            202   
00D6            203   
00D6            204   
00D6            205   
00D6            206   
00D6            207   
00D6            208   
00D6            209   
00D6            210   
00D6            211   
00D6            212   
00D6            213   
00D6            214   
00D6            215   
00D6            216   
00D6            217   
00D6            218   
00D6            219   
00D6            220   
00D6            221   
00D6            222   
00D6            223   
00D6            224   
00D6            225   
00D6            226   
00D6            227   
00D6            228   
00D6            229   
00D6            230   
00D6            231   
00D6            232   
00D6            233   
00D6            234   
00D6            235   
00D6            236   
00D6            237   
00D6            238   
00D6            239   
00D6            240   
00D6            241   
00D6            242   
00D6            243   
00D6            244   
00D6            245   
00D6            246   
00D6            247   
00D6            248   
00D6            249   
00D6            250   
00D6            251   
00D6            252   
00D6            253   
00D6            254   
00D6            255   
00D6            256   
00D6            257   
00D6            258   
00D6            259   
00D6            260   
00D6            261   
00D6            262   
00D6            263   
00D6            264   
00D6            265   
00D6            266   
00D6            267   
00D6            268   
00D6            269   
00D6            270   
