Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dde93e2770984043a16b0365ec55a364 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q4_test_behav xil_defaultlib.Q4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2572] too many parameters for module instance UUT [C:/Users/89277/Desktop/ve270_hw5/project_4/project_4.srcs/sim_1/new/Q4_test.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hw4
Compiling module xil_defaultlib.Q4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Q4_test_behav
