INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_02/before/instantiating/instantiating.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_02/before/instantiating/instantiating.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_02/before/instantiating/instantiating.srcs/sim_1/new/sim_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_02/before/instantiating/instantiating.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
