// Seed: 1462956813
module module_0 (
    output uwire id_0
    , id_5,
    input  tri   id_1,
    input  tri0  id_2,
    input  wand  id_3
);
  assign id_5[1'b0] = id_1;
  wire id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input wand id_7,
    output supply1 id_8,
    output wand id_9,
    input wire id_10,
    output tri1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_1,
      id_7
  );
endmodule
