<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>
defines: 
time_elapsed: 1.588s
ram usage: 42000 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5ax5jdsk/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:2</a>: No timescale set for &#34;TEST&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:12</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:2</a>: Compile module &#34;work@TEST&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:12</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:19</a>: Compile generate block &#34;work@main.DRV[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:19</a>: Compile generate block &#34;work@main.DRV[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:19</a>: Compile generate block &#34;work@main.DRV[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:19</a>: Compile generate block &#34;work@main.DRV[3]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v:12</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp5ax5jdsk/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_TEST
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp5ax5jdsk/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp5ax5jdsk/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@TEST, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>, line:2, parent:work@main
   |vpiDefName:work@TEST
   |vpiFullName:work@TEST
   |vpiPort:
   \_port: (OE), line:4
     |vpiName:OE
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (OE), line:4
         |vpiName:OE
         |vpiFullName:work@TEST.OE
   |vpiPort:
   \_port: (Q), line:5
     |vpiName:Q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Q), line:5
         |vpiName:Q
         |vpiFullName:work@TEST.Q
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_operation: , line:8
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (OE), line:8
         |vpiName:OE
         |vpiFullName:work@TEST.OE
       |vpiOperand:
       \_ref_obj: (ME), line:8
         |vpiName:ME
         |vpiFullName:work@TEST.ME
       |vpiOperand:
       \_constant: , line:8
         |vpiConstType:3
         |vpiDecompile:4&#39;d0
         |BIN:4&#39;d0
     |vpiLhs:
     \_ref_obj: (Q), line:8
       |vpiName:Q
       |vpiFullName:work@TEST.Q
       |vpiActual:
       \_logic_net: (Q), line:5
   |vpiNet:
   \_logic_net: (OE), line:4
   |vpiNet:
   \_logic_net: (Q), line:5
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (ME), line:3
       |vpiName:ME
   |vpiParameter:
   \_parameter: (ME), line:3
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>, line:12, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:24
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:25
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (OE), line:25
           |vpiName:OE
           |vpiFullName:work@main.OE
         |vpiRhs:
         \_constant: , line:25
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:26
         |#1
       |vpiStmt:
       \_for_stmt: , line:27
         |vpiFullName:work@main
         |vpiCondition:
         \_operation: , line:27
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (idx), line:27
             |vpiName:idx
             |vpiFullName:work@main.idx
           |vpiOperand:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_unsupported_expr: , line:2
             |STRING:module TEST

           |vpiLhs:
           \_logic_var: (@@BAD_SYMBOL@@), line:27
             |vpiName:@@BAD_SYMBOL@@
             |vpiFullName:work@main.@@BAD_SYMBOL@@
         |vpiForIncStmt:
         \_operation: , line:27
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (idx), line:27
             |vpiName:idx
         |vpiStmt:
         \_begin: , line:27
           |vpiFullName:work@main
           |vpiStmt:
           \_if_stmt: , line:28
             |vpiCondition:
             \_operation: , line:28
               |vpiOpType:17
               |vpiOperand:
               \_bit_select: (Q), line:28
                 |vpiName:Q
                 |vpiFullName:work@main.Q
                 |vpiIndex:
                 \_ref_obj: (idx), line:28
                   |vpiName:idx
               |vpiOperand:
               \_part_select: , line:28, parent:idx
                 |vpiConstantSelect:1
                 |vpiParent:
                 \_ref_obj: (idx)
                 |vpiLeftRange:
                 \_constant: , line:28
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
                 |vpiRightRange:
                 \_constant: , line:28
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
             |vpiStmt:
             \_begin: , line:28
               |vpiFullName:work@main
               |vpiStmt:
               \_sys_func_call: ($display), line:29
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:29
                   |vpiConstType:6
                   |vpiDecompile:&#34;FAILED -- Q[%0d] === %b&#34;
                   |vpiSize:25
                   |STRING:&#34;FAILED -- Q[%0d] === %b&#34;
                 |vpiArgument:
                 \_ref_obj: (idx), line:29
                   |vpiName:idx
                 |vpiArgument:
                 \_bit_select: (Q), line:29
                   |vpiName:Q
                   |vpiIndex:
                   \_ref_obj: (idx), line:29
                     |vpiName:idx
               |vpiStmt:
               \_sys_func_call: ($finish), line:30
                 |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:33
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:33
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (OE), line:14
     |vpiName:OE
     |vpiFullName:work@main.OE
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (Q), line:15
     |vpiName:Q
     |vpiFullName:work@main.Q
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (idx), line:23
     |vpiName:idx
     |vpiFullName:work@main.idx
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>, line:12
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiGenScopeArray:
   \_gen_scope_array: (DRV[0]), line:19, parent:work@main
     |vpiName:DRV[0]
     |vpiFullName:work@main.DRV[0]
     |vpiGenScope:
     \_gen_scope: , parent:DRV[0]
       |vpiFullName:work@main.DRV[0]
       |vpiModule:
       \_module: work@TEST (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>, line:20
         |vpiDefName:work@TEST
         |vpiName:dut
         |vpiFullName:work@main.DRV[0].dut
         |vpiPort:
         \_port: (OE), line:4, parent:dut
           |vpiName:OE
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (OE), line:20
             |vpiName:OE
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (OE), line:4, parent:dut
               |vpiName:OE
               |vpiFullName:work@main.DRV[0].dut.OE
         |vpiPort:
         \_port: (Q), line:5, parent:dut
           |vpiName:Q
           |vpiDirection:2
           |vpiHighConn:
           \_ref_obj: (Q), line:20
             |vpiName:Q
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (Q), line:5, parent:dut
               |vpiName:Q
               |vpiFullName:work@main.DRV[0].dut.Q
               |vpiNetType:1
               |vpiRange:
               \_range: , line:5
                 |vpiLeftRange:
                 \_constant: , line:5
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
                 |vpiRightRange:
                 \_constant: , line:5
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiNet:
         \_logic_net: (OE), line:4, parent:dut
         |vpiNet:
         \_logic_net: (Q), line:5, parent:dut
         |vpiParameter:
         \_parameter: (ME), line:20
           |vpiName:ME
           |INT:0
       |vpiParameter:
       \_parameter: (gidx), line:19
         |vpiName:gidx
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (DRV[1]), line:19, parent:work@main
     |vpiName:DRV[1]
     |vpiFullName:work@main.DRV[1]
     |vpiGenScope:
     \_gen_scope: , parent:DRV[1]
       |vpiFullName:work@main.DRV[1]
       |vpiModule:
       \_module: work@TEST (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>, line:20
         |vpiDefName:work@TEST
         |vpiName:dut
         |vpiFullName:work@main.DRV[1].dut
         |vpiPort:
         \_port: (OE), line:4, parent:dut
           |vpiName:OE
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (OE), line:20
             |vpiName:OE
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (OE), line:4, parent:dut
               |vpiName:OE
               |vpiFullName:work@main.DRV[1].dut.OE
         |vpiPort:
         \_port: (Q), line:5, parent:dut
           |vpiName:Q
           |vpiDirection:2
           |vpiHighConn:
           \_ref_obj: (Q), line:20
             |vpiName:Q
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (Q), line:5, parent:dut
               |vpiName:Q
               |vpiFullName:work@main.DRV[1].dut.Q
               |vpiNetType:1
               |vpiRange:
               \_range: , line:5
                 |vpiLeftRange:
                 \_constant: , line:5
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
                 |vpiRightRange:
                 \_constant: , line:5
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiNet:
         \_logic_net: (OE), line:4, parent:dut
         |vpiNet:
         \_logic_net: (Q), line:5, parent:dut
         |vpiParameter:
         \_parameter: (ME), line:20
           |vpiName:ME
           |INT:1
       |vpiParameter:
       \_parameter: (gidx), line:19
         |vpiName:gidx
         |INT:1
   |vpiGenScopeArray:
   \_gen_scope_array: (DRV[2]), line:19, parent:work@main
     |vpiName:DRV[2]
     |vpiFullName:work@main.DRV[2]
     |vpiGenScope:
     \_gen_scope: , parent:DRV[2]
       |vpiFullName:work@main.DRV[2]
       |vpiModule:
       \_module: work@TEST (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>, line:20
         |vpiDefName:work@TEST
         |vpiName:dut
         |vpiFullName:work@main.DRV[2].dut
         |vpiPort:
         \_port: (OE), line:4, parent:dut
           |vpiName:OE
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (OE), line:20
             |vpiName:OE
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (OE), line:4, parent:dut
               |vpiName:OE
               |vpiFullName:work@main.DRV[2].dut.OE
         |vpiPort:
         \_port: (Q), line:5, parent:dut
           |vpiName:Q
           |vpiDirection:2
           |vpiHighConn:
           \_ref_obj: (Q), line:20
             |vpiName:Q
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (Q), line:5, parent:dut
               |vpiName:Q
               |vpiFullName:work@main.DRV[2].dut.Q
               |vpiNetType:1
               |vpiRange:
               \_range: , line:5
                 |vpiLeftRange:
                 \_constant: , line:5
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
                 |vpiRightRange:
                 \_constant: , line:5
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiNet:
         \_logic_net: (OE), line:4, parent:dut
         |vpiNet:
         \_logic_net: (Q), line:5, parent:dut
         |vpiParameter:
         \_parameter: (ME), line:20
           |vpiName:ME
           |INT:2
       |vpiParameter:
       \_parameter: (gidx), line:19
         |vpiName:gidx
         |INT:2
   |vpiGenScopeArray:
   \_gen_scope_array: (DRV[3]), line:19, parent:work@main
     |vpiName:DRV[3]
     |vpiFullName:work@main.DRV[3]
     |vpiGenScope:
     \_gen_scope: , parent:DRV[3]
       |vpiFullName:work@main.DRV[3]
       |vpiModule:
       \_module: work@TEST (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_wire2.v</a>, line:20
         |vpiDefName:work@TEST
         |vpiName:dut
         |vpiFullName:work@main.DRV[3].dut
         |vpiPort:
         \_port: (OE), line:4, parent:dut
           |vpiName:OE
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (OE), line:20
             |vpiName:OE
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (OE), line:4, parent:dut
               |vpiName:OE
               |vpiFullName:work@main.DRV[3].dut.OE
         |vpiPort:
         \_port: (Q), line:5, parent:dut
           |vpiName:Q
           |vpiDirection:2
           |vpiHighConn:
           \_ref_obj: (Q), line:20
             |vpiName:Q
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (Q), line:5, parent:dut
               |vpiName:Q
               |vpiFullName:work@main.DRV[3].dut.Q
               |vpiNetType:1
               |vpiRange:
               \_range: , line:5
                 |vpiLeftRange:
                 \_constant: , line:5
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
                 |vpiRightRange:
                 \_constant: , line:5
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiNet:
         \_logic_net: (OE), line:4, parent:dut
         |vpiNet:
         \_logic_net: (Q), line:5, parent:dut
         |vpiParameter:
         \_parameter: (ME), line:20
           |vpiName:ME
           |INT:3
       |vpiParameter:
       \_parameter: (gidx), line:19
         |vpiName:gidx
         |INT:3
   |vpiNet:
   \_logic_net: (OE), line:14, parent:work@main
     |vpiName:OE
     |vpiFullName:work@main.OE
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (idx), line:23, parent:work@main
     |vpiName:idx
     |vpiFullName:work@main.idx
   |vpiArrayNet:
   \_array_net: (Q), line:15, parent:work@main
     |vpiName:Q
     |vpiFullName:work@main.Q
     |vpiNet:
     \_logic_net: , parent:Q
       |vpiFullName:work@main.Q
       |vpiNetType:36
       |vpiRange:
       \_range: , line:15
         |vpiLeftRange:
         \_constant: , line:15
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:15
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:15
       |vpiLeftRange:
       \_constant: , line:15
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:15
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \DRV[0] of type 133
Object:  of type 134
Object: \gidx of type 41
Object: \DRV[1] of type 133
Object:  of type 134
Object: \gidx of type 41
Object: \DRV[2] of type 133
Object:  of type 134
Object: \gidx of type 41
Object: \DRV[3] of type 133
Object:  of type 134
Object: \gidx of type 41
Object: \OE of type 36
Object: \idx of type 36
Object: \Q of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_TEST of type 32
Object: \OE of type 44
Object: \Q of type 44
Object:  of type 8
Object: \Q of type 608
Object: \Q of type 36
Object:  of type 39
Object: \OE of type 608
Object: \ME of type 608
Object:  of type 7
Object: \ME of type 41
Object:  of type 40
Object: \ME of type 41
Object:  of type 7
Object: \OE of type 36
Object: \Q of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \OE of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>