
mc-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f48  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b4  080070d8  080070d8  000080d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800798c  0800798c  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800798c  0800798c  0000898c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007994  08007994  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007994  08007994  00008994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007998  08007998  00008998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800799c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009064  2**0
                  CONTENTS
 10 .bss          00000658  20000064  20000064  00009064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006bc  200006bc  00009064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011d2c  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cba  00000000  00000000  0001adc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a8  00000000  00000000  0001da80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d0f  00000000  00000000  0001eb28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016788  00000000  00000000  00041837  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cef8c  00000000  00000000  00057fbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00126f4b  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00000cf4  00000000  00000000  00126f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004a08  00000000  00000000  00127c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  0012c68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070c0 	.word	0x080070c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	080070c0 	.word	0x080070c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO_1
*/
void MX_GPIO_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	@ 0x28
 80005a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a2:	f107 0314 	add.w	r3, r7, #20
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	613b      	str	r3, [r7, #16]
 80005b6:	4b25      	ldr	r3, [pc, #148]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	4a24      	ldr	r2, [pc, #144]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c2:	4b22      	ldr	r3, [pc, #136]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005ca:	613b      	str	r3, [r7, #16]
 80005cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	60fb      	str	r3, [r7, #12]
 80005d2:	4b1e      	ldr	r3, [pc, #120]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d6:	4a1d      	ldr	r2, [pc, #116]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005d8:	f043 0310 	orr.w	r3, r3, #16
 80005dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005de:	4b1b      	ldr	r3, [pc, #108]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e2:	f003 0310 	and.w	r3, r3, #16
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	2300      	movs	r3, #0
 80005ec:	60bb      	str	r3, [r7, #8]
 80005ee:	4b17      	ldr	r3, [pc, #92]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f2:	4a16      	ldr	r2, [pc, #88]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fa:	4b14      	ldr	r3, [pc, #80]	@ (800064c <MX_GPIO_Init+0xb0>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000606:	2300      	movs	r3, #0
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	4b10      	ldr	r3, [pc, #64]	@ (800064c <MX_GPIO_Init+0xb0>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060e:	4a0f      	ldr	r2, [pc, #60]	@ (800064c <MX_GPIO_Init+0xb0>)
 8000610:	f043 0302 	orr.w	r3, r3, #2
 8000614:	6313      	str	r3, [r2, #48]	@ 0x30
 8000616:	4b0d      	ldr	r3, [pc, #52]	@ (800064c <MX_GPIO_Init+0xb0>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	f003 0302 	and.w	r3, r3, #2
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000622:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000628:	2302      	movs	r3, #2
 800062a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062c:	2300      	movs	r3, #0
 800062e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000630:	2300      	movs	r3, #0
 8000632:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000634:	2300      	movs	r3, #0
 8000636:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000638:	f107 0314 	add.w	r3, r7, #20
 800063c:	4619      	mov	r1, r3
 800063e:	4804      	ldr	r0, [pc, #16]	@ (8000650 <MX_GPIO_Init+0xb4>)
 8000640:	f001 fb5a 	bl	8001cf8 <HAL_GPIO_Init>

}
 8000644:	bf00      	nop
 8000646:	3728      	adds	r7, #40	@ 0x28
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40023800 	.word	0x40023800
 8000650:	40020000 	.word	0x40020000

08000654 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000658:	4b12      	ldr	r3, [pc, #72]	@ (80006a4 <MX_I2C1_Init+0x50>)
 800065a:	4a13      	ldr	r2, [pc, #76]	@ (80006a8 <MX_I2C1_Init+0x54>)
 800065c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800065e:	4b11      	ldr	r3, [pc, #68]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000660:	4a12      	ldr	r2, [pc, #72]	@ (80006ac <MX_I2C1_Init+0x58>)
 8000662:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000664:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800066a:	4b0e      	ldr	r3, [pc, #56]	@ (80006a4 <MX_I2C1_Init+0x50>)
 800066c:	2200      	movs	r2, #0
 800066e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000670:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000672:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000676:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000678:	4b0a      	ldr	r3, [pc, #40]	@ (80006a4 <MX_I2C1_Init+0x50>)
 800067a:	2200      	movs	r2, #0
 800067c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800067e:	4b09      	ldr	r3, [pc, #36]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000684:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800068a:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <MX_I2C1_Init+0x50>)
 800068c:	2200      	movs	r2, #0
 800068e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000690:	4804      	ldr	r0, [pc, #16]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000692:	f001 fccd 	bl	8002030 <HAL_I2C_Init>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800069c:	f000 fc36 	bl	8000f0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000080 	.word	0x20000080
 80006a8:	40005400 	.word	0x40005400
 80006ac:	00061a80 	.word	0x00061a80

080006b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08a      	sub	sp, #40	@ 0x28
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b8:	f107 0314 	add.w	r3, r7, #20
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	609a      	str	r2, [r3, #8]
 80006c4:	60da      	str	r2, [r3, #12]
 80006c6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a21      	ldr	r2, [pc, #132]	@ (8000754 <HAL_I2C_MspInit+0xa4>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d13c      	bne.n	800074c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
 80006d6:	4b20      	ldr	r3, [pc, #128]	@ (8000758 <HAL_I2C_MspInit+0xa8>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	4a1f      	ldr	r2, [pc, #124]	@ (8000758 <HAL_I2C_MspInit+0xa8>)
 80006dc:	f043 0302 	orr.w	r3, r3, #2
 80006e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000758 <HAL_I2C_MspInit+0xa8>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	f003 0302 	and.w	r3, r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80006f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006f4:	2312      	movs	r3, #18
 80006f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f8:	2301      	movs	r3, #1
 80006fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006fc:	2303      	movs	r3, #3
 80006fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000700:	2304      	movs	r3, #4
 8000702:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	4814      	ldr	r0, [pc, #80]	@ (800075c <HAL_I2C_MspInit+0xac>)
 800070c:	f001 faf4 	bl	8001cf8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000710:	2300      	movs	r3, #0
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <HAL_I2C_MspInit+0xa8>)
 8000716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000718:	4a0f      	ldr	r2, [pc, #60]	@ (8000758 <HAL_I2C_MspInit+0xa8>)
 800071a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800071e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000720:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <HAL_I2C_MspInit+0xa8>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000724:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800072c:	2200      	movs	r2, #0
 800072e:	2100      	movs	r1, #0
 8000730:	201f      	movs	r0, #31
 8000732:	f001 fa7a 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000736:	201f      	movs	r0, #31
 8000738:	f001 fa93 	bl	8001c62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800073c:	2200      	movs	r2, #0
 800073e:	2100      	movs	r1, #0
 8000740:	2020      	movs	r0, #32
 8000742:	f001 fa72 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000746:	2020      	movs	r0, #32
 8000748:	f001 fa8b 	bl	8001c62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800074c:	bf00      	nop
 800074e:	3728      	adds	r7, #40	@ 0x28
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40005400 	.word	0x40005400
 8000758:	40023800 	.word	0x40023800
 800075c:	40020400 	.word	0x40020400

08000760 <kb_init>:
#include "kb.h"
#include "pca9538.h"
#include "main.h"

HAL_StatusTypeDef kb_init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret = HAL_OK;
 8000766:	2300      	movs	r3, #0
 8000768:	71fb      	strb	r3, [r7, #7]
    uint8_t buf;

    // POLARITY_INVERSION = 0
    buf = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	71bb      	strb	r3, [r7, #6]
    ret = PCA9538_Write_Register(KBRD_ADDR, POLARITY_INVERSION, &buf);
 800076e:	1dbb      	adds	r3, r7, #6
 8000770:	461a      	mov	r2, r3
 8000772:	2102      	movs	r1, #2
 8000774:	20e2      	movs	r0, #226	@ 0xe2
 8000776:	f000 fe67 	bl	8001448 <PCA9538_Write_Register>
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <kb_init+0x28>
        return ret;
 8000784:	79fb      	ldrb	r3, [r7, #7]
 8000786:	e00f      	b.n	80007a8 <kb_init+0x48>
    }

    // OUTPUT_PORT = 0
    buf = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	71bb      	strb	r3, [r7, #6]
    ret = PCA9538_Write_Register(KBRD_ADDR, OUTPUT_PORT, &buf);
 800078c:	1dbb      	adds	r3, r7, #6
 800078e:	461a      	mov	r2, r3
 8000790:	2101      	movs	r1, #1
 8000792:	20e2      	movs	r0, #226	@ 0xe2
 8000794:	f000 fe58 	bl	8001448 <PCA9538_Write_Register>
 8000798:	4603      	mov	r3, r0
 800079a:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <kb_init+0x46>
        return ret;
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	e000      	b.n	80007a8 <kb_init+0x48>
    }

    return HAL_OK;
 80007a6:	2300      	movs	r3, #0
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <kb_check_row>:

uint8_t kb_check_row(uint8_t row_mask)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	71fb      	strb	r3, [r7, #7]
    uint8_t key = 0x00;
 80007ba:	2300      	movs	r3, #0
 80007bc:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef ret;
    uint8_t buf;
    uint8_t kbd_in;

    ret = kb_init();
 80007be:	f7ff ffcf 	bl	8000760 <kb_init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 80007c6:	7bbb      	ldrb	r3, [r7, #14]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <kb_check_row+0x20>
        return 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	e040      	b.n	8000852 <kb_check_row+0xa2>
    }

    buf = row_mask;
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	733b      	strb	r3, [r7, #12]
    ret = PCA9538_Write_Register(KBRD_ADDR, CONFIG, &buf);
 80007d4:	f107 030c 	add.w	r3, r7, #12
 80007d8:	461a      	mov	r2, r3
 80007da:	2103      	movs	r1, #3
 80007dc:	20e2      	movs	r0, #226	@ 0xe2
 80007de:	f000 fe33 	bl	8001448 <PCA9538_Write_Register>
 80007e2:	4603      	mov	r3, r0
 80007e4:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 80007e6:	7bbb      	ldrb	r3, [r7, #14]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <kb_check_row+0x40>
        return 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	e030      	b.n	8000852 <kb_check_row+0xa2>
    }

    ret = PCA9538_Read_Inputs(KBRD_ADDR, &buf);
 80007f0:	f107 030c 	add.w	r3, r7, #12
 80007f4:	4619      	mov	r1, r3
 80007f6:	20e2      	movs	r0, #226	@ 0xe2
 80007f8:	f000 fe46 	bl	8001488 <PCA9538_Read_Inputs>
 80007fc:	4603      	mov	r3, r0
 80007fe:	73bb      	strb	r3, [r7, #14]
    if (ret != HAL_OK) {
 8000800:	7bbb      	ldrb	r3, [r7, #14]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <kb_check_row+0x5a>
        return 0;
 8000806:	2300      	movs	r3, #0
 8000808:	e023      	b.n	8000852 <kb_check_row+0xa2>
    }

    kbd_in = (uint8_t)(buf & 0x70);
 800080a:	7b3b      	ldrb	r3, [r7, #12]
 800080c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000810:	737b      	strb	r3, [r7, #13]
    if (kbd_in == 0x70) return 0;
 8000812:	7b7b      	ldrb	r3, [r7, #13]
 8000814:	2b70      	cmp	r3, #112	@ 0x70
 8000816:	d101      	bne.n	800081c <kb_check_row+0x6c>
 8000818:	2300      	movs	r3, #0
 800081a:	e01a      	b.n	8000852 <kb_check_row+0xa2>

    if (!(kbd_in & 0x10)) key = 1;
 800081c:	7b7b      	ldrb	r3, [r7, #13]
 800081e:	f003 0310 	and.w	r3, r3, #16
 8000822:	2b00      	cmp	r3, #0
 8000824:	d102      	bne.n	800082c <kb_check_row+0x7c>
 8000826:	2301      	movs	r3, #1
 8000828:	73fb      	strb	r3, [r7, #15]
 800082a:	e011      	b.n	8000850 <kb_check_row+0xa0>
    else if (!(kbd_in & 0x20)) key = 2;
 800082c:	7b7b      	ldrb	r3, [r7, #13]
 800082e:	f003 0320 	and.w	r3, r3, #32
 8000832:	2b00      	cmp	r3, #0
 8000834:	d102      	bne.n	800083c <kb_check_row+0x8c>
 8000836:	2302      	movs	r3, #2
 8000838:	73fb      	strb	r3, [r7, #15]
 800083a:	e009      	b.n	8000850 <kb_check_row+0xa0>
    else if (!(kbd_in & 0x40)) key = 3;
 800083c:	7b7b      	ldrb	r3, [r7, #13]
 800083e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000842:	2b00      	cmp	r3, #0
 8000844:	d102      	bne.n	800084c <kb_check_row+0x9c>
 8000846:	2303      	movs	r3, #3
 8000848:	73fb      	strb	r3, [r7, #15]
 800084a:	e001      	b.n	8000850 <kb_check_row+0xa0>
    else key = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	73fb      	strb	r3, [r7, #15]

    return key;
 8000850:	7bfb      	ldrb	r3, [r7, #15]
}
 8000852:	4618      	mov	r0, r3
 8000854:	3710      	adds	r7, #16
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <kb_get_key>:

uint8_t kb_get_key(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
    const uint8_t rows[4] = { ROW1, ROW2, ROW3, ROW4 };
 8000862:	4b17      	ldr	r3, [pc, #92]	@ (80008c0 <kb_get_key+0x64>)
 8000864:	603b      	str	r3, [r7, #0]

    for (int i = 0; i < 4; i++) {
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	e021      	b.n	80008b0 <kb_get_key+0x54>
    	for (int j = 0; j < 50; ++j) {
 800086c:	2300      	movs	r3, #0
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	e018      	b.n	80008a4 <kb_get_key+0x48>
    		uint8_t k = kb_check_row(rows[i]);
 8000872:	463a      	mov	r2, r7
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	4413      	add	r3, r2
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	4618      	mov	r0, r3
 800087c:	f7ff ff98 	bl	80007b0 <kb_check_row>
 8000880:	4603      	mov	r3, r0
 8000882:	71fb      	strb	r3, [r7, #7]
    		if (k != 0) return 3 * i + k;
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d009      	beq.n	800089e <kb_get_key+0x42>
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	b2db      	uxtb	r3, r3
 800088e:	461a      	mov	r2, r3
 8000890:	0052      	lsls	r2, r2, #1
 8000892:	4413      	add	r3, r2
 8000894:	b2da      	uxtb	r2, r3
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	4413      	add	r3, r2
 800089a:	b2db      	uxtb	r3, r3
 800089c:	e00c      	b.n	80008b8 <kb_get_key+0x5c>
    	for (int j = 0; j < 50; ++j) {
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	3301      	adds	r3, #1
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	2b31      	cmp	r3, #49	@ 0x31
 80008a8:	dde3      	ble.n	8000872 <kb_get_key+0x16>
    for (int i = 0; i < 4; i++) {
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	3301      	adds	r3, #1
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	2b03      	cmp	r3, #3
 80008b4:	ddda      	ble.n	800086c <kb_get_key+0x10>
    	}
    }
    return 0;
 80008b6:	2300      	movs	r3, #0
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3710      	adds	r7, #16
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	f7fbfdfe 	.word	0xf7fbfdfe

080008c4 <kb_get_symb>:

char kb_get_symb(void)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
	const char symb[13] = {0, '1', '2', '3', '4', '5', '6', '7', '8', '9', '*', '0', '#'};
 80008ca:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <kb_get_symb+0x28>)
 80008cc:	463c      	mov	r4, r7
 80008ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008d0:	c407      	stmia	r4!, {r0, r1, r2}
 80008d2:	7023      	strb	r3, [r4, #0]
	return symb[kb_get_key()];
 80008d4:	f7ff ffc2 	bl	800085c <kb_get_key>
 80008d8:	4603      	mov	r3, r0
 80008da:	3310      	adds	r3, #16
 80008dc:	443b      	add	r3, r7
 80008de:	f813 3c10 	ldrb.w	r3, [r3, #-16]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3714      	adds	r7, #20
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd90      	pop	{r4, r7, pc}
 80008ea:	bf00      	nop
 80008ec:	080070d8 	.word	0x080070d8

080008f0 <i64toa>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char *i64toa(int64_t v, char *buf)
{
 80008f0:	b5b0      	push	{r4, r5, r7, lr}
 80008f2:	b08c      	sub	sp, #48	@ 0x30
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80008fa:	607a      	str	r2, [r7, #4]
    char *p = buf;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint64_t x;

    if (v < 0) {
 8000900:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000904:	2b00      	cmp	r3, #0
 8000906:	da0d      	bge.n	8000924 <i64toa+0x34>
        *p++ = '-';
 8000908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800090a:	1c5a      	adds	r2, r3, #1
 800090c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800090e:	222d      	movs	r2, #45	@ 0x2d
 8000910:	701a      	strb	r2, [r3, #0]
        x = -v;
 8000912:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000916:	2100      	movs	r1, #0
 8000918:	4254      	negs	r4, r2
 800091a:	eb61 0503 	sbc.w	r5, r1, r3
 800091e:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8000922:	e003      	b.n	800092c <i64toa+0x3c>
    } else {
        x = v;
 8000924:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000928:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }

    char *start = p;
 800092c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800092e:	617b      	str	r3, [r7, #20]
    do {
        *p++ = (x % 10) + '0';
 8000930:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000934:	f04f 020a 	mov.w	r2, #10
 8000938:	f04f 0300 	mov.w	r3, #0
 800093c:	f7ff fc98 	bl	8000270 <__aeabi_uldivmod>
 8000940:	b2d2      	uxtb	r2, r2
 8000942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000944:	1c59      	adds	r1, r3, #1
 8000946:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8000948:	3230      	adds	r2, #48	@ 0x30
 800094a:	b2d2      	uxtb	r2, r2
 800094c:	701a      	strb	r2, [r3, #0]
        x /= 10;
 800094e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000952:	f04f 020a 	mov.w	r2, #10
 8000956:	f04f 0300 	mov.w	r3, #0
 800095a:	f7ff fc89 	bl	8000270 <__aeabi_uldivmod>
 800095e:	4602      	mov	r2, r0
 8000960:	460b      	mov	r3, r1
 8000962:	e9c7 2308 	strd	r2, r3, [r7, #32]
    } while (x);
 8000966:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800096a:	4313      	orrs	r3, r2
 800096c:	d1e0      	bne.n	8000930 <i64toa+0x40>

    *p = '\0';
 800096e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000970:	2200      	movs	r2, #0
 8000972:	701a      	strb	r2, [r3, #0]

    for (char *l = start, *r = p - 1; l < r; l++, r--) {
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	61fb      	str	r3, [r7, #28]
 8000978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800097a:	3b01      	subs	r3, #1
 800097c:	61bb      	str	r3, [r7, #24]
 800097e:	e00f      	b.n	80009a0 <i64toa+0xb0>
        char t = *l; *l = *r; *r = t;
 8000980:	69fb      	ldr	r3, [r7, #28]
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	74fb      	strb	r3, [r7, #19]
 8000986:	69bb      	ldr	r3, [r7, #24]
 8000988:	781a      	ldrb	r2, [r3, #0]
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	701a      	strb	r2, [r3, #0]
 800098e:	69bb      	ldr	r3, [r7, #24]
 8000990:	7cfa      	ldrb	r2, [r7, #19]
 8000992:	701a      	strb	r2, [r3, #0]
    for (char *l = start, *r = p - 1; l < r; l++, r--) {
 8000994:	69fb      	ldr	r3, [r7, #28]
 8000996:	3301      	adds	r3, #1
 8000998:	61fb      	str	r3, [r7, #28]
 800099a:	69bb      	ldr	r3, [r7, #24]
 800099c:	3b01      	subs	r3, #1
 800099e:	61bb      	str	r3, [r7, #24]
 80009a0:	69fa      	ldr	r2, [r7, #28]
 80009a2:	69bb      	ldr	r3, [r7, #24]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d3eb      	bcc.n	8000980 <i64toa+0x90>
    }

    return buf;
 80009a8:	687b      	ldr	r3, [r7, #4]
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3730      	adds	r7, #48	@ 0x30
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080009b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80009b8:	b0ae      	sub	sp, #184	@ 0xb8
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009bc:	f000 ffc4 	bl	8001948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c0:	f000 fa36 	bl	8000e30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c4:	f7ff fdea 	bl	800059c <MX_GPIO_Init>
  MX_I2C1_Init();
 80009c8:	f7ff fe44 	bl	8000654 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80009cc:	f000 ff20 	bl	8001810 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80009d0:	f000 fe20 	bl	8001614 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	init_music();
 80009d4:	f000 faa0 	bl	8000f18 <init_music>
    oled_Init();
 80009d8:	f000 fb38 	bl	800104c <oled_Init>

    oled_Fill(1);
 80009dc:	2001      	movs	r0, #1
 80009de:	f000 fba1 	bl	8001124 <oled_Fill>
    oled_SetCursor(10, 5);
 80009e2:	2105      	movs	r1, #5
 80009e4:	200a      	movs	r0, #10
 80009e6:	f000 fcf7 	bl	80013d8 <oled_SetCursor>
    oled_WriteString("Calculator", Font_7x10, 0);
 80009ea:	4ac8      	ldr	r2, [pc, #800]	@ (8000d0c <main+0x358>)
 80009ec:	2300      	movs	r3, #0
 80009ee:	ca06      	ldmia	r2, {r1, r2}
 80009f0:	48c7      	ldr	r0, [pc, #796]	@ (8000d10 <main+0x35c>)
 80009f2:	f000 fccb 	bl	800138c <oled_WriteString>
    oled_SetCursor(10, 25);
 80009f6:	2119      	movs	r1, #25
 80009f8:	200a      	movs	r0, #10
 80009fa:	f000 fced 	bl	80013d8 <oled_SetCursor>
    oled_WriteString("SDK-1.1", Font_7x10, 0);
 80009fe:	4ac3      	ldr	r2, [pc, #780]	@ (8000d0c <main+0x358>)
 8000a00:	2300      	movs	r3, #0
 8000a02:	ca06      	ldmia	r2, {r1, r2}
 8000a04:	48c3      	ldr	r0, [pc, #780]	@ (8000d14 <main+0x360>)
 8000a06:	f000 fcc1 	bl	800138c <oled_WriteString>
    oled_SetCursor(10, 45);
 8000a0a:	212d      	movs	r1, #45	@ 0x2d
 8000a0c:	200a      	movs	r0, #10
 8000a0e:	f000 fce3 	bl	80013d8 <oled_SetCursor>
	oled_WriteString("By Armemius", Font_7x10, 0);
 8000a12:	4abe      	ldr	r2, [pc, #760]	@ (8000d0c <main+0x358>)
 8000a14:	2300      	movs	r3, #0
 8000a16:	ca06      	ldmia	r2, {r1, r2}
 8000a18:	48bf      	ldr	r0, [pc, #764]	@ (8000d18 <main+0x364>)
 8000a1a:	f000 fcb7 	bl	800138c <oled_WriteString>
   	oled_UpdateScreen();
 8000a1e:	f000 fba5 	bl	800116c <oled_UpdateScreen>
   	play_amogus();
 8000a22:	f000 fab3 	bl	8000f8c <play_amogus>
   	oled_Fill(0);
 8000a26:	2000      	movs	r0, #0
 8000a28:	f000 fb7c 	bl	8001124 <oled_Fill>
   	oled_UpdateScreen();
 8000a2c:	f000 fb9e 	bl	800116c <oled_UpdateScreen>

    kb_init();
 8000a30:	f7ff fe96 	bl	8000760 <kb_init>
    uint8_t state = 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    uint8_t opcode = 1;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
    char buf_a[20];
    char buf_b[20];
    char buf_c[32];
    char opcodes[4] = {'+', '-', '*', '/'};
 8000a40:	4bb6      	ldr	r3, [pc, #728]	@ (8000d1c <main+0x368>)
 8000a42:	647b      	str	r3, [r7, #68]	@ 0x44
    uint8_t a_size = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
    uint8_t b_size = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
    int32_t a = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    int32_t b = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    int32_t c = 0;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    char old = 0, ch = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
 8000a68:	2300      	movs	r3, #0
 8000a6a:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
//  	play_amogus();
//  	handlers[0] = show_code;
    oled_SetCursor(5, 5);
 8000a6e:	2105      	movs	r1, #5
 8000a70:	2005      	movs	r0, #5
 8000a72:	f000 fcb1 	bl	80013d8 <oled_SetCursor>
	oled_Fill(0);
 8000a76:	2000      	movs	r0, #0
 8000a78:	f000 fb54 	bl	8001124 <oled_Fill>
	oled_WriteChar('0', Font_7x10, 1);
 8000a7c:	4aa3      	ldr	r2, [pc, #652]	@ (8000d0c <main+0x358>)
 8000a7e:	2301      	movs	r3, #1
 8000a80:	ca06      	ldmia	r2, {r1, r2}
 8000a82:	2030      	movs	r0, #48	@ 0x30
 8000a84:	f000 fc02 	bl	800128c <oled_WriteChar>
	oled_UpdateScreen();
 8000a88:	f000 fb70 	bl	800116c <oled_UpdateScreen>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	old = ch;
 8000a8c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000a90:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
	ch = kb_get_symb();
 8000a94:	f7ff ff16 	bl	80008c4 <kb_get_symb>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
	if (ch == old || ch == 0) {
 8000a9e:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 8000aa2:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8000aa6:	429a      	cmp	r2, r3
 8000aa8:	f000 81bd 	beq.w	8000e26 <main+0x472>
 8000aac:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	f000 81b8 	beq.w	8000e26 <main+0x472>
		continue;
	}

	play_note(800);
 8000ab6:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000aba:	f000 fa39 	bl	8000f30 <play_note>
	HAL_Delay(150);
 8000abe:	2096      	movs	r0, #150	@ 0x96
 8000ac0:	f000 ffb4 	bl	8001a2c <HAL_Delay>

	if (state == 1 && ch == '*') {
 8000ac4:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d110      	bne.n	8000aee <main+0x13a>
 8000acc:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ad2:	d10c      	bne.n	8000aee <main+0x13a>
		opcode = (opcode + 1) % 4;
 8000ad4:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8000ad8:	3301      	adds	r3, #1
 8000ada:	425a      	negs	r2, r3
 8000adc:	f003 0103 	and.w	r1, r3, #3
 8000ae0:	f002 0303 	and.w	r3, r2, #3
 8000ae4:	bf58      	it	pl
 8000ae6:	4259      	negpl	r1, r3
 8000ae8:	460b      	mov	r3, r1
 8000aea:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
	}
	if (state == 1 && '0' <= ch && ch <= '9') {
 8000aee:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d10a      	bne.n	8000b0c <main+0x158>
 8000af6:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000afa:	2b2f      	cmp	r3, #47	@ 0x2f
 8000afc:	d906      	bls.n	8000b0c <main+0x158>
 8000afe:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000b02:	2b39      	cmp	r3, #57	@ 0x39
 8000b04:	d802      	bhi.n	8000b0c <main+0x158>
		state = 2;
 8000b06:	2302      	movs	r3, #2
 8000b08:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
	}
	if (state == 0 && a_size < 8) {
 8000b0c:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d12f      	bne.n	8000b74 <main+0x1c0>
 8000b14:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 8000b18:	2b07      	cmp	r3, #7
 8000b1a:	d82b      	bhi.n	8000b74 <main+0x1c0>
		if ('0' <= ch && ch <= '9') {
 8000b1c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000b20:	2b2f      	cmp	r3, #47	@ 0x2f
 8000b22:	d927      	bls.n	8000b74 <main+0x1c0>
 8000b24:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000b28:	2b39      	cmp	r3, #57	@ 0x39
 8000b2a:	d823      	bhi.n	8000b74 <main+0x1c0>
			uint32_t a_old = a;
 8000b2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000b30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			a = a * 10 + ch - '0';
 8000b34:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8000b38:	4613      	mov	r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	4413      	add	r3, r2
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	461a      	mov	r2, r3
 8000b42:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000b46:	4413      	add	r3, r2
 8000b48:	3b30      	subs	r3, #48	@ 0x30
 8000b4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
			if (a != a_old) {
 8000b4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000b52:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d004      	beq.n	8000b64 <main+0x1b0>
				a_size++;
 8000b5a:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 8000b5e:	3301      	adds	r3, #1
 8000b60:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
			}
			snprintf(buf_a, sizeof(buf_a), "%ld", a);
 8000b64:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 8000b68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000b6c:	4a6c      	ldr	r2, [pc, #432]	@ (8000d20 <main+0x36c>)
 8000b6e:	2114      	movs	r1, #20
 8000b70:	f005 fdf2 	bl	8006758 <sniprintf>
		}
	}
	if (state == 0 && ch == '*') {
 8000b74:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d106      	bne.n	8000b8a <main+0x1d6>
 8000b7c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000b80:	2b2a      	cmp	r3, #42	@ 0x2a
 8000b82:	d102      	bne.n	8000b8a <main+0x1d6>
		state = 1;
 8000b84:	2301      	movs	r3, #1
 8000b86:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
	}
	if (state == 3 && ch == '#') {
 8000b8a:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d12a      	bne.n	8000be8 <main+0x234>
 8000b92:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000b96:	2b23      	cmp	r3, #35	@ 0x23
 8000b98:	d126      	bne.n	8000be8 <main+0x234>
		state = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
		a = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		b = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		c = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		a_size = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
		b_size = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
		snprintf(buf_a, sizeof(buf_b), "%ld", 0);
 8000bbe:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	4a56      	ldr	r2, [pc, #344]	@ (8000d20 <main+0x36c>)
 8000bc6:	2114      	movs	r1, #20
 8000bc8:	f005 fdc6 	bl	8006758 <sniprintf>
		snprintf(buf_b, sizeof(buf_b), "%ld", 0);
 8000bcc:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	4a53      	ldr	r2, [pc, #332]	@ (8000d20 <main+0x36c>)
 8000bd4:	2114      	movs	r1, #20
 8000bd6:	f005 fdbf 	bl	8006758 <sniprintf>
		snprintf(buf_c, sizeof(buf_c), "%ld", 0);
 8000bda:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8000bde:	2300      	movs	r3, #0
 8000be0:	4a4f      	ldr	r2, [pc, #316]	@ (8000d20 <main+0x36c>)
 8000be2:	2120      	movs	r1, #32
 8000be4:	f005 fdb8 	bl	8006758 <sniprintf>
	}
	if (state == 2 && ch == '#') {
 8000be8:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000bec:	2b02      	cmp	r3, #2
 8000bee:	d106      	bne.n	8000bfe <main+0x24a>
 8000bf0:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000bf4:	2b23      	cmp	r3, #35	@ 0x23
 8000bf6:	d102      	bne.n	8000bfe <main+0x24a>
		state = 3;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
	}

	if (state == 2 && b_size < 8) {
 8000bfe:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d12f      	bne.n	8000c66 <main+0x2b2>
 8000c06:	f897 30b4 	ldrb.w	r3, [r7, #180]	@ 0xb4
 8000c0a:	2b07      	cmp	r3, #7
 8000c0c:	d82b      	bhi.n	8000c66 <main+0x2b2>
		if ('0' <= ch && ch <= '9') {
 8000c0e:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000c12:	2b2f      	cmp	r3, #47	@ 0x2f
 8000c14:	d927      	bls.n	8000c66 <main+0x2b2>
 8000c16:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000c1a:	2b39      	cmp	r3, #57	@ 0x39
 8000c1c:	d823      	bhi.n	8000c66 <main+0x2b2>
			uint32_t b_old = b;
 8000c1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000c22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			b = b * 10 + ch - '0';
 8000c26:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	4413      	add	r3, r2
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	461a      	mov	r2, r3
 8000c34:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000c38:	4413      	add	r3, r2
 8000c3a:	3b30      	subs	r3, #48	@ 0x30
 8000c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			if (b != b_old) {
 8000c40:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000c44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d004      	beq.n	8000c56 <main+0x2a2>
				b_size++;
 8000c4c:	f897 30b4 	ldrb.w	r3, [r7, #180]	@ 0xb4
 8000c50:	3301      	adds	r3, #1
 8000c52:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
			}
			snprintf(buf_b, sizeof(buf_b), "%ld", b);
 8000c56:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8000c5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000c5e:	4a30      	ldr	r2, [pc, #192]	@ (8000d20 <main+0x36c>)
 8000c60:	2114      	movs	r1, #20
 8000c62:	f005 fd79 	bl	8006758 <sniprintf>
		}
	}
	oled_SetCursor(5, 5);
 8000c66:	2105      	movs	r1, #5
 8000c68:	2005      	movs	r0, #5
 8000c6a:	f000 fbb5 	bl	80013d8 <oled_SetCursor>
	oled_Fill(0);
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f000 fa58 	bl	8001124 <oled_Fill>
	oled_WriteString(buf_a, Font_7x10, 1);
 8000c74:	4a25      	ldr	r2, [pc, #148]	@ (8000d0c <main+0x358>)
 8000c76:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	ca06      	ldmia	r2, {r1, r2}
 8000c7e:	f000 fb85 	bl	800138c <oled_WriteString>

	if (state > 0) {
 8000c82:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d00c      	beq.n	8000ca4 <main+0x2f0>
		oled_WriteChar(opcodes[opcode], Font_7x10, 1);
 8000c8a:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8000c8e:	3378      	adds	r3, #120	@ 0x78
 8000c90:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000c94:	4413      	add	r3, r2
 8000c96:	f813 0c74 	ldrb.w	r0, [r3, #-116]
 8000c9a:	4a1c      	ldr	r2, [pc, #112]	@ (8000d0c <main+0x358>)
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	ca06      	ldmia	r2, {r1, r2}
 8000ca0:	f000 faf4 	bl	800128c <oled_WriteChar>
	}

	if (state > 1) {
 8000ca4:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d90a      	bls.n	8000cc2 <main+0x30e>
		oled_SetCursor(5, 15);
 8000cac:	210f      	movs	r1, #15
 8000cae:	2005      	movs	r0, #5
 8000cb0:	f000 fb92 	bl	80013d8 <oled_SetCursor>
		oled_WriteString(buf_b, Font_7x10, 1);
 8000cb4:	4a15      	ldr	r2, [pc, #84]	@ (8000d0c <main+0x358>)
 8000cb6:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8000cba:	2301      	movs	r3, #1
 8000cbc:	ca06      	ldmia	r2, {r1, r2}
 8000cbe:	f000 fb65 	bl	800138c <oled_WriteString>
	}
	if (state == 3) {
 8000cc2:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000cc6:	2b03      	cmp	r3, #3
 8000cc8:	f040 8093 	bne.w	8000df2 <main+0x43e>
		int64_t c;
		if (b == 0 && opcode == 3) {
 8000ccc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d10b      	bne.n	8000cec <main+0x338>
 8000cd4:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	d107      	bne.n	8000cec <main+0x338>
			snprintf(buf_c, sizeof(buf_c), "error");
 8000cdc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000ce0:	4a10      	ldr	r2, [pc, #64]	@ (8000d24 <main+0x370>)
 8000ce2:	2120      	movs	r1, #32
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f005 fd37 	bl	8006758 <sniprintf>
 8000cea:	e082      	b.n	8000df2 <main+0x43e>
		} else {
			switch(opcode) {
 8000cec:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d877      	bhi.n	8000de4 <main+0x430>
 8000cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8000cfc <main+0x348>)
 8000cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfa:	bf00      	nop
 8000cfc:	08000d29 	.word	0x08000d29
 8000d00:	08000d5b 	.word	0x08000d5b
 8000d04:	08000d8f 	.word	0x08000d8f
 8000d08:	08000dbb 	.word	0x08000dbb
 8000d0c:	20000000 	.word	0x20000000
 8000d10:	080070e8 	.word	0x080070e8
 8000d14:	080070f4 	.word	0x080070f4
 8000d18:	080070fc 	.word	0x080070fc
 8000d1c:	2f2a2d2b 	.word	0x2f2a2d2b
 8000d20:	08007108 	.word	0x08007108
 8000d24:	0800710c 	.word	0x0800710c
			case 0:
				c = (uint64_t)a + (uint64_t)b;
 8000d28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000d2c:	17da      	asrs	r2, r3, #31
 8000d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000d36:	17da      	asrs	r2, r3, #31
 8000d38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000d3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8000d42:	4602      	mov	r2, r0
 8000d44:	189b      	adds	r3, r3, r2
 8000d46:	623b      	str	r3, [r7, #32]
 8000d48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d4a:	460a      	mov	r2, r1
 8000d4c:	4153      	adcs	r3, r2
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d50:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000d54:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
				break;
 8000d58:	e044      	b.n	8000de4 <main+0x430>
			case 1:
				c = (uint64_t)a - (uint64_t)b;
 8000d5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000d5e:	17da      	asrs	r2, r3, #31
 8000d60:	633b      	str	r3, [r7, #48]	@ 0x30
 8000d62:	637a      	str	r2, [r7, #52]	@ 0x34
 8000d64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000d68:	17da      	asrs	r2, r3, #31
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	61fa      	str	r2, [r7, #28]
 8000d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d70:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000d74:	4602      	mov	r2, r0
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	eb63 0302 	sbc.w	r3, r3, r2
 8000d82:	617b      	str	r3, [r7, #20]
 8000d84:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000d88:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
				break;
 8000d8c:	e02a      	b.n	8000de4 <main+0x430>
			case 2:
				c = (uint64_t)a * (uint64_t)b;
 8000d8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000d92:	17da      	asrs	r2, r3, #31
 8000d94:	469a      	mov	sl, r3
 8000d96:	4693      	mov	fp, r2
 8000d98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000d9c:	17da      	asrs	r2, r3, #31
 8000d9e:	4698      	mov	r8, r3
 8000da0:	4691      	mov	r9, r2
 8000da2:	fb08 f20b 	mul.w	r2, r8, fp
 8000da6:	fb0a f309 	mul.w	r3, sl, r9
 8000daa:	4413      	add	r3, r2
 8000dac:	fbaa 4508 	umull	r4, r5, sl, r8
 8000db0:	442b      	add	r3, r5
 8000db2:	461d      	mov	r5, r3
 8000db4:	e9c7 4528 	strd	r4, r5, [r7, #160]	@ 0xa0
				break;
 8000db8:	e014      	b.n	8000de4 <main+0x430>
			case 3:
				c = (uint64_t)a / (uint64_t)b;
 8000dba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000dbe:	17da      	asrs	r2, r3, #31
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	60fa      	str	r2, [r7, #12]
 8000dc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000dc8:	17da      	asrs	r2, r3, #31
 8000dca:	603b      	str	r3, [r7, #0]
 8000dcc:	607a      	str	r2, [r7, #4]
 8000dce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000dd2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000dd6:	f7ff fa4b 	bl	8000270 <__aeabi_uldivmod>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	460b      	mov	r3, r1
 8000dde:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
				break;
 8000de2:	bf00      	nop
			}
			i64toa(c, buf_c);
 8000de4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000de8:	461a      	mov	r2, r3
 8000dea:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8000dee:	f7ff fd7f 	bl	80008f0 <i64toa>
		}
	}
	if (state > 2) {
 8000df2:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d910      	bls.n	8000e1c <main+0x468>
		oled_WriteChar('=', Font_7x10, 1);
 8000dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8000e2c <main+0x478>)
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	ca06      	ldmia	r2, {r1, r2}
 8000e00:	203d      	movs	r0, #61	@ 0x3d
 8000e02:	f000 fa43 	bl	800128c <oled_WriteChar>
		oled_SetCursor(5, 25);
 8000e06:	2119      	movs	r1, #25
 8000e08:	2005      	movs	r0, #5
 8000e0a:	f000 fae5 	bl	80013d8 <oled_SetCursor>
		oled_WriteString(buf_c, Font_7x10, 1);
 8000e0e:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <main+0x478>)
 8000e10:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8000e14:	2301      	movs	r3, #1
 8000e16:	ca06      	ldmia	r2, {r1, r2}
 8000e18:	f000 fab8 	bl	800138c <oled_WriteString>
	}

	oled_UpdateScreen();
 8000e1c:	f000 f9a6 	bl	800116c <oled_UpdateScreen>
	stop_note();
 8000e20:	f000 f8a6 	bl	8000f70 <stop_note>
 8000e24:	e632      	b.n	8000a8c <main+0xd8>
		continue;
 8000e26:	bf00      	nop
	old = ch;
 8000e28:	e630      	b.n	8000a8c <main+0xd8>
 8000e2a:	bf00      	nop
 8000e2c:	20000000 	.word	0x20000000

08000e30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b094      	sub	sp, #80	@ 0x50
 8000e34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e36:	f107 0320 	add.w	r3, r7, #32
 8000e3a:	2230      	movs	r2, #48	@ 0x30
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f005 fcc0 	bl	80067c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e54:	2300      	movs	r3, #0
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	4b2a      	ldr	r3, [pc, #168]	@ (8000f04 <SystemClock_Config+0xd4>)
 8000e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5c:	4a29      	ldr	r2, [pc, #164]	@ (8000f04 <SystemClock_Config+0xd4>)
 8000e5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e64:	4b27      	ldr	r3, [pc, #156]	@ (8000f04 <SystemClock_Config+0xd4>)
 8000e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e70:	2300      	movs	r3, #0
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	4b24      	ldr	r3, [pc, #144]	@ (8000f08 <SystemClock_Config+0xd8>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a23      	ldr	r2, [pc, #140]	@ (8000f08 <SystemClock_Config+0xd8>)
 8000e7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	4b21      	ldr	r3, [pc, #132]	@ (8000f08 <SystemClock_Config+0xd8>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e88:	607b      	str	r3, [r7, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e90:	2301      	movs	r3, #1
 8000e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e94:	2310      	movs	r3, #16
 8000e96:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ea0:	2308      	movs	r3, #8
 8000ea2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000ea4:	2354      	movs	r3, #84	@ 0x54
 8000ea6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000eac:	2304      	movs	r3, #4
 8000eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb0:	f107 0320 	add.w	r3, r7, #32
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f003 fded 	bl	8004a94 <HAL_RCC_OscConfig>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ec0:	f000 f824 	bl	8000f0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec4:	230f      	movs	r3, #15
 8000ec6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ed0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ed4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	2102      	movs	r1, #2
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f004 f84f 	bl	8004f84 <HAL_RCC_ClockConfig>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000eec:	f000 f80e 	bl	8000f0c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f004 f92b 	bl	8005150 <HAL_RCC_MCOConfig>
}
 8000efa:	bf00      	nop
 8000efc:	3750      	adds	r7, #80	@ 0x50
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40007000 	.word	0x40007000

08000f0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f10:	b672      	cpsid	i
}
 8000f12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <Error_Handler+0x8>

08000f18 <init_music>:
#include "stm32f4xx_hal.h"
#include "tim.h"
#include "gpio.h"

void init_music()
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	4803      	ldr	r0, [pc, #12]	@ (8000f2c <init_music+0x14>)
 8000f20:	f004 fb20 	bl	8005564 <HAL_TIM_PWM_Start>
	stop_note();
 8000f24:	f000 f824 	bl	8000f70 <stop_note>
}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	200004e0 	.word	0x200004e0

08000f30 <play_note>:

void play_note(uint16_t freq)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	80fb      	strh	r3, [r7, #6]
    uint32_t arr = 1000000 / freq;
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <play_note+0x38>)
 8000f3e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f42:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 8000f44:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <play_note+0x3c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	68fa      	ldr	r2, [r7, #12]
 8000f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f4c:	4a07      	ldr	r2, [pc, #28]	@ (8000f6c <play_note+0x3c>)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr / 2); // 50%
 8000f52:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <play_note+0x3c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	68fa      	ldr	r2, [r7, #12]
 8000f58:	0852      	lsrs	r2, r2, #1
 8000f5a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000f5c:	bf00      	nop
 8000f5e:	3714      	adds	r7, #20
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	000f4240 	.word	0x000f4240
 8000f6c:	200004e0 	.word	0x200004e0

08000f70 <stop_note>:

void stop_note()
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000f74:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <stop_note+0x18>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	200004e0 	.word	0x200004e0

08000f8c <play_amogus>:

void play_amogus()
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b0b2      	sub	sp, #200	@ 0xc8
 8000f90:	af00      	add	r7, sp, #0
    uint32_t frequencies[] = {
 8000f92:	4a20      	ldr	r2, [pc, #128]	@ (8001014 <play_amogus+0x88>)
 8000f94:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000f98:	4611      	mov	r1, r2
 8000f9a:	2260      	movs	r2, #96	@ 0x60
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f005 fc45 	bl	800682c <memcpy>
        262, 311, 349, 370, 349, 311, 262, 233, 294, 262,
        262, 311, 349, 370, 349, 311, 370, 370, 349, 311, 370, 349, 311, 262
    };
    uint32_t durations_ms[] = {
 8000fa2:	4a1d      	ldr	r2, [pc, #116]	@ (8001018 <play_amogus+0x8c>)
 8000fa4:	463b      	mov	r3, r7
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	2260      	movs	r2, #96	@ 0x60
 8000faa:	4618      	mov	r0, r3
 8000fac:	f005 fc3e 	bl	800682c <memcpy>
        250, 250, 250, 250, 250, 250, 750, 125, 125,
        1000, 250, 250, 250, 250, 250, 250, 750, 125, 125, 125, 125, 125, 125, 125
    };
    size_t num_notes = sizeof(frequencies) / sizeof(frequencies[0]);
 8000fb0:	2318      	movs	r3, #24
 8000fb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

    for (size_t i = 0; i < num_notes; i++) {
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000fbc:	e01e      	b.n	8000ffc <play_amogus+0x70>
        play_note(frequencies[i]);
 8000fbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	33c8      	adds	r3, #200	@ 0xc8
 8000fc6:	443b      	add	r3, r7
 8000fc8:	f853 3c68 	ldr.w	r3, [r3, #-104]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ffae 	bl	8000f30 <play_note>
        HAL_Delay(100);
 8000fd4:	2064      	movs	r0, #100	@ 0x64
 8000fd6:	f000 fd29 	bl	8001a2c <HAL_Delay>
        stop_note();
 8000fda:	f7ff ffc9 	bl	8000f70 <stop_note>
        HAL_Delay(durations_ms[i]);
 8000fde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	33c8      	adds	r3, #200	@ 0xc8
 8000fe6:	443b      	add	r3, r7
 8000fe8:	f853 3cc8 	ldr.w	r3, [r3, #-200]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f000 fd1d 	bl	8001a2c <HAL_Delay>
    for (size_t i = 0; i < num_notes; i++) {
 8000ff2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000ffc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001000:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001004:	429a      	cmp	r2, r3
 8001006:	d3da      	bcc.n	8000fbe <play_amogus+0x32>
    }
    stop_note();
 8001008:	f7ff ffb2 	bl	8000f70 <stop_note>
}
 800100c:	bf00      	nop
 800100e:	37c8      	adds	r7, #200	@ 0xc8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	08007114 	.word	0x08007114
 8001018:	08007174 	.word	0x08007174

0800101c <oled_WriteCommand>:
static uint8_t OLED_Buffer[1024];

static OLED_t OLED;


static void oled_WriteCommand(uint8_t command) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af04      	add	r7, sp, #16
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x00,1,&command,1,10);
 8001026:	230a      	movs	r3, #10
 8001028:	9302      	str	r3, [sp, #8]
 800102a:	2301      	movs	r3, #1
 800102c:	9301      	str	r3, [sp, #4]
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	2200      	movs	r2, #0
 8001036:	2178      	movs	r1, #120	@ 0x78
 8001038:	4803      	ldr	r0, [pc, #12]	@ (8001048 <oled_WriteCommand+0x2c>)
 800103a:	f001 f953 	bl	80022e4 <HAL_I2C_Mem_Write>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000080 	.word	0x20000080

0800104c <oled_Init>:


uint8_t oled_Init(void) {
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001050:	2064      	movs	r0, #100	@ 0x64
 8001052:	f000 fceb 	bl	8001a2c <HAL_Delay>

	oled_WriteCommand(0xAE);
 8001056:	20ae      	movs	r0, #174	@ 0xae
 8001058:	f7ff ffe0 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x20);
 800105c:	2020      	movs	r0, #32
 800105e:	f7ff ffdd 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x10);
 8001062:	2010      	movs	r0, #16
 8001064:	f7ff ffda 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xB0);
 8001068:	20b0      	movs	r0, #176	@ 0xb0
 800106a:	f7ff ffd7 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xC8);
 800106e:	20c8      	movs	r0, #200	@ 0xc8
 8001070:	f7ff ffd4 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x00);
 8001074:	2000      	movs	r0, #0
 8001076:	f7ff ffd1 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x10);
 800107a:	2010      	movs	r0, #16
 800107c:	f7ff ffce 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x40);
 8001080:	2040      	movs	r0, #64	@ 0x40
 8001082:	f7ff ffcb 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x81);
 8001086:	2081      	movs	r0, #129	@ 0x81
 8001088:	f7ff ffc8 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xFF);
 800108c:	20ff      	movs	r0, #255	@ 0xff
 800108e:	f7ff ffc5 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xA1);
 8001092:	20a1      	movs	r0, #161	@ 0xa1
 8001094:	f7ff ffc2 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xA6);
 8001098:	20a6      	movs	r0, #166	@ 0xa6
 800109a:	f7ff ffbf 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xA8);
 800109e:	20a8      	movs	r0, #168	@ 0xa8
 80010a0:	f7ff ffbc 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x3F);
 80010a4:	203f      	movs	r0, #63	@ 0x3f
 80010a6:	f7ff ffb9 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xA4);
 80010aa:	20a4      	movs	r0, #164	@ 0xa4
 80010ac:	f7ff ffb6 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xD3);
 80010b0:	20d3      	movs	r0, #211	@ 0xd3
 80010b2:	f7ff ffb3 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x00);
 80010b6:	2000      	movs	r0, #0
 80010b8:	f7ff ffb0 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xD5);
 80010bc:	20d5      	movs	r0, #213	@ 0xd5
 80010be:	f7ff ffad 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xF0);
 80010c2:	20f0      	movs	r0, #240	@ 0xf0
 80010c4:	f7ff ffaa 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xD9);
 80010c8:	20d9      	movs	r0, #217	@ 0xd9
 80010ca:	f7ff ffa7 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x22);
 80010ce:	2022      	movs	r0, #34	@ 0x22
 80010d0:	f7ff ffa4 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xDA);
 80010d4:	20da      	movs	r0, #218	@ 0xda
 80010d6:	f7ff ffa1 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x12);
 80010da:	2012      	movs	r0, #18
 80010dc:	f7ff ff9e 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xDB);
 80010e0:	20db      	movs	r0, #219	@ 0xdb
 80010e2:	f7ff ff9b 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x20);
 80010e6:	2020      	movs	r0, #32
 80010e8:	f7ff ff98 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x8D);
 80010ec:	208d      	movs	r0, #141	@ 0x8d
 80010ee:	f7ff ff95 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0x14);
 80010f2:	2014      	movs	r0, #20
 80010f4:	f7ff ff92 	bl	800101c <oled_WriteCommand>
	oled_WriteCommand(0xAF);
 80010f8:	20af      	movs	r0, #175	@ 0xaf
 80010fa:	f7ff ff8f 	bl	800101c <oled_WriteCommand>

	oled_Fill(Black);
 80010fe:	2000      	movs	r0, #0
 8001100:	f000 f810 	bl	8001124 <oled_Fill>

	oled_UpdateScreen();
 8001104:	f000 f832 	bl	800116c <oled_UpdateScreen>

	OLED.CurrentX = 0;
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <oled_Init+0xd4>)
 800110a:	2200      	movs	r2, #0
 800110c:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = 0;
 800110e:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <oled_Init+0xd4>)
 8001110:	2200      	movs	r2, #0
 8001112:	805a      	strh	r2, [r3, #2]

	OLED.Initialized = 1;
 8001114:	4b02      	ldr	r3, [pc, #8]	@ (8001120 <oled_Init+0xd4>)
 8001116:	2201      	movs	r2, #1
 8001118:	715a      	strb	r2, [r3, #5]

	return 1;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200004d4 	.word	0x200004d4

08001124 <oled_Fill>:

void oled_Fill(OLED_COLOR color) {
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
	uint32_t i;

	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	e00d      	b.n	8001150 <oled_Fill+0x2c>
		OLED_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <oled_Fill+0x1a>
 800113a:	2100      	movs	r1, #0
 800113c:	e000      	b.n	8001140 <oled_Fill+0x1c>
 800113e:	21ff      	movs	r1, #255	@ 0xff
 8001140:	4a09      	ldr	r2, [pc, #36]	@ (8001168 <oled_Fill+0x44>)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	4413      	add	r3, r2
 8001146:	460a      	mov	r2, r1
 8001148:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	3301      	adds	r3, #1
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001156:	d3ed      	bcc.n	8001134 <oled_Fill+0x10>
	}
}
 8001158:	bf00      	nop
 800115a:	bf00      	nop
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	200000d4 	.word	0x200000d4

0800116c <oled_UpdateScreen>:


void oled_UpdateScreen(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af04      	add	r7, sp, #16
	uint8_t i;

	for (i = 0; i < 8; i++) {
 8001172:	2300      	movs	r3, #0
 8001174:	71fb      	strb	r3, [r7, #7]
 8001176:	e01d      	b.n	80011b4 <oled_UpdateScreen+0x48>
		oled_WriteCommand(0xB0 + i);
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	3b50      	subs	r3, #80	@ 0x50
 800117c:	b2db      	uxtb	r3, r3
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ff4c 	bl	800101c <oled_WriteCommand>
		oled_WriteCommand(0x00);
 8001184:	2000      	movs	r0, #0
 8001186:	f7ff ff49 	bl	800101c <oled_WriteCommand>
		oled_WriteCommand(0x10);
 800118a:	2010      	movs	r0, #16
 800118c:	f7ff ff46 	bl	800101c <oled_WriteCommand>

		HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x40,1,&OLED_Buffer[OLED_WIDTH * i],OLED_WIDTH,25);
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	01db      	lsls	r3, r3, #7
 8001194:	4a0b      	ldr	r2, [pc, #44]	@ (80011c4 <oled_UpdateScreen+0x58>)
 8001196:	4413      	add	r3, r2
 8001198:	2219      	movs	r2, #25
 800119a:	9202      	str	r2, [sp, #8]
 800119c:	2280      	movs	r2, #128	@ 0x80
 800119e:	9201      	str	r2, [sp, #4]
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2301      	movs	r3, #1
 80011a4:	2240      	movs	r2, #64	@ 0x40
 80011a6:	2178      	movs	r1, #120	@ 0x78
 80011a8:	4807      	ldr	r0, [pc, #28]	@ (80011c8 <oled_UpdateScreen+0x5c>)
 80011aa:	f001 f89b 	bl	80022e4 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	3301      	adds	r3, #1
 80011b2:	71fb      	strb	r3, [r7, #7]
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	2b07      	cmp	r3, #7
 80011b8:	d9de      	bls.n	8001178 <oled_UpdateScreen+0xc>
	}
}
 80011ba:	bf00      	nop
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	200000d4 	.word	0x200000d4
 80011c8:	20000080 	.word	0x20000080

080011cc <oled_DrawPixel>:

void oled_DrawPixel(uint8_t x, uint8_t y, OLED_COLOR color) {
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
 80011d6:	460b      	mov	r3, r1
 80011d8:	71bb      	strb	r3, [r7, #6]
 80011da:	4613      	mov	r3, r2
 80011dc:	717b      	strb	r3, [r7, #5]
	if (x >= OLED_WIDTH || y >= OLED_HEIGHT) {
 80011de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	db48      	blt.n	8001278 <oled_DrawPixel+0xac>
 80011e6:	79bb      	ldrb	r3, [r7, #6]
 80011e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80011ea:	d845      	bhi.n	8001278 <oled_DrawPixel+0xac>
		return;
	}

	if (OLED.Inverted) {
 80011ec:	4b25      	ldr	r3, [pc, #148]	@ (8001284 <oled_DrawPixel+0xb8>)
 80011ee:	791b      	ldrb	r3, [r3, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d006      	beq.n	8001202 <oled_DrawPixel+0x36>
		color = (OLED_COLOR)!color;
 80011f4:	797b      	ldrb	r3, [r7, #5]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	bf0c      	ite	eq
 80011fa:	2301      	moveq	r3, #1
 80011fc:	2300      	movne	r3, #0
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	717b      	strb	r3, [r7, #5]
	}

	if (color == White) {
 8001202:	797b      	ldrb	r3, [r7, #5]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d11a      	bne.n	800123e <oled_DrawPixel+0x72>
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] |= 1 << (y % 8);
 8001208:	79fa      	ldrb	r2, [r7, #7]
 800120a:	79bb      	ldrb	r3, [r7, #6]
 800120c:	08db      	lsrs	r3, r3, #3
 800120e:	b2d8      	uxtb	r0, r3
 8001210:	4603      	mov	r3, r0
 8001212:	01db      	lsls	r3, r3, #7
 8001214:	4413      	add	r3, r2
 8001216:	4a1c      	ldr	r2, [pc, #112]	@ (8001288 <oled_DrawPixel+0xbc>)
 8001218:	5cd3      	ldrb	r3, [r2, r3]
 800121a:	b25a      	sxtb	r2, r3
 800121c:	79bb      	ldrb	r3, [r7, #6]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	2101      	movs	r1, #1
 8001224:	fa01 f303 	lsl.w	r3, r1, r3
 8001228:	b25b      	sxtb	r3, r3
 800122a:	4313      	orrs	r3, r2
 800122c:	b259      	sxtb	r1, r3
 800122e:	79fa      	ldrb	r2, [r7, #7]
 8001230:	4603      	mov	r3, r0
 8001232:	01db      	lsls	r3, r3, #7
 8001234:	4413      	add	r3, r2
 8001236:	b2c9      	uxtb	r1, r1
 8001238:	4a13      	ldr	r2, [pc, #76]	@ (8001288 <oled_DrawPixel+0xbc>)
 800123a:	54d1      	strb	r1, [r2, r3]
 800123c:	e01d      	b.n	800127a <oled_DrawPixel+0xae>
	} else {
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 800123e:	79fa      	ldrb	r2, [r7, #7]
 8001240:	79bb      	ldrb	r3, [r7, #6]
 8001242:	08db      	lsrs	r3, r3, #3
 8001244:	b2d8      	uxtb	r0, r3
 8001246:	4603      	mov	r3, r0
 8001248:	01db      	lsls	r3, r3, #7
 800124a:	4413      	add	r3, r2
 800124c:	4a0e      	ldr	r2, [pc, #56]	@ (8001288 <oled_DrawPixel+0xbc>)
 800124e:	5cd3      	ldrb	r3, [r2, r3]
 8001250:	b25a      	sxtb	r2, r3
 8001252:	79bb      	ldrb	r3, [r7, #6]
 8001254:	f003 0307 	and.w	r3, r3, #7
 8001258:	2101      	movs	r1, #1
 800125a:	fa01 f303 	lsl.w	r3, r1, r3
 800125e:	b25b      	sxtb	r3, r3
 8001260:	43db      	mvns	r3, r3
 8001262:	b25b      	sxtb	r3, r3
 8001264:	4013      	ands	r3, r2
 8001266:	b259      	sxtb	r1, r3
 8001268:	79fa      	ldrb	r2, [r7, #7]
 800126a:	4603      	mov	r3, r0
 800126c:	01db      	lsls	r3, r3, #7
 800126e:	4413      	add	r3, r2
 8001270:	b2c9      	uxtb	r1, r1
 8001272:	4a05      	ldr	r2, [pc, #20]	@ (8001288 <oled_DrawPixel+0xbc>)
 8001274:	54d1      	strb	r1, [r2, r3]
 8001276:	e000      	b.n	800127a <oled_DrawPixel+0xae>
		return;
 8001278:	bf00      	nop
	}
}
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	200004d4 	.word	0x200004d4
 8001288:	200000d4 	.word	0x200000d4

0800128c <oled_WriteChar>:
	oled_DrawHLine(x1, x2, y1, color);
	oled_DrawHLine(x1, x2, y2, color);
	oled_DrawVLine(y1, y2, x1, color);
	oled_DrawVLine(y1, y2, x2, color);
}
char oled_WriteChar(char ch, FontDef Font, OLED_COLOR color) {
 800128c:	b590      	push	{r4, r7, lr}
 800128e:	b089      	sub	sp, #36	@ 0x24
 8001290:	af00      	add	r7, sp, #0
 8001292:	4604      	mov	r4, r0
 8001294:	1d38      	adds	r0, r7, #4
 8001296:	e880 0006 	stmia.w	r0, {r1, r2}
 800129a:	461a      	mov	r2, r3
 800129c:	4623      	mov	r3, r4
 800129e:	73fb      	strb	r3, [r7, #15]
 80012a0:	4613      	mov	r3, r2
 80012a2:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 80012a4:	4b38      	ldr	r3, [pc, #224]	@ (8001388 <oled_WriteChar+0xfc>)
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	461a      	mov	r2, r3
 80012aa:	793b      	ldrb	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80012b0:	dc06      	bgt.n	80012c0 <oled_WriteChar+0x34>
			OLED_HEIGHT <= (OLED.CurrentY + Font.FontHeight)) {
 80012b2:	4b35      	ldr	r3, [pc, #212]	@ (8001388 <oled_WriteChar+0xfc>)
 80012b4:	885b      	ldrh	r3, [r3, #2]
 80012b6:	461a      	mov	r2, r3
 80012b8:	797b      	ldrb	r3, [r7, #5]
 80012ba:	4413      	add	r3, r2
	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 80012bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80012be:	dd01      	ble.n	80012c4 <oled_WriteChar+0x38>
		return 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	e05c      	b.n	800137e <oled_WriteChar+0xf2>
	}

	for (i = 0; i < Font.FontHeight; i++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	61fb      	str	r3, [r7, #28]
 80012c8:	e04c      	b.n	8001364 <oled_WriteChar+0xd8>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	7bfb      	ldrb	r3, [r7, #15]
 80012ce:	3b20      	subs	r3, #32
 80012d0:	7979      	ldrb	r1, [r7, #5]
 80012d2:	fb01 f303 	mul.w	r3, r1, r3
 80012d6:	4619      	mov	r1, r3
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	440b      	add	r3, r1
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++) {
 80012e4:	2300      	movs	r3, #0
 80012e6:	61bb      	str	r3, [r7, #24]
 80012e8:	e034      	b.n	8001354 <oled_WriteChar+0xc8>
			if ((b << j) & 0x8000) {
 80012ea:	697a      	ldr	r2, [r7, #20]
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d012      	beq.n	8001320 <oled_WriteChar+0x94>
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR) color);
 80012fa:	4b23      	ldr	r3, [pc, #140]	@ (8001388 <oled_WriteChar+0xfc>)
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	b2db      	uxtb	r3, r3
 8001304:	4413      	add	r3, r2
 8001306:	b2d8      	uxtb	r0, r3
 8001308:	4b1f      	ldr	r3, [pc, #124]	@ (8001388 <oled_WriteChar+0xfc>)
 800130a:	885b      	ldrh	r3, [r3, #2]
 800130c:	b2da      	uxtb	r2, r3
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4413      	add	r3, r2
 8001314:	b2db      	uxtb	r3, r3
 8001316:	7bba      	ldrb	r2, [r7, #14]
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff ff57 	bl	80011cc <oled_DrawPixel>
 800131e:	e016      	b.n	800134e <oled_WriteChar+0xc2>
			} else {
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR)!color);
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <oled_WriteChar+0xfc>)
 8001322:	881b      	ldrh	r3, [r3, #0]
 8001324:	b2da      	uxtb	r2, r3
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4413      	add	r3, r2
 800132c:	b2d8      	uxtb	r0, r3
 800132e:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <oled_WriteChar+0xfc>)
 8001330:	885b      	ldrh	r3, [r3, #2]
 8001332:	b2da      	uxtb	r2, r3
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	b2db      	uxtb	r3, r3
 8001338:	4413      	add	r3, r2
 800133a:	b2d9      	uxtb	r1, r3
 800133c:	7bbb      	ldrb	r3, [r7, #14]
 800133e:	2b00      	cmp	r3, #0
 8001340:	bf0c      	ite	eq
 8001342:	2301      	moveq	r3, #1
 8001344:	2300      	movne	r3, #0
 8001346:	b2db      	uxtb	r3, r3
 8001348:	461a      	mov	r2, r3
 800134a:	f7ff ff3f 	bl	80011cc <oled_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++) {
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	3301      	adds	r3, #1
 8001352:	61bb      	str	r3, [r7, #24]
 8001354:	793b      	ldrb	r3, [r7, #4]
 8001356:	461a      	mov	r2, r3
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	4293      	cmp	r3, r2
 800135c:	d3c5      	bcc.n	80012ea <oled_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++) {
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3301      	adds	r3, #1
 8001362:	61fb      	str	r3, [r7, #28]
 8001364:	797b      	ldrb	r3, [r7, #5]
 8001366:	461a      	mov	r2, r3
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	4293      	cmp	r3, r2
 800136c:	d3ad      	bcc.n	80012ca <oled_WriteChar+0x3e>
			}
		}
	}

	OLED.CurrentX += Font.FontWidth;
 800136e:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <oled_WriteChar+0xfc>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	793a      	ldrb	r2, [r7, #4]
 8001374:	4413      	add	r3, r2
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b03      	ldr	r3, [pc, #12]	@ (8001388 <oled_WriteChar+0xfc>)
 800137a:	801a      	strh	r2, [r3, #0]

	return ch;
 800137c:	7bfb      	ldrb	r3, [r7, #15]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3724      	adds	r7, #36	@ 0x24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd90      	pop	{r4, r7, pc}
 8001386:	bf00      	nop
 8001388:	200004d4 	.word	0x200004d4

0800138c <oled_WriteString>:

char oled_WriteString(char* str, FontDef Font, OLED_COLOR color) {
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	1d38      	adds	r0, r7, #4
 8001396:	e880 0006 	stmia.w	r0, {r1, r2}
 800139a:	70fb      	strb	r3, [r7, #3]
	while (*str) {
 800139c:	e012      	b.n	80013c4 <oled_WriteString+0x38>
		if (oled_WriteChar(*str, Font, color) != *str) {
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	7818      	ldrb	r0, [r3, #0]
 80013a2:	78fb      	ldrb	r3, [r7, #3]
 80013a4:	1d3a      	adds	r2, r7, #4
 80013a6:	ca06      	ldmia	r2, {r1, r2}
 80013a8:	f7ff ff70 	bl	800128c <oled_WriteChar>
 80013ac:	4603      	mov	r3, r0
 80013ae:	461a      	mov	r2, r3
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d002      	beq.n	80013be <oled_WriteString+0x32>
			return *str;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	e008      	b.n	80013d0 <oled_WriteString+0x44>
		}
		str++;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	3301      	adds	r3, #1
 80013c2:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1e8      	bne.n	800139e <oled_WriteString+0x12>
	}
	return *str;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	781b      	ldrb	r3, [r3, #0]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <oled_SetCursor>:

void oled_SetCursor(uint8_t x, uint8_t y) {
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	460a      	mov	r2, r1
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	4613      	mov	r3, r2
 80013e6:	71bb      	strb	r3, [r7, #6]
	OLED.CurrentX = x;
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	4b05      	ldr	r3, [pc, #20]	@ (8001404 <oled_SetCursor+0x2c>)
 80013ee:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = y;
 80013f0:	79bb      	ldrb	r3, [r7, #6]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	4b03      	ldr	r3, [pc, #12]	@ (8001404 <oled_SetCursor+0x2c>)
 80013f6:	805a      	strh	r2, [r3, #2]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	200004d4 	.word	0x200004d4

08001408 <PCA9538_Read_Register>:
#include "main.h"
#include "i2c.h"
#include "pca9538.h"

HAL_StatusTypeDef PCA9538_Read_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af04      	add	r7, sp, #16
 800140e:	4603      	mov	r3, r0
 8001410:	603a      	str	r2, [r7, #0]
 8001412:	80fb      	strh	r3, [r7, #6]
 8001414:	460b      	mov	r3, r1
 8001416:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Read(&hi2c1, addr | 1, reg, 1, buf, 1, 100);
 8001418:	88fb      	ldrh	r3, [r7, #6]
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	b299      	uxth	r1, r3
 8001420:	797b      	ldrb	r3, [r7, #5]
 8001422:	b29a      	uxth	r2, r3
 8001424:	2364      	movs	r3, #100	@ 0x64
 8001426:	9302      	str	r3, [sp, #8]
 8001428:	2301      	movs	r3, #1
 800142a:	9301      	str	r3, [sp, #4]
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	2301      	movs	r3, #1
 8001432:	4804      	ldr	r0, [pc, #16]	@ (8001444 <PCA9538_Read_Register+0x3c>)
 8001434:	f001 f850 	bl	80024d8 <HAL_I2C_Mem_Read>
 8001438:	4603      	mov	r3, r0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000080 	.word	0x20000080

08001448 <PCA9538_Write_Register>:


HAL_StatusTypeDef PCA9538_Write_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af04      	add	r7, sp, #16
 800144e:	4603      	mov	r3, r0
 8001450:	603a      	str	r2, [r7, #0]
 8001452:	80fb      	strh	r3, [r7, #6]
 8001454:	460b      	mov	r3, r1
 8001456:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Write(&hi2c1, addr & 0xFFFE, reg, 1, buf, 1, 100);
 8001458:	88fb      	ldrh	r3, [r7, #6]
 800145a:	f023 0301 	bic.w	r3, r3, #1
 800145e:	b299      	uxth	r1, r3
 8001460:	797b      	ldrb	r3, [r7, #5]
 8001462:	b29a      	uxth	r2, r3
 8001464:	2364      	movs	r3, #100	@ 0x64
 8001466:	9302      	str	r3, [sp, #8]
 8001468:	2301      	movs	r3, #1
 800146a:	9301      	str	r3, [sp, #4]
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	2301      	movs	r3, #1
 8001472:	4804      	ldr	r0, [pc, #16]	@ (8001484 <PCA9538_Write_Register+0x3c>)
 8001474:	f000 ff36 	bl	80022e4 <HAL_I2C_Mem_Write>
 8001478:	4603      	mov	r3, r0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000080 	.word	0x20000080

08001488 <PCA9538_Read_Inputs>:
	}

	return ret;
}

HAL_StatusTypeDef PCA9538_Read_Inputs(uint16_t addr, uint8_t* buf) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	6039      	str	r1, [r7, #0]
 8001492:	80fb      	strh	r3, [r7, #6]
	return PCA9538_Read_Register(addr, INPUT_PORT, buf);
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	683a      	ldr	r2, [r7, #0]
 8001498:	2100      	movs	r1, #0
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff ffb4 	bl	8001408 <PCA9538_Read_Register>
 80014a0:	4603      	mov	r3, r0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
	...

080014ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <HAL_MspInit+0x4c>)
 80014b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ba:	4a0f      	ldr	r2, [pc, #60]	@ (80014f8 <HAL_MspInit+0x4c>)
 80014bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014c2:	4b0d      	ldr	r3, [pc, #52]	@ (80014f8 <HAL_MspInit+0x4c>)
 80014c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	603b      	str	r3, [r7, #0]
 80014d2:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <HAL_MspInit+0x4c>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d6:	4a08      	ldr	r2, [pc, #32]	@ (80014f8 <HAL_MspInit+0x4c>)
 80014d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014de:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <HAL_MspInit+0x4c>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e6:	603b      	str	r3, [r7, #0]
 80014e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	40023800 	.word	0x40023800

080014fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <NMI_Handler+0x4>

08001504 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001508:	bf00      	nop
 800150a:	e7fd      	b.n	8001508 <HardFault_Handler+0x4>

0800150c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <MemManage_Handler+0x4>

08001514 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <BusFault_Handler+0x4>

0800151c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <UsageFault_Handler+0x4>

08001524 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001552:	f000 fa4b 	bl	80019ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001560:	4802      	ldr	r0, [pc, #8]	@ (800156c <I2C1_EV_IRQHandler+0x10>)
 8001562:	f001 f9eb 	bl	800293c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000080 	.word	0x20000080

08001570 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001574:	4802      	ldr	r0, [pc, #8]	@ (8001580 <I2C1_ER_IRQHandler+0x10>)
 8001576:	f001 fb52 	bl	8002c1e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000080 	.word	0x20000080

08001584 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800158c:	4a14      	ldr	r2, [pc, #80]	@ (80015e0 <_sbrk+0x5c>)
 800158e:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <_sbrk+0x60>)
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001598:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <_sbrk+0x64>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d102      	bne.n	80015a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015a0:	4b11      	ldr	r3, [pc, #68]	@ (80015e8 <_sbrk+0x64>)
 80015a2:	4a12      	ldr	r2, [pc, #72]	@ (80015ec <_sbrk+0x68>)
 80015a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <_sbrk+0x64>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4413      	add	r3, r2
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d207      	bcs.n	80015c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015b4:	f005 f90e 	bl	80067d4 <__errno>
 80015b8:	4603      	mov	r3, r0
 80015ba:	220c      	movs	r2, #12
 80015bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015be:	f04f 33ff 	mov.w	r3, #4294967295
 80015c2:	e009      	b.n	80015d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015c4:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <_sbrk+0x64>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ca:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <_sbrk+0x64>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4413      	add	r3, r2
 80015d2:	4a05      	ldr	r2, [pc, #20]	@ (80015e8 <_sbrk+0x64>)
 80015d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015d6:	68fb      	ldr	r3, [r7, #12]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3718      	adds	r7, #24
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20020000 	.word	0x20020000
 80015e4:	00000400 	.word	0x00000400
 80015e8:	200004dc 	.word	0x200004dc
 80015ec:	200006c0 	.word	0x200006c0

080015f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015f4:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <SystemInit+0x20>)
 80015f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015fa:	4a05      	ldr	r2, [pc, #20]	@ (8001610 <SystemInit+0x20>)
 80015fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001600:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b096      	sub	sp, #88	@ 0x58
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001628:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]
 8001640:	611a      	str	r2, [r3, #16]
 8001642:	615a      	str	r2, [r3, #20]
 8001644:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	2220      	movs	r2, #32
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f005 f8b9 	bl	80067c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001652:	4b3f      	ldr	r3, [pc, #252]	@ (8001750 <MX_TIM1_Init+0x13c>)
 8001654:	4a3f      	ldr	r2, [pc, #252]	@ (8001754 <MX_TIM1_Init+0x140>)
 8001656:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001658:	4b3d      	ldr	r3, [pc, #244]	@ (8001750 <MX_TIM1_Init+0x13c>)
 800165a:	2253      	movs	r2, #83	@ 0x53
 800165c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800165e:	4b3c      	ldr	r3, [pc, #240]	@ (8001750 <MX_TIM1_Init+0x13c>)
 8001660:	2200      	movs	r2, #0
 8001662:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001664:	4b3a      	ldr	r3, [pc, #232]	@ (8001750 <MX_TIM1_Init+0x13c>)
 8001666:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800166a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800166c:	4b38      	ldr	r3, [pc, #224]	@ (8001750 <MX_TIM1_Init+0x13c>)
 800166e:	2200      	movs	r2, #0
 8001670:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001672:	4b37      	ldr	r3, [pc, #220]	@ (8001750 <MX_TIM1_Init+0x13c>)
 8001674:	2200      	movs	r2, #0
 8001676:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b35      	ldr	r3, [pc, #212]	@ (8001750 <MX_TIM1_Init+0x13c>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800167e:	4834      	ldr	r0, [pc, #208]	@ (8001750 <MX_TIM1_Init+0x13c>)
 8001680:	f003 fec8 	bl	8005414 <HAL_TIM_Base_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800168a:	f7ff fc3f 	bl	8000f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800168e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001692:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001694:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001698:	4619      	mov	r1, r3
 800169a:	482d      	ldr	r0, [pc, #180]	@ (8001750 <MX_TIM1_Init+0x13c>)
 800169c:	f004 f8ec 	bl	8005878 <HAL_TIM_ConfigClockSource>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80016a6:	f7ff fc31 	bl	8000f0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016aa:	4829      	ldr	r0, [pc, #164]	@ (8001750 <MX_TIM1_Init+0x13c>)
 80016ac:	f003 ff01 	bl	80054b2 <HAL_TIM_PWM_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80016b6:	f7ff fc29 	bl	8000f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016be:	2300      	movs	r3, #0
 80016c0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016c2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016c6:	4619      	mov	r1, r3
 80016c8:	4821      	ldr	r0, [pc, #132]	@ (8001750 <MX_TIM1_Init+0x13c>)
 80016ca:	f004 fcb3 	bl	8006034 <HAL_TIMEx_MasterConfigSynchronization>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80016d4:	f7ff fc1a 	bl	8000f0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016d8:	2360      	movs	r3, #96	@ 0x60
 80016da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500;
 80016dc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80016e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e2:	2300      	movs	r3, #0
 80016e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016e6:	2300      	movs	r3, #0
 80016e8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016ee:	2300      	movs	r3, #0
 80016f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016f2:	2300      	movs	r3, #0
 80016f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016fa:	2200      	movs	r2, #0
 80016fc:	4619      	mov	r1, r3
 80016fe:	4814      	ldr	r0, [pc, #80]	@ (8001750 <MX_TIM1_Init+0x13c>)
 8001700:	f003 fff8 	bl	80056f4 <HAL_TIM_PWM_ConfigChannel>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800170a:	f7ff fbff 	bl	8000f0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001722:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001726:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001728:	2300      	movs	r3, #0
 800172a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800172c:	1d3b      	adds	r3, r7, #4
 800172e:	4619      	mov	r1, r3
 8001730:	4807      	ldr	r0, [pc, #28]	@ (8001750 <MX_TIM1_Init+0x13c>)
 8001732:	f004 fcfb 	bl	800612c <HAL_TIMEx_ConfigBreakDeadTime>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 800173c:	f7ff fbe6 	bl	8000f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001740:	4803      	ldr	r0, [pc, #12]	@ (8001750 <MX_TIM1_Init+0x13c>)
 8001742:	f000 f82b 	bl	800179c <HAL_TIM_MspPostInit>

}
 8001746:	bf00      	nop
 8001748:	3758      	adds	r7, #88	@ 0x58
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200004e0 	.word	0x200004e0
 8001754:	40010000 	.word	0x40010000

08001758 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a0b      	ldr	r2, [pc, #44]	@ (8001794 <HAL_TIM_Base_MspInit+0x3c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d10d      	bne.n	8001786 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <HAL_TIM_Base_MspInit+0x40>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	4a09      	ldr	r2, [pc, #36]	@ (8001798 <HAL_TIM_Base_MspInit+0x40>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6453      	str	r3, [r2, #68]	@ 0x44
 800177a:	4b07      	ldr	r3, [pc, #28]	@ (8001798 <HAL_TIM_Base_MspInit+0x40>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001786:	bf00      	nop
 8001788:	3714      	adds	r7, #20
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	40010000 	.word	0x40010000
 8001798:	40023800 	.word	0x40023800

0800179c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b088      	sub	sp, #32
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	f107 030c 	add.w	r3, r7, #12
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a12      	ldr	r2, [pc, #72]	@ (8001804 <HAL_TIM_MspPostInit+0x68>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d11e      	bne.n	80017fc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <HAL_TIM_MspPostInit+0x6c>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a10      	ldr	r2, [pc, #64]	@ (8001808 <HAL_TIM_MspPostInit+0x6c>)
 80017c8:	f043 0310 	orr.w	r3, r3, #16
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <HAL_TIM_MspPostInit+0x6c>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0310 	and.w	r3, r3, #16
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017ec:	2301      	movs	r3, #1
 80017ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017f0:	f107 030c 	add.w	r3, r7, #12
 80017f4:	4619      	mov	r1, r3
 80017f6:	4805      	ldr	r0, [pc, #20]	@ (800180c <HAL_TIM_MspPostInit+0x70>)
 80017f8:	f000 fa7e 	bl	8001cf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80017fc:	bf00      	nop
 80017fe:	3720      	adds	r7, #32
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40010000 	.word	0x40010000
 8001808:	40023800 	.word	0x40023800
 800180c:	40021000 	.word	0x40021000

08001810 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001814:	4b11      	ldr	r3, [pc, #68]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001816:	4a12      	ldr	r2, [pc, #72]	@ (8001860 <MX_USART1_UART_Init+0x50>)
 8001818:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800181a:	4b10      	ldr	r3, [pc, #64]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 800181c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001820:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001822:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001828:	4b0c      	ldr	r3, [pc, #48]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 800182a:	2200      	movs	r2, #0
 800182c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800182e:	4b0b      	ldr	r3, [pc, #44]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001834:	4b09      	ldr	r3, [pc, #36]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001836:	220c      	movs	r2, #12
 8001838:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800183a:	4b08      	ldr	r3, [pc, #32]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001840:	4b06      	ldr	r3, [pc, #24]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001842:	2200      	movs	r2, #0
 8001844:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001846:	4805      	ldr	r0, [pc, #20]	@ (800185c <MX_USART1_UART_Init+0x4c>)
 8001848:	f004 fcc2 	bl	80061d0 <HAL_UART_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001852:	f7ff fb5b 	bl	8000f0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000528 	.word	0x20000528
 8001860:	40011000 	.word	0x40011000

08001864 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	@ 0x28
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a19      	ldr	r2, [pc, #100]	@ (80018e8 <HAL_UART_MspInit+0x84>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d12c      	bne.n	80018e0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
 800188a:	4b18      	ldr	r3, [pc, #96]	@ (80018ec <HAL_UART_MspInit+0x88>)
 800188c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800188e:	4a17      	ldr	r2, [pc, #92]	@ (80018ec <HAL_UART_MspInit+0x88>)
 8001890:	f043 0310 	orr.w	r3, r3, #16
 8001894:	6453      	str	r3, [r2, #68]	@ 0x44
 8001896:	4b15      	ldr	r3, [pc, #84]	@ (80018ec <HAL_UART_MspInit+0x88>)
 8001898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189a:	f003 0310 	and.w	r3, r3, #16
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <HAL_UART_MspInit+0x88>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	4a10      	ldr	r2, [pc, #64]	@ (80018ec <HAL_UART_MspInit+0x88>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b2:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <HAL_UART_MspInit+0x88>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80018be:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c4:	2302      	movs	r3, #2
 80018c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018cc:	2303      	movs	r3, #3
 80018ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018d0:	2307      	movs	r3, #7
 80018d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4619      	mov	r1, r3
 80018da:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <HAL_UART_MspInit+0x8c>)
 80018dc:	f000 fa0c 	bl	8001cf8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80018e0:	bf00      	nop
 80018e2:	3728      	adds	r7, #40	@ 0x28
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40011000 	.word	0x40011000
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40020000 	.word	0x40020000

080018f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80018f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800192c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018f8:	f7ff fe7a 	bl	80015f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018fc:	480c      	ldr	r0, [pc, #48]	@ (8001930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018fe:	490d      	ldr	r1, [pc, #52]	@ (8001934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001900:	4a0d      	ldr	r2, [pc, #52]	@ (8001938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001904:	e002      	b.n	800190c <LoopCopyDataInit>

08001906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800190a:	3304      	adds	r3, #4

0800190c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800190c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001910:	d3f9      	bcc.n	8001906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001912:	4a0a      	ldr	r2, [pc, #40]	@ (800193c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001914:	4c0a      	ldr	r4, [pc, #40]	@ (8001940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001918:	e001      	b.n	800191e <LoopFillZerobss>

0800191a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800191a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800191c:	3204      	adds	r2, #4

0800191e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001920:	d3fb      	bcc.n	800191a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001922:	f004 ff5d 	bl	80067e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001926:	f7ff f845 	bl	80009b4 <main>
  bx  lr    
 800192a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800192c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001934:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001938:	0800799c 	.word	0x0800799c
  ldr r2, =_sbss
 800193c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001940:	200006bc 	.word	0x200006bc

08001944 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001944:	e7fe      	b.n	8001944 <ADC_IRQHandler>
	...

08001948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800194c:	4b0e      	ldr	r3, [pc, #56]	@ (8001988 <HAL_Init+0x40>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a0d      	ldr	r2, [pc, #52]	@ (8001988 <HAL_Init+0x40>)
 8001952:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001956:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001958:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <HAL_Init+0x40>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0a      	ldr	r2, [pc, #40]	@ (8001988 <HAL_Init+0x40>)
 800195e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001962:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001964:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <HAL_Init+0x40>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a07      	ldr	r2, [pc, #28]	@ (8001988 <HAL_Init+0x40>)
 800196a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800196e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001970:	2003      	movs	r0, #3
 8001972:	f000 f94f 	bl	8001c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001976:	2000      	movs	r0, #0
 8001978:	f000 f808 	bl	800198c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800197c:	f7ff fd96 	bl	80014ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40023c00 	.word	0x40023c00

0800198c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001994:	4b12      	ldr	r3, [pc, #72]	@ (80019e0 <HAL_InitTick+0x54>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <HAL_InitTick+0x58>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	4619      	mov	r1, r3
 800199e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019aa:	4618      	mov	r0, r3
 80019ac:	f000 f967 	bl	8001c7e <HAL_SYSTICK_Config>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e00e      	b.n	80019d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2b0f      	cmp	r3, #15
 80019be:	d80a      	bhi.n	80019d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019c0:	2200      	movs	r2, #0
 80019c2:	6879      	ldr	r1, [r7, #4]
 80019c4:	f04f 30ff 	mov.w	r0, #4294967295
 80019c8:	f000 f92f 	bl	8001c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019cc:	4a06      	ldr	r2, [pc, #24]	@ (80019e8 <HAL_InitTick+0x5c>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
 80019d4:	e000      	b.n	80019d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20000008 	.word	0x20000008
 80019e4:	20000010 	.word	0x20000010
 80019e8:	2000000c 	.word	0x2000000c

080019ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <HAL_IncTick+0x20>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	461a      	mov	r2, r3
 80019f6:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <HAL_IncTick+0x24>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4413      	add	r3, r2
 80019fc:	4a04      	ldr	r2, [pc, #16]	@ (8001a10 <HAL_IncTick+0x24>)
 80019fe:	6013      	str	r3, [r2, #0]
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	20000010 	.word	0x20000010
 8001a10:	20000570 	.word	0x20000570

08001a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return uwTick;
 8001a18:	4b03      	ldr	r3, [pc, #12]	@ (8001a28 <HAL_GetTick+0x14>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	20000570 	.word	0x20000570

08001a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a34:	f7ff ffee 	bl	8001a14 <HAL_GetTick>
 8001a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a44:	d005      	beq.n	8001a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a46:	4b0a      	ldr	r3, [pc, #40]	@ (8001a70 <HAL_Delay+0x44>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	4413      	add	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a52:	bf00      	nop
 8001a54:	f7ff ffde 	bl	8001a14 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d8f7      	bhi.n	8001a54 <HAL_Delay+0x28>
  {
  }
}
 8001a64:	bf00      	nop
 8001a66:	bf00      	nop
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000010 	.word	0x20000010

08001a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	@ (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	60d3      	str	r3, [r2, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	@ (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db0b      	blt.n	8001b02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f003 021f 	and.w	r2, r3, #31
 8001af0:	4907      	ldr	r1, [pc, #28]	@ (8001b10 <__NVIC_EnableIRQ+0x38>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	@ (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	@ (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	@ 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
         );
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	@ 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001be0:	d301      	bcc.n	8001be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00f      	b.n	8001c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <SysTick_Config+0x40>)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bee:	210f      	movs	r1, #15
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f7ff ff8e 	bl	8001b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf8:	4b05      	ldr	r3, [pc, #20]	@ (8001c10 <SysTick_Config+0x40>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfe:	4b04      	ldr	r3, [pc, #16]	@ (8001c10 <SysTick_Config+0x40>)
 8001c00:	2207      	movs	r2, #7
 8001c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ff29 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b086      	sub	sp, #24
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	4603      	mov	r3, r0
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
 8001c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c3c:	f7ff ff3e 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	6978      	ldr	r0, [r7, #20]
 8001c48:	f7ff ff8e 	bl	8001b68 <NVIC_EncodePriority>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c52:	4611      	mov	r1, r2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff ff5d 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c5a:	bf00      	nop
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	4603      	mov	r3, r0
 8001c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff31 	bl	8001ad8 <__NVIC_EnableIRQ>
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff ffa2 	bl	8001bd0 <SysTick_Config>
 8001c8c:	4603      	mov	r3, r0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d004      	beq.n	8001cb4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2280      	movs	r2, #128	@ 0x80
 8001cae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e00c      	b.n	8001cce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2205      	movs	r2, #5
 8001cb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 0201 	bic.w	r2, r2, #1
 8001cca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ce8:	b2db      	uxtb	r3, r3
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
	...

08001cf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b089      	sub	sp, #36	@ 0x24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
 8001d12:	e16b      	b.n	8001fec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d14:	2201      	movs	r2, #1
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	4013      	ands	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	f040 815a 	bne.w	8001fe6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d005      	beq.n	8001d4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d130      	bne.n	8001dac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	2203      	movs	r2, #3
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	68da      	ldr	r2, [r3, #12]
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d80:	2201      	movs	r2, #1
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	091b      	lsrs	r3, r3, #4
 8001d96:	f003 0201 	and.w	r2, r3, #1
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f003 0303 	and.w	r3, r3, #3
 8001db4:	2b03      	cmp	r3, #3
 8001db6:	d017      	beq.n	8001de8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	2203      	movs	r2, #3
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d123      	bne.n	8001e3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	08da      	lsrs	r2, r3, #3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3208      	adds	r2, #8
 8001dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	220f      	movs	r2, #15
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	4013      	ands	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	691a      	ldr	r2, [r3, #16]
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	08da      	lsrs	r2, r3, #3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3208      	adds	r2, #8
 8001e36:	69b9      	ldr	r1, [r7, #24]
 8001e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	2203      	movs	r2, #3
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 0203 	and.w	r2, r3, #3
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 80b4 	beq.w	8001fe6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	4b60      	ldr	r3, [pc, #384]	@ (8002004 <HAL_GPIO_Init+0x30c>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e86:	4a5f      	ldr	r2, [pc, #380]	@ (8002004 <HAL_GPIO_Init+0x30c>)
 8001e88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e8e:	4b5d      	ldr	r3, [pc, #372]	@ (8002004 <HAL_GPIO_Init+0x30c>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e9a:	4a5b      	ldr	r2, [pc, #364]	@ (8002008 <HAL_GPIO_Init+0x310>)
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	089b      	lsrs	r3, r3, #2
 8001ea0:	3302      	adds	r3, #2
 8001ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	220f      	movs	r2, #15
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a52      	ldr	r2, [pc, #328]	@ (800200c <HAL_GPIO_Init+0x314>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d02b      	beq.n	8001f1e <HAL_GPIO_Init+0x226>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a51      	ldr	r2, [pc, #324]	@ (8002010 <HAL_GPIO_Init+0x318>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d025      	beq.n	8001f1a <HAL_GPIO_Init+0x222>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a50      	ldr	r2, [pc, #320]	@ (8002014 <HAL_GPIO_Init+0x31c>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d01f      	beq.n	8001f16 <HAL_GPIO_Init+0x21e>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a4f      	ldr	r2, [pc, #316]	@ (8002018 <HAL_GPIO_Init+0x320>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d019      	beq.n	8001f12 <HAL_GPIO_Init+0x21a>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a4e      	ldr	r2, [pc, #312]	@ (800201c <HAL_GPIO_Init+0x324>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d013      	beq.n	8001f0e <HAL_GPIO_Init+0x216>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a4d      	ldr	r2, [pc, #308]	@ (8002020 <HAL_GPIO_Init+0x328>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00d      	beq.n	8001f0a <HAL_GPIO_Init+0x212>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4c      	ldr	r2, [pc, #304]	@ (8002024 <HAL_GPIO_Init+0x32c>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d007      	beq.n	8001f06 <HAL_GPIO_Init+0x20e>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4b      	ldr	r2, [pc, #300]	@ (8002028 <HAL_GPIO_Init+0x330>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d101      	bne.n	8001f02 <HAL_GPIO_Init+0x20a>
 8001efe:	2307      	movs	r3, #7
 8001f00:	e00e      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f02:	2308      	movs	r3, #8
 8001f04:	e00c      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f06:	2306      	movs	r3, #6
 8001f08:	e00a      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f0a:	2305      	movs	r3, #5
 8001f0c:	e008      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f0e:	2304      	movs	r3, #4
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f12:	2303      	movs	r3, #3
 8001f14:	e004      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e002      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_GPIO_Init+0x228>
 8001f1e:	2300      	movs	r3, #0
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	f002 0203 	and.w	r2, r2, #3
 8001f26:	0092      	lsls	r2, r2, #2
 8001f28:	4093      	lsls	r3, r2
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f30:	4935      	ldr	r1, [pc, #212]	@ (8002008 <HAL_GPIO_Init+0x310>)
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	089b      	lsrs	r3, r3, #2
 8001f36:	3302      	adds	r3, #2
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f62:	4a32      	ldr	r2, [pc, #200]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f68:	4b30      	ldr	r3, [pc, #192]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f8c:	4a27      	ldr	r2, [pc, #156]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f92:	4b26      	ldr	r3, [pc, #152]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fe0:	4a12      	ldr	r2, [pc, #72]	@ (800202c <HAL_GPIO_Init+0x334>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	61fb      	str	r3, [r7, #28]
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	2b0f      	cmp	r3, #15
 8001ff0:	f67f ae90 	bls.w	8001d14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3724      	adds	r7, #36	@ 0x24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800
 8002008:	40013800 	.word	0x40013800
 800200c:	40020000 	.word	0x40020000
 8002010:	40020400 	.word	0x40020400
 8002014:	40020800 	.word	0x40020800
 8002018:	40020c00 	.word	0x40020c00
 800201c:	40021000 	.word	0x40021000
 8002020:	40021400 	.word	0x40021400
 8002024:	40021800 	.word	0x40021800
 8002028:	40021c00 	.word	0x40021c00
 800202c:	40013c00 	.word	0x40013c00

08002030 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e12b      	b.n	800229a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7fe fb2a 	bl	80006b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2224      	movs	r2, #36	@ 0x24
 8002060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002082:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002092:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002094:	f003 f996 	bl	80053c4 <HAL_RCC_GetPCLK1Freq>
 8002098:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	4a81      	ldr	r2, [pc, #516]	@ (80022a4 <HAL_I2C_Init+0x274>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d807      	bhi.n	80020b4 <HAL_I2C_Init+0x84>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4a80      	ldr	r2, [pc, #512]	@ (80022a8 <HAL_I2C_Init+0x278>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	bf94      	ite	ls
 80020ac:	2301      	movls	r3, #1
 80020ae:	2300      	movhi	r3, #0
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	e006      	b.n	80020c2 <HAL_I2C_Init+0x92>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	4a7d      	ldr	r2, [pc, #500]	@ (80022ac <HAL_I2C_Init+0x27c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	bf94      	ite	ls
 80020bc:	2301      	movls	r3, #1
 80020be:	2300      	movhi	r3, #0
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e0e7      	b.n	800229a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	4a78      	ldr	r2, [pc, #480]	@ (80022b0 <HAL_I2C_Init+0x280>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	0c9b      	lsrs	r3, r3, #18
 80020d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	4a6a      	ldr	r2, [pc, #424]	@ (80022a4 <HAL_I2C_Init+0x274>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d802      	bhi.n	8002104 <HAL_I2C_Init+0xd4>
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	3301      	adds	r3, #1
 8002102:	e009      	b.n	8002118 <HAL_I2C_Init+0xe8>
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800210a:	fb02 f303 	mul.w	r3, r2, r3
 800210e:	4a69      	ldr	r2, [pc, #420]	@ (80022b4 <HAL_I2C_Init+0x284>)
 8002110:	fba2 2303 	umull	r2, r3, r2, r3
 8002114:	099b      	lsrs	r3, r3, #6
 8002116:	3301      	adds	r3, #1
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	6812      	ldr	r2, [r2, #0]
 800211c:	430b      	orrs	r3, r1
 800211e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800212a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	495c      	ldr	r1, [pc, #368]	@ (80022a4 <HAL_I2C_Init+0x274>)
 8002134:	428b      	cmp	r3, r1
 8002136:	d819      	bhi.n	800216c <HAL_I2C_Init+0x13c>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	1e59      	subs	r1, r3, #1
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	fbb1 f3f3 	udiv	r3, r1, r3
 8002146:	1c59      	adds	r1, r3, #1
 8002148:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800214c:	400b      	ands	r3, r1
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00a      	beq.n	8002168 <HAL_I2C_Init+0x138>
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	1e59      	subs	r1, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002160:	3301      	adds	r3, #1
 8002162:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002166:	e051      	b.n	800220c <HAL_I2C_Init+0x1dc>
 8002168:	2304      	movs	r3, #4
 800216a:	e04f      	b.n	800220c <HAL_I2C_Init+0x1dc>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d111      	bne.n	8002198 <HAL_I2C_Init+0x168>
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	1e58      	subs	r0, r3, #1
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6859      	ldr	r1, [r3, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	440b      	add	r3, r1
 8002182:	fbb0 f3f3 	udiv	r3, r0, r3
 8002186:	3301      	adds	r3, #1
 8002188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800218c:	2b00      	cmp	r3, #0
 800218e:	bf0c      	ite	eq
 8002190:	2301      	moveq	r3, #1
 8002192:	2300      	movne	r3, #0
 8002194:	b2db      	uxtb	r3, r3
 8002196:	e012      	b.n	80021be <HAL_I2C_Init+0x18e>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	1e58      	subs	r0, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6859      	ldr	r1, [r3, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	0099      	lsls	r1, r3, #2
 80021a8:	440b      	add	r3, r1
 80021aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ae:	3301      	adds	r3, #1
 80021b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	bf0c      	ite	eq
 80021b8:	2301      	moveq	r3, #1
 80021ba:	2300      	movne	r3, #0
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <HAL_I2C_Init+0x196>
 80021c2:	2301      	movs	r3, #1
 80021c4:	e022      	b.n	800220c <HAL_I2C_Init+0x1dc>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10e      	bne.n	80021ec <HAL_I2C_Init+0x1bc>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	1e58      	subs	r0, r3, #1
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6859      	ldr	r1, [r3, #4]
 80021d6:	460b      	mov	r3, r1
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	440b      	add	r3, r1
 80021dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80021e0:	3301      	adds	r3, #1
 80021e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021ea:	e00f      	b.n	800220c <HAL_I2C_Init+0x1dc>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1e58      	subs	r0, r3, #1
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	0099      	lsls	r1, r3, #2
 80021fc:	440b      	add	r3, r1
 80021fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002202:	3301      	adds	r3, #1
 8002204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002208:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	6809      	ldr	r1, [r1, #0]
 8002210:	4313      	orrs	r3, r2
 8002212:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	69da      	ldr	r2, [r3, #28]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	431a      	orrs	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800223a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	6911      	ldr	r1, [r2, #16]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	68d2      	ldr	r2, [r2, #12]
 8002246:	4311      	orrs	r1, r2
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	6812      	ldr	r2, [r2, #0]
 800224c:	430b      	orrs	r3, r1
 800224e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	695a      	ldr	r2, [r3, #20]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	430a      	orrs	r2, r1
 800226a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f042 0201 	orr.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2220      	movs	r2, #32
 8002286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	000186a0 	.word	0x000186a0
 80022a8:	001e847f 	.word	0x001e847f
 80022ac:	003d08ff 	.word	0x003d08ff
 80022b0:	431bde83 	.word	0x431bde83
 80022b4:	10624dd3 	.word	0x10624dd3

080022b8 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ca:	2b80      	cmp	r3, #128	@ 0x80
 80022cc:	d103      	bne.n	80022d6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2200      	movs	r2, #0
 80022d4:	611a      	str	r2, [r3, #16]
  }
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
	...

080022e4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af02      	add	r7, sp, #8
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	4608      	mov	r0, r1
 80022ee:	4611      	mov	r1, r2
 80022f0:	461a      	mov	r2, r3
 80022f2:	4603      	mov	r3, r0
 80022f4:	817b      	strh	r3, [r7, #10]
 80022f6:	460b      	mov	r3, r1
 80022f8:	813b      	strh	r3, [r7, #8]
 80022fa:	4613      	mov	r3, r2
 80022fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022fe:	f7ff fb89 	bl	8001a14 <HAL_GetTick>
 8002302:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b20      	cmp	r3, #32
 800230e:	f040 80d9 	bne.w	80024c4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	2319      	movs	r3, #25
 8002318:	2201      	movs	r2, #1
 800231a:	496d      	ldr	r1, [pc, #436]	@ (80024d0 <HAL_I2C_Mem_Write+0x1ec>)
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f002 f935 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002328:	2302      	movs	r3, #2
 800232a:	e0cc      	b.n	80024c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_I2C_Mem_Write+0x56>
 8002336:	2302      	movs	r3, #2
 8002338:	e0c5      	b.n	80024c6 <HAL_I2C_Mem_Write+0x1e2>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0301 	and.w	r3, r3, #1
 800234c:	2b01      	cmp	r3, #1
 800234e:	d007      	beq.n	8002360 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800236e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2221      	movs	r2, #33	@ 0x21
 8002374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2240      	movs	r2, #64	@ 0x40
 800237c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	6a3a      	ldr	r2, [r7, #32]
 800238a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002390:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002396:	b29a      	uxth	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4a4d      	ldr	r2, [pc, #308]	@ (80024d4 <HAL_I2C_Mem_Write+0x1f0>)
 80023a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023a2:	88f8      	ldrh	r0, [r7, #6]
 80023a4:	893a      	ldrh	r2, [r7, #8]
 80023a6:	8979      	ldrh	r1, [r7, #10]
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	9301      	str	r3, [sp, #4]
 80023ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	4603      	mov	r3, r0
 80023b2:	68f8      	ldr	r0, [r7, #12]
 80023b4:	f001 fec4 	bl	8004140 <I2C_RequestMemoryWrite>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d052      	beq.n	8002464 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e081      	b.n	80024c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f002 f9fa 	bl	80047c0 <I2C_WaitOnTXEFlagUntilTimeout>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d00d      	beq.n	80023ee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d107      	bne.n	80023ea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e06b      	b.n	80024c6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f2:	781a      	ldrb	r2, [r3, #0]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002408:	3b01      	subs	r3, #1
 800240a:	b29a      	uxth	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002414:	b29b      	uxth	r3, r3
 8002416:	3b01      	subs	r3, #1
 8002418:	b29a      	uxth	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	695b      	ldr	r3, [r3, #20]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	2b04      	cmp	r3, #4
 800242a:	d11b      	bne.n	8002464 <HAL_I2C_Mem_Write+0x180>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002430:	2b00      	cmp	r3, #0
 8002432:	d017      	beq.n	8002464 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002438:	781a      	ldrb	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	1c5a      	adds	r2, r3, #1
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800244e:	3b01      	subs	r3, #1
 8002450:	b29a      	uxth	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800245a:	b29b      	uxth	r3, r3
 800245c:	3b01      	subs	r3, #1
 800245e:	b29a      	uxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1aa      	bne.n	80023c2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f002 f9ed 	bl	8004850 <I2C_WaitOnBTFFlagUntilTimeout>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00d      	beq.n	8002498 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002480:	2b04      	cmp	r3, #4
 8002482:	d107      	bne.n	8002494 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002492:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e016      	b.n	80024c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2220      	movs	r2, #32
 80024ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80024c0:	2300      	movs	r3, #0
 80024c2:	e000      	b.n	80024c6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80024c4:	2302      	movs	r3, #2
  }
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3718      	adds	r7, #24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	00100002 	.word	0x00100002
 80024d4:	ffff0000 	.word	0xffff0000

080024d8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08c      	sub	sp, #48	@ 0x30
 80024dc:	af02      	add	r7, sp, #8
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	4608      	mov	r0, r1
 80024e2:	4611      	mov	r1, r2
 80024e4:	461a      	mov	r2, r3
 80024e6:	4603      	mov	r3, r0
 80024e8:	817b      	strh	r3, [r7, #10]
 80024ea:	460b      	mov	r3, r1
 80024ec:	813b      	strh	r3, [r7, #8]
 80024ee:	4613      	mov	r3, r2
 80024f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024f2:	f7ff fa8f 	bl	8001a14 <HAL_GetTick>
 80024f6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b20      	cmp	r3, #32
 8002502:	f040 8214 	bne.w	800292e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	2319      	movs	r3, #25
 800250c:	2201      	movs	r2, #1
 800250e:	497b      	ldr	r1, [pc, #492]	@ (80026fc <HAL_I2C_Mem_Read+0x224>)
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f002 f83b 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800251c:	2302      	movs	r3, #2
 800251e:	e207      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002526:	2b01      	cmp	r3, #1
 8002528:	d101      	bne.n	800252e <HAL_I2C_Mem_Read+0x56>
 800252a:	2302      	movs	r3, #2
 800252c:	e200      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	2b01      	cmp	r3, #1
 8002542:	d007      	beq.n	8002554 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0201 	orr.w	r2, r2, #1
 8002552:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002562:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2222      	movs	r2, #34	@ 0x22
 8002568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2240      	movs	r2, #64	@ 0x40
 8002570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800257e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002584:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4a5b      	ldr	r2, [pc, #364]	@ (8002700 <HAL_I2C_Mem_Read+0x228>)
 8002594:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002596:	88f8      	ldrh	r0, [r7, #6]
 8002598:	893a      	ldrh	r2, [r7, #8]
 800259a:	8979      	ldrh	r1, [r7, #10]
 800259c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259e:	9301      	str	r3, [sp, #4]
 80025a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	4603      	mov	r3, r0
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f001 fe60 	bl	800426c <I2C_RequestMemoryRead>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e1bc      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d113      	bne.n	80025e6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025be:	2300      	movs	r3, #0
 80025c0:	623b      	str	r3, [r7, #32]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	623b      	str	r3, [r7, #32]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	623b      	str	r3, [r7, #32]
 80025d2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	e190      	b.n	8002908 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d11b      	bne.n	8002626 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025fe:	2300      	movs	r3, #0
 8002600:	61fb      	str	r3, [r7, #28]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	61fb      	str	r3, [r7, #28]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	61fb      	str	r3, [r7, #28]
 8002612:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	e170      	b.n	8002908 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800262a:	2b02      	cmp	r3, #2
 800262c:	d11b      	bne.n	8002666 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800263c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800264c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800264e:	2300      	movs	r3, #0
 8002650:	61bb      	str	r3, [r7, #24]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	61bb      	str	r3, [r7, #24]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	61bb      	str	r3, [r7, #24]
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	e150      	b.n	8002908 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	617b      	str	r3, [r7, #20]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	617b      	str	r3, [r7, #20]
 800267a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800267c:	e144      	b.n	8002908 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002682:	2b03      	cmp	r3, #3
 8002684:	f200 80f1 	bhi.w	800286a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268c:	2b01      	cmp	r3, #1
 800268e:	d123      	bne.n	80026d8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002692:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f002 f955 	bl	8004944 <I2C_WaitOnRXNEFlagUntilTimeout>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e145      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	691a      	ldr	r2, [r3, #16]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c0:	3b01      	subs	r3, #1
 80026c2:	b29a      	uxth	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	3b01      	subs	r3, #1
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80026d6:	e117      	b.n	8002908 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d14e      	bne.n	800277e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e2:	9300      	str	r3, [sp, #0]
 80026e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026e6:	2200      	movs	r2, #0
 80026e8:	4906      	ldr	r1, [pc, #24]	@ (8002704 <HAL_I2C_Mem_Read+0x22c>)
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f001 ff4e 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d008      	beq.n	8002708 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e11a      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
 80026fa:	bf00      	nop
 80026fc:	00100002 	.word	0x00100002
 8002700:	ffff0000 	.word	0xffff0000
 8002704:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002716:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	691a      	ldr	r2, [r3, #16]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	b2d2      	uxtb	r2, r2
 8002724:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002734:	3b01      	subs	r3, #1
 8002736:	b29a      	uxth	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002740:	b29b      	uxth	r3, r3
 8002742:	3b01      	subs	r3, #1
 8002744:	b29a      	uxth	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	691a      	ldr	r2, [r3, #16]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275c:	1c5a      	adds	r2, r3, #1
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002766:	3b01      	subs	r3, #1
 8002768:	b29a      	uxth	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002772:	b29b      	uxth	r3, r3
 8002774:	3b01      	subs	r3, #1
 8002776:	b29a      	uxth	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800277c:	e0c4      	b.n	8002908 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800277e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002784:	2200      	movs	r2, #0
 8002786:	496c      	ldr	r1, [pc, #432]	@ (8002938 <HAL_I2C_Mem_Read+0x460>)
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f001 feff 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0cb      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	691a      	ldr	r2, [r3, #16]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	3b01      	subs	r3, #1
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027e0:	2200      	movs	r2, #0
 80027e2:	4955      	ldr	r1, [pc, #340]	@ (8002938 <HAL_I2C_Mem_Read+0x460>)
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f001 fed1 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e09d      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002802:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691a      	ldr	r2, [r3, #16]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002820:	3b01      	subs	r3, #1
 8002822:	b29a      	uxth	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800282c:	b29b      	uxth	r3, r3
 800282e:	3b01      	subs	r3, #1
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	691a      	ldr	r2, [r3, #16]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002848:	1c5a      	adds	r2, r3, #1
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002852:	3b01      	subs	r3, #1
 8002854:	b29a      	uxth	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800285e:	b29b      	uxth	r3, r3
 8002860:	3b01      	subs	r3, #1
 8002862:	b29a      	uxth	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002868:	e04e      	b.n	8002908 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800286a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800286c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f002 f868 	bl	8004944 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e058      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	691a      	ldr	r2, [r3, #16]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002888:	b2d2      	uxtb	r2, r2
 800288a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002890:	1c5a      	adds	r2, r3, #1
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289a:	3b01      	subs	r3, #1
 800289c:	b29a      	uxth	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	3b01      	subs	r3, #1
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	695b      	ldr	r3, [r3, #20]
 80028b6:	f003 0304 	and.w	r3, r3, #4
 80028ba:	2b04      	cmp	r3, #4
 80028bc:	d124      	bne.n	8002908 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c2:	2b03      	cmp	r3, #3
 80028c4:	d107      	bne.n	80028d6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028d4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e8:	1c5a      	adds	r2, r3, #1
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f2:	3b01      	subs	r3, #1
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028fe:	b29b      	uxth	r3, r3
 8002900:	3b01      	subs	r3, #1
 8002902:	b29a      	uxth	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800290c:	2b00      	cmp	r3, #0
 800290e:	f47f aeb6 	bne.w	800267e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e000      	b.n	8002930 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800292e:	2302      	movs	r3, #2
  }
}
 8002930:	4618      	mov	r0, r3
 8002932:	3728      	adds	r7, #40	@ 0x28
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	00010004 	.word	0x00010004

0800293c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002954:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800295c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002964:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002966:	7bfb      	ldrb	r3, [r7, #15]
 8002968:	2b10      	cmp	r3, #16
 800296a:	d003      	beq.n	8002974 <HAL_I2C_EV_IRQHandler+0x38>
 800296c:	7bfb      	ldrb	r3, [r7, #15]
 800296e:	2b40      	cmp	r3, #64	@ 0x40
 8002970:	f040 80c1 	bne.w	8002af6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10d      	bne.n	80029aa <HAL_I2C_EV_IRQHandler+0x6e>
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002994:	d003      	beq.n	800299e <HAL_I2C_EV_IRQHandler+0x62>
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800299c:	d101      	bne.n	80029a2 <HAL_I2C_EV_IRQHandler+0x66>
 800299e:	2301      	movs	r3, #1
 80029a0:	e000      	b.n	80029a4 <HAL_I2C_EV_IRQHandler+0x68>
 80029a2:	2300      	movs	r3, #0
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	f000 8132 	beq.w	8002c0e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00c      	beq.n	80029ce <HAL_I2C_EV_IRQHandler+0x92>
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	0a5b      	lsrs	r3, r3, #9
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d006      	beq.n	80029ce <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f002 f84b 	bl	8004a5c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 fd9b 	bl	8003502 <I2C_Master_SB>
 80029cc:	e092      	b.n	8002af4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	08db      	lsrs	r3, r3, #3
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d009      	beq.n	80029ee <HAL_I2C_EV_IRQHandler+0xb2>
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	0a5b      	lsrs	r3, r3, #9
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 fe11 	bl	800360e <I2C_Master_ADD10>
 80029ec:	e082      	b.n	8002af4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	085b      	lsrs	r3, r3, #1
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d009      	beq.n	8002a0e <HAL_I2C_EV_IRQHandler+0xd2>
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	0a5b      	lsrs	r3, r3, #9
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 fe2b 	bl	8003662 <I2C_Master_ADDR>
 8002a0c:	e072      	b.n	8002af4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	089b      	lsrs	r3, r3, #2
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d03b      	beq.n	8002a92 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a28:	f000 80f3 	beq.w	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	09db      	lsrs	r3, r3, #7
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00f      	beq.n	8002a58 <HAL_I2C_EV_IRQHandler+0x11c>
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	0a9b      	lsrs	r3, r3, #10
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d009      	beq.n	8002a58 <HAL_I2C_EV_IRQHandler+0x11c>
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	089b      	lsrs	r3, r3, #2
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d103      	bne.n	8002a58 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 f9f3 	bl	8002e3c <I2C_MasterTransmit_TXE>
 8002a56:	e04d      	b.n	8002af4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	089b      	lsrs	r3, r3, #2
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80d6 	beq.w	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	0a5b      	lsrs	r3, r3, #9
 8002a6a:	f003 0301 	and.w	r3, r3, #1
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 80cf 	beq.w	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002a74:	7bbb      	ldrb	r3, [r7, #14]
 8002a76:	2b21      	cmp	r3, #33	@ 0x21
 8002a78:	d103      	bne.n	8002a82 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 fa7a 	bl	8002f74 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a80:	e0c7      	b.n	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	2b40      	cmp	r3, #64	@ 0x40
 8002a86:	f040 80c4 	bne.w	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 fae8 	bl	8003060 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a90:	e0bf      	b.n	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002aa0:	f000 80b7 	beq.w	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	099b      	lsrs	r3, r3, #6
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00f      	beq.n	8002ad0 <HAL_I2C_EV_IRQHandler+0x194>
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	0a9b      	lsrs	r3, r3, #10
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d009      	beq.n	8002ad0 <HAL_I2C_EV_IRQHandler+0x194>
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	089b      	lsrs	r3, r3, #2
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d103      	bne.n	8002ad0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 fb61 	bl	8003190 <I2C_MasterReceive_RXNE>
 8002ace:	e011      	b.n	8002af4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	089b      	lsrs	r3, r3, #2
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 809a 	beq.w	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	0a5b      	lsrs	r3, r3, #9
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 8093 	beq.w	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 fc17 	bl	8003320 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002af2:	e08e      	b.n	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002af4:	e08d      	b.n	8002c12 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d004      	beq.n	8002b08 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	61fb      	str	r3, [r7, #28]
 8002b06:	e007      	b.n	8002b18 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	085b      	lsrs	r3, r3, #1
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d012      	beq.n	8002b4a <HAL_I2C_EV_IRQHandler+0x20e>
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	0a5b      	lsrs	r3, r3, #9
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00c      	beq.n	8002b4a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002b40:	69b9      	ldr	r1, [r7, #24]
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 ffdc 	bl	8003b00 <I2C_Slave_ADDR>
 8002b48:	e066      	b.n	8002c18 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	091b      	lsrs	r3, r3, #4
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d009      	beq.n	8002b6a <HAL_I2C_EV_IRQHandler+0x22e>
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	0a5b      	lsrs	r3, r3, #9
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f001 f816 	bl	8003b94 <I2C_Slave_STOPF>
 8002b68:	e056      	b.n	8002c18 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002b6a:	7bbb      	ldrb	r3, [r7, #14]
 8002b6c:	2b21      	cmp	r3, #33	@ 0x21
 8002b6e:	d002      	beq.n	8002b76 <HAL_I2C_EV_IRQHandler+0x23a>
 8002b70:	7bbb      	ldrb	r3, [r7, #14]
 8002b72:	2b29      	cmp	r3, #41	@ 0x29
 8002b74:	d125      	bne.n	8002bc2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	09db      	lsrs	r3, r3, #7
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00f      	beq.n	8002ba2 <HAL_I2C_EV_IRQHandler+0x266>
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	0a9b      	lsrs	r3, r3, #10
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d009      	beq.n	8002ba2 <HAL_I2C_EV_IRQHandler+0x266>
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d103      	bne.n	8002ba2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 fef2 	bl	8003984 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ba0:	e039      	b.n	8002c16 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	089b      	lsrs	r3, r3, #2
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d033      	beq.n	8002c16 <HAL_I2C_EV_IRQHandler+0x2da>
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	0a5b      	lsrs	r3, r3, #9
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d02d      	beq.n	8002c16 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 ff1f 	bl	80039fe <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002bc0:	e029      	b.n	8002c16 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	099b      	lsrs	r3, r3, #6
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00f      	beq.n	8002bee <HAL_I2C_EV_IRQHandler+0x2b2>
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	0a9b      	lsrs	r3, r3, #10
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d009      	beq.n	8002bee <HAL_I2C_EV_IRQHandler+0x2b2>
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	089b      	lsrs	r3, r3, #2
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d103      	bne.n	8002bee <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 ff2a 	bl	8003a40 <I2C_SlaveReceive_RXNE>
 8002bec:	e014      	b.n	8002c18 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	089b      	lsrs	r3, r3, #2
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00e      	beq.n	8002c18 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	0a5b      	lsrs	r3, r3, #9
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d008      	beq.n	8002c18 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 ff58 	bl	8003abc <I2C_SlaveReceive_BTF>
 8002c0c:	e004      	b.n	8002c18 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002c0e:	bf00      	nop
 8002c10:	e002      	b.n	8002c18 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c12:	bf00      	nop
 8002c14:	e000      	b.n	8002c18 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c16:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002c18:	3720      	adds	r7, #32
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b08a      	sub	sp, #40	@ 0x28
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002c36:	2300      	movs	r3, #0
 8002c38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c40:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c42:	6a3b      	ldr	r3, [r7, #32]
 8002c44:	0a1b      	lsrs	r3, r3, #8
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00e      	beq.n	8002c6c <HAL_I2C_ER_IRQHandler+0x4e>
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	0a1b      	lsrs	r3, r3, #8
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d008      	beq.n	8002c6c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5c:	f043 0301 	orr.w	r3, r3, #1
 8002c60:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002c6a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c6c:	6a3b      	ldr	r3, [r7, #32]
 8002c6e:	0a5b      	lsrs	r3, r3, #9
 8002c70:	f003 0301 	and.w	r3, r3, #1
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00e      	beq.n	8002c96 <HAL_I2C_ER_IRQHandler+0x78>
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	0a1b      	lsrs	r3, r3, #8
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d008      	beq.n	8002c96 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c86:	f043 0302 	orr.w	r3, r3, #2
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002c94:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c96:	6a3b      	ldr	r3, [r7, #32]
 8002c98:	0a9b      	lsrs	r3, r3, #10
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d03f      	beq.n	8002d22 <HAL_I2C_ER_IRQHandler+0x104>
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	0a1b      	lsrs	r3, r3, #8
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d039      	beq.n	8002d22 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8002cae:	7efb      	ldrb	r3, [r7, #27]
 8002cb0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cc0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002cc8:	7ebb      	ldrb	r3, [r7, #26]
 8002cca:	2b20      	cmp	r3, #32
 8002ccc:	d112      	bne.n	8002cf4 <HAL_I2C_ER_IRQHandler+0xd6>
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10f      	bne.n	8002cf4 <HAL_I2C_ER_IRQHandler+0xd6>
 8002cd4:	7cfb      	ldrb	r3, [r7, #19]
 8002cd6:	2b21      	cmp	r3, #33	@ 0x21
 8002cd8:	d008      	beq.n	8002cec <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002cda:	7cfb      	ldrb	r3, [r7, #19]
 8002cdc:	2b29      	cmp	r3, #41	@ 0x29
 8002cde:	d005      	beq.n	8002cec <HAL_I2C_ER_IRQHandler+0xce>
 8002ce0:	7cfb      	ldrb	r3, [r7, #19]
 8002ce2:	2b28      	cmp	r3, #40	@ 0x28
 8002ce4:	d106      	bne.n	8002cf4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2b21      	cmp	r3, #33	@ 0x21
 8002cea:	d103      	bne.n	8002cf4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f001 f881 	bl	8003df4 <I2C_Slave_AF>
 8002cf2:	e016      	b.n	8002d22 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002cfc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d00:	f043 0304 	orr.w	r3, r3, #4
 8002d04:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002d06:	7efb      	ldrb	r3, [r7, #27]
 8002d08:	2b10      	cmp	r3, #16
 8002d0a:	d002      	beq.n	8002d12 <HAL_I2C_ER_IRQHandler+0xf4>
 8002d0c:	7efb      	ldrb	r3, [r7, #27]
 8002d0e:	2b40      	cmp	r3, #64	@ 0x40
 8002d10:	d107      	bne.n	8002d22 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d20:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d22:	6a3b      	ldr	r3, [r7, #32]
 8002d24:	0adb      	lsrs	r3, r3, #11
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00e      	beq.n	8002d4c <HAL_I2C_ER_IRQHandler+0x12e>
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	0a1b      	lsrs	r3, r3, #8
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d008      	beq.n	8002d4c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3c:	f043 0308 	orr.w	r3, r3, #8
 8002d40:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002d4a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d008      	beq.n	8002d64 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f001 f8bc 	bl	8003edc <I2C_ITError>
  }
}
 8002d64:	bf00      	nop
 8002d66:	3728      	adds	r7, #40	@ 0x28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	70fb      	strb	r3, [r7, #3]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e4a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e52:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e58:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d150      	bne.n	8002f04 <I2C_MasterTransmit_TXE+0xc8>
 8002e62:	7bfb      	ldrb	r3, [r7, #15]
 8002e64:	2b21      	cmp	r3, #33	@ 0x21
 8002e66:	d14d      	bne.n	8002f04 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	2b08      	cmp	r3, #8
 8002e6c:	d01d      	beq.n	8002eaa <I2C_MasterTransmit_TXE+0x6e>
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	2b20      	cmp	r3, #32
 8002e72:	d01a      	beq.n	8002eaa <I2C_MasterTransmit_TXE+0x6e>
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e7a:	d016      	beq.n	8002eaa <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002e8a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2211      	movs	r2, #17
 8002e90:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff ff62 	bl	8002d6c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ea8:	e060      	b.n	8002f6c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002eb8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ec8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2b40      	cmp	r3, #64	@ 0x40
 8002ee2:	d107      	bne.n	8002ef4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7ff ff7d 	bl	8002dec <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ef2:	e03b      	b.n	8002f6c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7ff ff35 	bl	8002d6c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f02:	e033      	b.n	8002f6c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
 8002f06:	2b21      	cmp	r3, #33	@ 0x21
 8002f08:	d005      	beq.n	8002f16 <I2C_MasterTransmit_TXE+0xda>
 8002f0a:	7bbb      	ldrb	r3, [r7, #14]
 8002f0c:	2b40      	cmp	r3, #64	@ 0x40
 8002f0e:	d12d      	bne.n	8002f6c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002f10:	7bfb      	ldrb	r3, [r7, #15]
 8002f12:	2b22      	cmp	r3, #34	@ 0x22
 8002f14:	d12a      	bne.n	8002f6c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d108      	bne.n	8002f32 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	685a      	ldr	r2, [r3, #4]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f2e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002f30:	e01c      	b.n	8002f6c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b40      	cmp	r3, #64	@ 0x40
 8002f3c:	d103      	bne.n	8002f46 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f88e 	bl	8003060 <I2C_MemoryTransmit_TXE_BTF>
}
 8002f44:	e012      	b.n	8002f6c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4a:	781a      	ldrb	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f56:	1c5a      	adds	r2, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	3b01      	subs	r3, #1
 8002f64:	b29a      	uxth	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002f6a:	e7ff      	b.n	8002f6c <I2C_MasterTransmit_TXE+0x130>
 8002f6c:	bf00      	nop
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f80:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b21      	cmp	r3, #33	@ 0x21
 8002f8c:	d164      	bne.n	8003058 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d012      	beq.n	8002fbe <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9c:	781a      	ldrb	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa8:	1c5a      	adds	r2, r3, #1
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002fbc:	e04c      	b.n	8003058 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d01d      	beq.n	8003000 <I2C_MasterTransmit_BTF+0x8c>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2b20      	cmp	r3, #32
 8002fc8:	d01a      	beq.n	8003000 <I2C_MasterTransmit_BTF+0x8c>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002fd0:	d016      	beq.n	8003000 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002fe0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2211      	movs	r2, #17
 8002fe6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f7ff feb7 	bl	8002d6c <HAL_I2C_MasterTxCpltCallback>
}
 8002ffe:	e02b      	b.n	8003058 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800300e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800301e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b40      	cmp	r3, #64	@ 0x40
 8003038:	d107      	bne.n	800304a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f7ff fed2 	bl	8002dec <HAL_I2C_MemTxCpltCallback>
}
 8003048:	e006      	b.n	8003058 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7ff fe8a 	bl	8002d6c <HAL_I2C_MasterTxCpltCallback>
}
 8003058:	bf00      	nop
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800306e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003074:	2b00      	cmp	r3, #0
 8003076:	d11d      	bne.n	80030b4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800307c:	2b01      	cmp	r3, #1
 800307e:	d10b      	bne.n	8003098 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003084:	b2da      	uxtb	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003090:	1c9a      	adds	r2, r3, #2
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003096:	e077      	b.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800309c:	b29b      	uxth	r3, r3
 800309e:	121b      	asrs	r3, r3, #8
 80030a0:	b2da      	uxtb	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030ac:	1c5a      	adds	r2, r3, #1
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80030b2:	e069      	b.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d10b      	bne.n	80030d4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030c0:	b2da      	uxtb	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030cc:	1c5a      	adds	r2, r3, #1
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80030d2:	e059      	b.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d152      	bne.n	8003182 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
 80030de:	2b22      	cmp	r3, #34	@ 0x22
 80030e0:	d10d      	bne.n	80030fe <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030f0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030f6:	1c5a      	adds	r2, r3, #1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80030fc:	e044      	b.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003102:	b29b      	uxth	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d015      	beq.n	8003134 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003108:	7bfb      	ldrb	r3, [r7, #15]
 800310a:	2b21      	cmp	r3, #33	@ 0x21
 800310c:	d112      	bne.n	8003134 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003112:	781a      	ldrb	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29a      	uxth	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003132:	e029      	b.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003138:	b29b      	uxth	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d124      	bne.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800313e:	7bfb      	ldrb	r3, [r7, #15]
 8003140:	2b21      	cmp	r3, #33	@ 0x21
 8003142:	d121      	bne.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003152:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003162:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7ff fe36 	bl	8002dec <HAL_I2C_MemTxCpltCallback>
}
 8003180:	e002      	b.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7ff f898 	bl	80022b8 <I2C_Flush_DR>
}
 8003188:	bf00      	nop
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b22      	cmp	r3, #34	@ 0x22
 80031a2:	f040 80b9 	bne.w	8003318 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031aa:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	2b03      	cmp	r3, #3
 80031b8:	d921      	bls.n	80031fe <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	691a      	ldr	r2, [r3, #16]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c4:	b2d2      	uxtb	r2, r2
 80031c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031cc:	1c5a      	adds	r2, r3, #1
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	3b01      	subs	r3, #1
 80031da:	b29a      	uxth	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	2b03      	cmp	r3, #3
 80031e8:	f040 8096 	bne.w	8003318 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031fa:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80031fc:	e08c      	b.n	8003318 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003202:	2b02      	cmp	r3, #2
 8003204:	d07f      	beq.n	8003306 <I2C_MasterReceive_RXNE+0x176>
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d002      	beq.n	8003212 <I2C_MasterReceive_RXNE+0x82>
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d179      	bne.n	8003306 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f001 fb64 	bl	80048e0 <I2C_WaitOnSTOPRequestThroughIT>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d14c      	bne.n	80032b8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800322c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800323c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	691a      	ldr	r2, [r3, #16]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800325a:	b29b      	uxth	r3, r3
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2220      	movs	r2, #32
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003272:	b2db      	uxtb	r3, r3
 8003274:	2b40      	cmp	r3, #64	@ 0x40
 8003276:	d10a      	bne.n	800328e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7ff fdba 	bl	8002e00 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800328c:	e044      	b.n	8003318 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2b08      	cmp	r3, #8
 800329a:	d002      	beq.n	80032a2 <I2C_MasterReceive_RXNE+0x112>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d103      	bne.n	80032aa <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80032a8:	e002      	b.n	80032b0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2212      	movs	r2, #18
 80032ae:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f7ff fd65 	bl	8002d80 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80032b6:	e02f      	b.n	8003318 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80032c6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2220      	movs	r2, #32
 80032f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f7ff fd88 	bl	8002e14 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003304:	e008      	b.n	8003318 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003314:	605a      	str	r2, [r3, #4]
}
 8003316:	e7ff      	b.n	8003318 <I2C_MasterReceive_RXNE+0x188>
 8003318:	bf00      	nop
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800332c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003332:	b29b      	uxth	r3, r3
 8003334:	2b04      	cmp	r3, #4
 8003336:	d11b      	bne.n	8003370 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003346:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	691a      	ldr	r2, [r3, #16]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	1c5a      	adds	r2, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003364:	b29b      	uxth	r3, r3
 8003366:	3b01      	subs	r3, #1
 8003368:	b29a      	uxth	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800336e:	e0c4      	b.n	80034fa <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003374:	b29b      	uxth	r3, r3
 8003376:	2b03      	cmp	r3, #3
 8003378:	d129      	bne.n	80033ce <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003388:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2b04      	cmp	r3, #4
 800338e:	d00a      	beq.n	80033a6 <I2C_MasterReceive_BTF+0x86>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2b02      	cmp	r3, #2
 8003394:	d007      	beq.n	80033a6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033a4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	3b01      	subs	r3, #1
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80033cc:	e095      	b.n	80034fa <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d17d      	bne.n	80034d4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d002      	beq.n	80033e4 <I2C_MasterReceive_BTF+0xc4>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2b10      	cmp	r3, #16
 80033e2:	d108      	bne.n	80033f6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	e016      	b.n	8003424 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d002      	beq.n	8003402 <I2C_MasterReceive_BTF+0xe2>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d108      	bne.n	8003414 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003410:	601a      	str	r2, [r3, #0]
 8003412:	e007      	b.n	8003424 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003422:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	691a      	ldr	r2, [r3, #16]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342e:	b2d2      	uxtb	r2, r2
 8003430:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003436:	1c5a      	adds	r2, r3, #1
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	3b01      	subs	r3, #1
 8003444:	b29a      	uxth	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	b2d2      	uxtb	r2, r2
 8003456:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345c:	1c5a      	adds	r2, r3, #1
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003466:	b29b      	uxth	r3, r3
 8003468:	3b01      	subs	r3, #1
 800346a:	b29a      	uxth	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800347e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2220      	movs	r2, #32
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2b40      	cmp	r3, #64	@ 0x40
 8003492:	d10a      	bne.n	80034aa <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff fcac 	bl	8002e00 <HAL_I2C_MemRxCpltCallback>
}
 80034a8:	e027      	b.n	80034fa <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2b08      	cmp	r3, #8
 80034b6:	d002      	beq.n	80034be <I2C_MasterReceive_BTF+0x19e>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2b20      	cmp	r3, #32
 80034bc:	d103      	bne.n	80034c6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80034c4:	e002      	b.n	80034cc <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2212      	movs	r2, #18
 80034ca:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7ff fc57 	bl	8002d80 <HAL_I2C_MasterRxCpltCallback>
}
 80034d2:	e012      	b.n	80034fa <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	691a      	ldr	r2, [r3, #16]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	1c5a      	adds	r2, r3, #1
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	3b01      	subs	r3, #1
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80034fa:	bf00      	nop
 80034fc:	3710      	adds	r7, #16
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b40      	cmp	r3, #64	@ 0x40
 8003514:	d117      	bne.n	8003546 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800351a:	2b00      	cmp	r3, #0
 800351c:	d109      	bne.n	8003532 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003522:	b2db      	uxtb	r3, r3
 8003524:	461a      	mov	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800352e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003530:	e067      	b.n	8003602 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003536:	b2db      	uxtb	r3, r3
 8003538:	f043 0301 	orr.w	r3, r3, #1
 800353c:	b2da      	uxtb	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	611a      	str	r2, [r3, #16]
}
 8003544:	e05d      	b.n	8003602 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800354e:	d133      	bne.n	80035b8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b21      	cmp	r3, #33	@ 0x21
 800355a:	d109      	bne.n	8003570 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003560:	b2db      	uxtb	r3, r3
 8003562:	461a      	mov	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800356c:	611a      	str	r2, [r3, #16]
 800356e:	e008      	b.n	8003582 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003574:	b2db      	uxtb	r3, r3
 8003576:	f043 0301 	orr.w	r3, r3, #1
 800357a:	b2da      	uxtb	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003586:	2b00      	cmp	r3, #0
 8003588:	d004      	beq.n	8003594 <I2C_Master_SB+0x92>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800358e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003590:	2b00      	cmp	r3, #0
 8003592:	d108      	bne.n	80035a6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003598:	2b00      	cmp	r3, #0
 800359a:	d032      	beq.n	8003602 <I2C_Master_SB+0x100>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d02d      	beq.n	8003602 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035b4:	605a      	str	r2, [r3, #4]
}
 80035b6:	e024      	b.n	8003602 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d10e      	bne.n	80035de <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	11db      	asrs	r3, r3, #7
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	f003 0306 	and.w	r3, r3, #6
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	f063 030f 	orn	r3, r3, #15
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	611a      	str	r2, [r3, #16]
}
 80035dc:	e011      	b.n	8003602 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d10d      	bne.n	8003602 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	11db      	asrs	r3, r3, #7
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	f003 0306 	and.w	r3, r3, #6
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	f063 030e 	orn	r3, r3, #14
 80035fa:	b2da      	uxtb	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	611a      	str	r2, [r3, #16]
}
 8003602:	bf00      	nop
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800360e:	b480      	push	{r7}
 8003610:	b083      	sub	sp, #12
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361a:	b2da      	uxtb	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003626:	2b00      	cmp	r3, #0
 8003628:	d004      	beq.n	8003634 <I2C_Master_ADD10+0x26>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800362e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003630:	2b00      	cmp	r3, #0
 8003632:	d108      	bne.n	8003646 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00c      	beq.n	8003656 <I2C_Master_ADD10+0x48>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003642:	2b00      	cmp	r3, #0
 8003644:	d007      	beq.n	8003656 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003654:	605a      	str	r2, [r3, #4]
  }
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003662:	b480      	push	{r7}
 8003664:	b091      	sub	sp, #68	@ 0x44
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003670:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003678:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b22      	cmp	r3, #34	@ 0x22
 800368a:	f040 8169 	bne.w	8003960 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003692:	2b00      	cmp	r3, #0
 8003694:	d10f      	bne.n	80036b6 <I2C_Master_ADDR+0x54>
 8003696:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800369a:	2b40      	cmp	r3, #64	@ 0x40
 800369c:	d10b      	bne.n	80036b6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800369e:	2300      	movs	r3, #0
 80036a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80036b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b4:	e160      	b.n	8003978 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d11d      	bne.n	80036fa <I2C_Master_ADDR+0x98>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80036c6:	d118      	bne.n	80036fa <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036c8:	2300      	movs	r3, #0
 80036ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036ec:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036f2:	1c5a      	adds	r2, r3, #1
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80036f8:	e13e      	b.n	8003978 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036fe:	b29b      	uxth	r3, r3
 8003700:	2b00      	cmp	r3, #0
 8003702:	d113      	bne.n	800372c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003704:	2300      	movs	r3, #0
 8003706:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003718:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003728:	601a      	str	r2, [r3, #0]
 800372a:	e115      	b.n	8003958 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003730:	b29b      	uxth	r3, r3
 8003732:	2b01      	cmp	r3, #1
 8003734:	f040 808a 	bne.w	800384c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800373a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800373e:	d137      	bne.n	80037b0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800374e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800375a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800375e:	d113      	bne.n	8003788 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800376e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003770:	2300      	movs	r3, #0
 8003772:	627b      	str	r3, [r7, #36]	@ 0x24
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	627b      	str	r3, [r7, #36]	@ 0x24
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	627b      	str	r3, [r7, #36]	@ 0x24
 8003784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003786:	e0e7      	b.n	8003958 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003788:	2300      	movs	r3, #0
 800378a:	623b      	str	r3, [r7, #32]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	623b      	str	r3, [r7, #32]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	623b      	str	r3, [r7, #32]
 800379c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	e0d3      	b.n	8003958 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80037b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b2:	2b08      	cmp	r3, #8
 80037b4:	d02e      	beq.n	8003814 <I2C_Master_ADDR+0x1b2>
 80037b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b8:	2b20      	cmp	r3, #32
 80037ba:	d02b      	beq.n	8003814 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80037bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037be:	2b12      	cmp	r3, #18
 80037c0:	d102      	bne.n	80037c8 <I2C_Master_ADDR+0x166>
 80037c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d125      	bne.n	8003814 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80037c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d00e      	beq.n	80037ec <I2C_Master_ADDR+0x18a>
 80037ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d00b      	beq.n	80037ec <I2C_Master_ADDR+0x18a>
 80037d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037d6:	2b10      	cmp	r3, #16
 80037d8:	d008      	beq.n	80037ec <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	e007      	b.n	80037fc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037fa:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037fc:	2300      	movs	r3, #0
 80037fe:	61fb      	str	r3, [r7, #28]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	61fb      	str	r3, [r7, #28]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	61fb      	str	r3, [r7, #28]
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	e0a1      	b.n	8003958 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003822:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003824:	2300      	movs	r3, #0
 8003826:	61bb      	str	r3, [r7, #24]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	61bb      	str	r3, [r7, #24]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	61bb      	str	r3, [r7, #24]
 8003838:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	e085      	b.n	8003958 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003850:	b29b      	uxth	r3, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d14d      	bne.n	80038f2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003858:	2b04      	cmp	r3, #4
 800385a:	d016      	beq.n	800388a <I2C_Master_ADDR+0x228>
 800385c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800385e:	2b02      	cmp	r3, #2
 8003860:	d013      	beq.n	800388a <I2C_Master_ADDR+0x228>
 8003862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003864:	2b10      	cmp	r3, #16
 8003866:	d010      	beq.n	800388a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003876:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	e007      	b.n	800389a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003898:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038a8:	d117      	bne.n	80038da <I2C_Master_ADDR+0x278>
 80038aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038b0:	d00b      	beq.n	80038ca <I2C_Master_ADDR+0x268>
 80038b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d008      	beq.n	80038ca <I2C_Master_ADDR+0x268>
 80038b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ba:	2b08      	cmp	r3, #8
 80038bc:	d005      	beq.n	80038ca <I2C_Master_ADDR+0x268>
 80038be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c0:	2b10      	cmp	r3, #16
 80038c2:	d002      	beq.n	80038ca <I2C_Master_ADDR+0x268>
 80038c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c6:	2b20      	cmp	r3, #32
 80038c8:	d107      	bne.n	80038da <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80038d8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	617b      	str	r3, [r7, #20]
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	e032      	b.n	8003958 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003900:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800390c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003910:	d117      	bne.n	8003942 <I2C_Master_ADDR+0x2e0>
 8003912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003914:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003918:	d00b      	beq.n	8003932 <I2C_Master_ADDR+0x2d0>
 800391a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800391c:	2b01      	cmp	r3, #1
 800391e:	d008      	beq.n	8003932 <I2C_Master_ADDR+0x2d0>
 8003920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003922:	2b08      	cmp	r3, #8
 8003924:	d005      	beq.n	8003932 <I2C_Master_ADDR+0x2d0>
 8003926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003928:	2b10      	cmp	r3, #16
 800392a:	d002      	beq.n	8003932 <I2C_Master_ADDR+0x2d0>
 800392c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800392e:	2b20      	cmp	r3, #32
 8003930:	d107      	bne.n	8003942 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003940:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003942:	2300      	movs	r3, #0
 8003944:	613b      	str	r3, [r7, #16]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	613b      	str	r3, [r7, #16]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800395e:	e00b      	b.n	8003978 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003960:	2300      	movs	r3, #0
 8003962:	60fb      	str	r3, [r7, #12]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]
}
 8003976:	e7ff      	b.n	8003978 <I2C_Master_ADDR+0x316>
 8003978:	bf00      	nop
 800397a:	3744      	adds	r7, #68	@ 0x44
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003992:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d02b      	beq.n	80039f6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a2:	781a      	ldrb	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	3b01      	subs	r3, #1
 80039bc:	b29a      	uxth	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d114      	bne.n	80039f6 <I2C_SlaveTransmit_TXE+0x72>
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	2b29      	cmp	r3, #41	@ 0x29
 80039d0:	d111      	bne.n	80039f6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039e0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2221      	movs	r2, #33	@ 0x21
 80039e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2228      	movs	r2, #40	@ 0x28
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f7ff f9cf 	bl	8002d94 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80039f6:	bf00      	nop
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b083      	sub	sp, #12
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d011      	beq.n	8003a34 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	781a      	ldrb	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a4e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d02c      	beq.n	8003ab4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	691a      	ldr	r2, [r3, #16]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a64:	b2d2      	uxtb	r2, r2
 8003a66:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	1c5a      	adds	r2, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d114      	bne.n	8003ab4 <I2C_SlaveReceive_RXNE+0x74>
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a8e:	d111      	bne.n	8003ab4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685a      	ldr	r2, [r3, #4]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a9e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2222      	movs	r2, #34	@ 0x22
 8003aa4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2228      	movs	r2, #40	@ 0x28
 8003aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7ff f97a 	bl	8002da8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d012      	beq.n	8003af4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	691a      	ldr	r2, [r3, #16]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad8:	b2d2      	uxtb	r2, r2
 8003ada:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae0:	1c5a      	adds	r2, r3, #1
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	3b01      	subs	r3, #1
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003b1a:	2b28      	cmp	r3, #40	@ 0x28
 8003b1c:	d127      	bne.n	8003b6e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	685a      	ldr	r2, [r3, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b2c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	089b      	lsrs	r3, r3, #2
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	09db      	lsrs	r3, r3, #7
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d103      	bne.n	8003b52 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	81bb      	strh	r3, [r7, #12]
 8003b50:	e002      	b.n	8003b58 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003b60:	89ba      	ldrh	r2, [r7, #12]
 8003b62:	7bfb      	ldrb	r3, [r7, #15]
 8003b64:	4619      	mov	r1, r3
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7ff f928 	bl	8002dbc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003b6c:	e00e      	b.n	8003b8c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b6e:	2300      	movs	r3, #0
 8003b70:	60bb      	str	r3, [r7, #8]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	60bb      	str	r3, [r7, #8]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	60bb      	str	r3, [r7, #8]
 8003b82:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003b8c:	bf00      	nop
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ba2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003bb2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60bb      	str	r3, [r7, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	60bb      	str	r3, [r7, #8]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f042 0201 	orr.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003be0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bf0:	d172      	bne.n	8003cd8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
 8003bf4:	2b22      	cmp	r3, #34	@ 0x22
 8003bf6:	d002      	beq.n	8003bfe <I2C_Slave_STOPF+0x6a>
 8003bf8:	7bfb      	ldrb	r3, [r7, #15]
 8003bfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bfc:	d135      	bne.n	8003c6a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d005      	beq.n	8003c22 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1a:	f043 0204 	orr.w	r2, r3, #4
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c30:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7fe f84f 	bl	8001cda <HAL_DMA_GetState>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d049      	beq.n	8003cd6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c46:	4a69      	ldr	r2, [pc, #420]	@ (8003dec <I2C_Slave_STOPF+0x258>)
 8003c48:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7fe f821 	bl	8001c96 <HAL_DMA_Abort_IT>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d03d      	beq.n	8003cd6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c64:	4610      	mov	r0, r2
 8003c66:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c68:	e035      	b.n	8003cd6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d005      	beq.n	8003c8e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	f043 0204 	orr.w	r2, r3, #4
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685a      	ldr	r2, [r3, #4]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c9c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7fe f819 	bl	8001cda <HAL_DMA_GetState>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d014      	beq.n	8003cd8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cb2:	4a4e      	ldr	r2, [pc, #312]	@ (8003dec <I2C_Slave_STOPF+0x258>)
 8003cb4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7fd ffeb 	bl	8001c96 <HAL_DMA_Abort_IT>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d008      	beq.n	8003cd8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cd0:	4610      	mov	r0, r2
 8003cd2:	4798      	blx	r3
 8003cd4:	e000      	b.n	8003cd8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003cd6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d03e      	beq.n	8003d60 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	695b      	ldr	r3, [r3, #20]
 8003ce8:	f003 0304 	and.w	r3, r3, #4
 8003cec:	2b04      	cmp	r3, #4
 8003cee:	d112      	bne.n	8003d16 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	691a      	ldr	r2, [r3, #16]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfa:	b2d2      	uxtb	r2, r2
 8003cfc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d20:	2b40      	cmp	r3, #64	@ 0x40
 8003d22:	d112      	bne.n	8003d4a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	691a      	ldr	r2, [r3, #16]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2e:	b2d2      	uxtb	r2, r2
 8003d30:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d36:	1c5a      	adds	r2, r3, #1
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3b01      	subs	r3, #1
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d005      	beq.n	8003d60 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d58:	f043 0204 	orr.w	r2, r3, #4
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d003      	beq.n	8003d70 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 f8b7 	bl	8003edc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003d6e:	e039      	b.n	8003de4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d74:	d109      	bne.n	8003d8a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2228      	movs	r2, #40	@ 0x28
 8003d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f7ff f80f 	bl	8002da8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b28      	cmp	r3, #40	@ 0x28
 8003d94:	d111      	bne.n	8003dba <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a15      	ldr	r2, [pc, #84]	@ (8003df0 <I2C_Slave_STOPF+0x25c>)
 8003d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2220      	movs	r2, #32
 8003da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7ff f810 	bl	8002dd8 <HAL_I2C_ListenCpltCallback>
}
 8003db8:	e014      	b.n	8003de4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbe:	2b22      	cmp	r3, #34	@ 0x22
 8003dc0:	d002      	beq.n	8003dc8 <I2C_Slave_STOPF+0x234>
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	2b22      	cmp	r3, #34	@ 0x22
 8003dc6:	d10d      	bne.n	8003de4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f7fe ffe2 	bl	8002da8 <HAL_I2C_SlaveRxCpltCallback>
}
 8003de4:	bf00      	nop
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	0800443d 	.word	0x0800443d
 8003df0:	ffff0000 	.word	0xffff0000

08003df4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e02:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e08:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d002      	beq.n	8003e16 <I2C_Slave_AF+0x22>
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2b20      	cmp	r3, #32
 8003e14:	d129      	bne.n	8003e6a <I2C_Slave_AF+0x76>
 8003e16:	7bfb      	ldrb	r3, [r7, #15]
 8003e18:	2b28      	cmp	r3, #40	@ 0x28
 8003e1a:	d126      	bne.n	8003e6a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a2e      	ldr	r2, [pc, #184]	@ (8003ed8 <I2C_Slave_AF+0xe4>)
 8003e20:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e30:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e3a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e4a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2220      	movs	r2, #32
 8003e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7fe ffb8 	bl	8002dd8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003e68:	e031      	b.n	8003ece <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	2b21      	cmp	r3, #33	@ 0x21
 8003e6e:	d129      	bne.n	8003ec4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a19      	ldr	r2, [pc, #100]	@ (8003ed8 <I2C_Slave_AF+0xe4>)
 8003e74:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2221      	movs	r2, #33	@ 0x21
 8003e7a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2220      	movs	r2, #32
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e9a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ea4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eb4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7fe f9fe 	bl	80022b8 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f7fe ff69 	bl	8002d94 <HAL_I2C_SlaveTxCpltCallback>
}
 8003ec2:	e004      	b.n	8003ece <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ecc:	615a      	str	r2, [r3, #20]
}
 8003ece:	bf00      	nop
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	ffff0000 	.word	0xffff0000

08003edc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eea:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ef2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003ef4:	7bbb      	ldrb	r3, [r7, #14]
 8003ef6:	2b10      	cmp	r3, #16
 8003ef8:	d002      	beq.n	8003f00 <I2C_ITError+0x24>
 8003efa:	7bbb      	ldrb	r3, [r7, #14]
 8003efc:	2b40      	cmp	r3, #64	@ 0x40
 8003efe:	d10a      	bne.n	8003f16 <I2C_ITError+0x3a>
 8003f00:	7bfb      	ldrb	r3, [r7, #15]
 8003f02:	2b22      	cmp	r3, #34	@ 0x22
 8003f04:	d107      	bne.n	8003f16 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f14:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
 8003f18:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003f1c:	2b28      	cmp	r3, #40	@ 0x28
 8003f1e:	d107      	bne.n	8003f30 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2228      	movs	r2, #40	@ 0x28
 8003f2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003f2e:	e015      	b.n	8003f5c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f3e:	d00a      	beq.n	8003f56 <I2C_ITError+0x7a>
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
 8003f42:	2b60      	cmp	r3, #96	@ 0x60
 8003f44:	d007      	beq.n	8003f56 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f6a:	d162      	bne.n	8004032 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f7a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d020      	beq.n	8003fcc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f8e:	4a6a      	ldr	r2, [pc, #424]	@ (8004138 <I2C_ITError+0x25c>)
 8003f90:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fd fe7d 	bl	8001c96 <HAL_DMA_Abort_IT>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 8089 	beq.w	80040b6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0201 	bic.w	r2, r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	4798      	blx	r3
 8003fca:	e074      	b.n	80040b6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd0:	4a59      	ldr	r2, [pc, #356]	@ (8004138 <I2C_ITError+0x25c>)
 8003fd2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7fd fe5c 	bl	8001c96 <HAL_DMA_Abort_IT>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d068      	beq.n	80040b6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fee:	2b40      	cmp	r3, #64	@ 0x40
 8003ff0:	d10b      	bne.n	800400a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffc:	b2d2      	uxtb	r2, r2
 8003ffe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004004:	1c5a      	adds	r2, r3, #1
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0201 	bic.w	r2, r2, #1
 8004018:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2220      	movs	r2, #32
 800401e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800402c:	4610      	mov	r0, r2
 800402e:	4798      	blx	r3
 8004030:	e041      	b.n	80040b6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b60      	cmp	r3, #96	@ 0x60
 800403c:	d125      	bne.n	800408a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004056:	2b40      	cmp	r3, #64	@ 0x40
 8004058:	d10b      	bne.n	8004072 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	691a      	ldr	r2, [r3, #16]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004064:	b2d2      	uxtb	r2, r2
 8004066:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 0201 	bic.w	r2, r2, #1
 8004080:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7fe fed0 	bl	8002e28 <HAL_I2C_AbortCpltCallback>
 8004088:	e015      	b.n	80040b6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	695b      	ldr	r3, [r3, #20]
 8004090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004094:	2b40      	cmp	r3, #64	@ 0x40
 8004096:	d10b      	bne.n	80040b0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	691a      	ldr	r2, [r3, #16]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040aa:	1c5a      	adds	r2, r3, #1
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f7fe feaf 	bl	8002e14 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ba:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10e      	bne.n	80040e4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d109      	bne.n	80040e4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d104      	bne.n	80040e4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d007      	beq.n	80040f4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040f2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040fa:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b04      	cmp	r3, #4
 8004106:	d113      	bne.n	8004130 <I2C_ITError+0x254>
 8004108:	7bfb      	ldrb	r3, [r7, #15]
 800410a:	2b28      	cmp	r3, #40	@ 0x28
 800410c:	d110      	bne.n	8004130 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a0a      	ldr	r2, [pc, #40]	@ (800413c <I2C_ITError+0x260>)
 8004112:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2220      	movs	r2, #32
 800411e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7fe fe54 	bl	8002dd8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004130:	bf00      	nop
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	0800443d 	.word	0x0800443d
 800413c:	ffff0000 	.word	0xffff0000

08004140 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af02      	add	r7, sp, #8
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	4608      	mov	r0, r1
 800414a:	4611      	mov	r1, r2
 800414c:	461a      	mov	r2, r3
 800414e:	4603      	mov	r3, r0
 8004150:	817b      	strh	r3, [r7, #10]
 8004152:	460b      	mov	r3, r1
 8004154:	813b      	strh	r3, [r7, #8]
 8004156:	4613      	mov	r3, r2
 8004158:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004168:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800416a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	2200      	movs	r2, #0
 8004172:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 fa08 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00d      	beq.n	800419e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800418c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004190:	d103      	bne.n	800419a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004198:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e05f      	b.n	800425e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800419e:	897b      	ldrh	r3, [r7, #10]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	461a      	mov	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b0:	6a3a      	ldr	r2, [r7, #32]
 80041b2:	492d      	ldr	r1, [pc, #180]	@ (8004268 <I2C_RequestMemoryWrite+0x128>)
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 fa63 	bl	8004680 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e04c      	b.n	800425e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c4:	2300      	movs	r3, #0
 80041c6:	617b      	str	r3, [r7, #20]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	617b      	str	r3, [r7, #20]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	617b      	str	r3, [r7, #20]
 80041d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041dc:	6a39      	ldr	r1, [r7, #32]
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 faee 	bl	80047c0 <I2C_WaitOnTXEFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00d      	beq.n	8004206 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d107      	bne.n	8004202 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004200:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e02b      	b.n	800425e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004206:	88fb      	ldrh	r3, [r7, #6]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d105      	bne.n	8004218 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800420c:	893b      	ldrh	r3, [r7, #8]
 800420e:	b2da      	uxtb	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	611a      	str	r2, [r3, #16]
 8004216:	e021      	b.n	800425c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004218:	893b      	ldrh	r3, [r7, #8]
 800421a:	0a1b      	lsrs	r3, r3, #8
 800421c:	b29b      	uxth	r3, r3
 800421e:	b2da      	uxtb	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004228:	6a39      	ldr	r1, [r7, #32]
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 fac8 	bl	80047c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00d      	beq.n	8004252 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423a:	2b04      	cmp	r3, #4
 800423c:	d107      	bne.n	800424e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800424c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e005      	b.n	800425e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004252:	893b      	ldrh	r3, [r7, #8]
 8004254:	b2da      	uxtb	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	00010002 	.word	0x00010002

0800426c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b088      	sub	sp, #32
 8004270:	af02      	add	r7, sp, #8
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	4608      	mov	r0, r1
 8004276:	4611      	mov	r1, r2
 8004278:	461a      	mov	r2, r3
 800427a:	4603      	mov	r3, r0
 800427c:	817b      	strh	r3, [r7, #10]
 800427e:	460b      	mov	r3, r1
 8004280:	813b      	strh	r3, [r7, #8]
 8004282:	4613      	mov	r3, r2
 8004284:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004294:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	6a3b      	ldr	r3, [r7, #32]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 f96a 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00d      	beq.n	80042da <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042cc:	d103      	bne.n	80042d6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e0aa      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042da:	897b      	ldrh	r3, [r7, #10]
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	461a      	mov	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ec:	6a3a      	ldr	r2, [r7, #32]
 80042ee:	4952      	ldr	r1, [pc, #328]	@ (8004438 <I2C_RequestMemoryRead+0x1cc>)
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f9c5 	bl	8004680 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e097      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	617b      	str	r3, [r7, #20]
 8004314:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004318:	6a39      	ldr	r1, [r7, #32]
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f000 fa50 	bl	80047c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00d      	beq.n	8004342 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432a:	2b04      	cmp	r3, #4
 800432c:	d107      	bne.n	800433e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800433c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e076      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004342:	88fb      	ldrh	r3, [r7, #6]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d105      	bne.n	8004354 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004348:	893b      	ldrh	r3, [r7, #8]
 800434a:	b2da      	uxtb	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	611a      	str	r2, [r3, #16]
 8004352:	e021      	b.n	8004398 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004354:	893b      	ldrh	r3, [r7, #8]
 8004356:	0a1b      	lsrs	r3, r3, #8
 8004358:	b29b      	uxth	r3, r3
 800435a:	b2da      	uxtb	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004364:	6a39      	ldr	r1, [r7, #32]
 8004366:	68f8      	ldr	r0, [r7, #12]
 8004368:	f000 fa2a 	bl	80047c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00d      	beq.n	800438e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004376:	2b04      	cmp	r3, #4
 8004378:	d107      	bne.n	800438a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004388:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e050      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800438e:	893b      	ldrh	r3, [r7, #8]
 8004390:	b2da      	uxtb	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800439a:	6a39      	ldr	r1, [r7, #32]
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 fa0f 	bl	80047c0 <I2C_WaitOnTXEFlagUntilTimeout>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00d      	beq.n	80043c4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d107      	bne.n	80043c0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e035      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043d2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	2200      	movs	r2, #0
 80043dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f8d3 	bl	800458c <I2C_WaitOnFlagUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00d      	beq.n	8004408 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043fa:	d103      	bne.n	8004404 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004402:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e013      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004408:	897b      	ldrh	r3, [r7, #10]
 800440a:	b2db      	uxtb	r3, r3
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	b2da      	uxtb	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441a:	6a3a      	ldr	r2, [r7, #32]
 800441c:	4906      	ldr	r1, [pc, #24]	@ (8004438 <I2C_RequestMemoryRead+0x1cc>)
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f000 f92e 	bl	8004680 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e000      	b.n	8004430 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	00010002 	.word	0x00010002

0800443c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004444:	2300      	movs	r3, #0
 8004446:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004454:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004456:	4b4b      	ldr	r3, [pc, #300]	@ (8004584 <I2C_DMAAbort+0x148>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	08db      	lsrs	r3, r3, #3
 800445c:	4a4a      	ldr	r2, [pc, #296]	@ (8004588 <I2C_DMAAbort+0x14c>)
 800445e:	fba2 2303 	umull	r2, r3, r2, r3
 8004462:	0a1a      	lsrs	r2, r3, #8
 8004464:	4613      	mov	r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	00da      	lsls	r2, r3, #3
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d106      	bne.n	8004484 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	f043 0220 	orr.w	r2, r3, #32
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004482:	e00a      	b.n	800449a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	3b01      	subs	r3, #1
 8004488:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004494:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004498:	d0ea      	beq.n	8004470 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044a6:	2200      	movs	r2, #0
 80044a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b6:	2200      	movs	r2, #0
 80044b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044c8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	2200      	movs	r2, #0
 80044ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044dc:	2200      	movs	r2, #0
 80044de:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ec:	2200      	movs	r2, #0
 80044ee:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0201 	bic.w	r2, r2, #1
 80044fe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b60      	cmp	r3, #96	@ 0x60
 800450a:	d10e      	bne.n	800452a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2220      	movs	r2, #32
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2200      	movs	r2, #0
 8004520:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004522:	6978      	ldr	r0, [r7, #20]
 8004524:	f7fe fc80 	bl	8002e28 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004528:	e027      	b.n	800457a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800452a:	7cfb      	ldrb	r3, [r7, #19]
 800452c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004530:	2b28      	cmp	r3, #40	@ 0x28
 8004532:	d117      	bne.n	8004564 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0201 	orr.w	r2, r2, #1
 8004542:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004552:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2200      	movs	r2, #0
 8004558:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2228      	movs	r2, #40	@ 0x28
 800455e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004562:	e007      	b.n	8004574 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	2220      	movs	r2, #32
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004574:	6978      	ldr	r0, [r7, #20]
 8004576:	f7fe fc4d 	bl	8002e14 <HAL_I2C_ErrorCallback>
}
 800457a:	bf00      	nop
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20000008 	.word	0x20000008
 8004588:	14f8b589 	.word	0x14f8b589

0800458c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	4613      	mov	r3, r2
 800459a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800459c:	e048      	b.n	8004630 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a4:	d044      	beq.n	8004630 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045a6:	f7fd fa35 	bl	8001a14 <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d302      	bcc.n	80045bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d139      	bne.n	8004630 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	0c1b      	lsrs	r3, r3, #16
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d10d      	bne.n	80045e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	43da      	mvns	r2, r3
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	4013      	ands	r3, r2
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf0c      	ite	eq
 80045d8:	2301      	moveq	r3, #1
 80045da:	2300      	movne	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	461a      	mov	r2, r3
 80045e0:	e00c      	b.n	80045fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	43da      	mvns	r2, r3
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	4013      	ands	r3, r2
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	bf0c      	ite	eq
 80045f4:	2301      	moveq	r3, #1
 80045f6:	2300      	movne	r3, #0
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	461a      	mov	r2, r3
 80045fc:	79fb      	ldrb	r3, [r7, #7]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d116      	bne.n	8004630 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461c:	f043 0220 	orr.w	r2, r3, #32
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e023      	b.n	8004678 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	0c1b      	lsrs	r3, r3, #16
 8004634:	b2db      	uxtb	r3, r3
 8004636:	2b01      	cmp	r3, #1
 8004638:	d10d      	bne.n	8004656 <I2C_WaitOnFlagUntilTimeout+0xca>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	695b      	ldr	r3, [r3, #20]
 8004640:	43da      	mvns	r2, r3
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	4013      	ands	r3, r2
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	bf0c      	ite	eq
 800464c:	2301      	moveq	r3, #1
 800464e:	2300      	movne	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	461a      	mov	r2, r3
 8004654:	e00c      	b.n	8004670 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	43da      	mvns	r2, r3
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	4013      	ands	r3, r2
 8004662:	b29b      	uxth	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	bf0c      	ite	eq
 8004668:	2301      	moveq	r3, #1
 800466a:	2300      	movne	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	461a      	mov	r2, r3
 8004670:	79fb      	ldrb	r3, [r7, #7]
 8004672:	429a      	cmp	r2, r3
 8004674:	d093      	beq.n	800459e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
 800468c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800468e:	e071      	b.n	8004774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800469a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800469e:	d123      	bne.n	80046e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2220      	movs	r2, #32
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d4:	f043 0204 	orr.w	r2, r3, #4
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e067      	b.n	80047b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ee:	d041      	beq.n	8004774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046f0:	f7fd f990 	bl	8001a14 <HAL_GetTick>
 80046f4:	4602      	mov	r2, r0
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d302      	bcc.n	8004706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d136      	bne.n	8004774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	0c1b      	lsrs	r3, r3, #16
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b01      	cmp	r3, #1
 800470e:	d10c      	bne.n	800472a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	43da      	mvns	r2, r3
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	4013      	ands	r3, r2
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	bf14      	ite	ne
 8004722:	2301      	movne	r3, #1
 8004724:	2300      	moveq	r3, #0
 8004726:	b2db      	uxtb	r3, r3
 8004728:	e00b      	b.n	8004742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	43da      	mvns	r2, r3
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	4013      	ands	r3, r2
 8004736:	b29b      	uxth	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	bf14      	ite	ne
 800473c:	2301      	movne	r3, #1
 800473e:	2300      	moveq	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d016      	beq.n	8004774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004760:	f043 0220 	orr.w	r2, r3, #32
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e021      	b.n	80047b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	0c1b      	lsrs	r3, r3, #16
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b01      	cmp	r3, #1
 800477c:	d10c      	bne.n	8004798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	43da      	mvns	r2, r3
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	4013      	ands	r3, r2
 800478a:	b29b      	uxth	r3, r3
 800478c:	2b00      	cmp	r3, #0
 800478e:	bf14      	ite	ne
 8004790:	2301      	movne	r3, #1
 8004792:	2300      	moveq	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	e00b      	b.n	80047b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	43da      	mvns	r2, r3
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	4013      	ands	r3, r2
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	bf14      	ite	ne
 80047aa:	2301      	movne	r3, #1
 80047ac:	2300      	moveq	r3, #0
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f47f af6d 	bne.w	8004690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047cc:	e034      	b.n	8004838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 f915 	bl	80049fe <I2C_IsAcknowledgeFailed>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e034      	b.n	8004848 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e4:	d028      	beq.n	8004838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e6:	f7fd f915 	bl	8001a14 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d302      	bcc.n	80047fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d11d      	bne.n	8004838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004806:	2b80      	cmp	r3, #128	@ 0x80
 8004808:	d016      	beq.n	8004838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2220      	movs	r2, #32
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004824:	f043 0220 	orr.w	r2, r3, #32
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e007      	b.n	8004848 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004842:	2b80      	cmp	r3, #128	@ 0x80
 8004844:	d1c3      	bne.n	80047ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800485c:	e034      	b.n	80048c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 f8cd 	bl	80049fe <I2C_IsAcknowledgeFailed>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e034      	b.n	80048d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004874:	d028      	beq.n	80048c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004876:	f7fd f8cd 	bl	8001a14 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	429a      	cmp	r2, r3
 8004884:	d302      	bcc.n	800488c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d11d      	bne.n	80048c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	f003 0304 	and.w	r3, r3, #4
 8004896:	2b04      	cmp	r3, #4
 8004898:	d016      	beq.n	80048c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2220      	movs	r2, #32
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b4:	f043 0220 	orr.w	r2, r3, #32
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e007      	b.n	80048d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d1c3      	bne.n	800485e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b085      	sub	sp, #20
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80048ec:	4b13      	ldr	r3, [pc, #76]	@ (800493c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	08db      	lsrs	r3, r3, #3
 80048f2:	4a13      	ldr	r2, [pc, #76]	@ (8004940 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80048f4:	fba2 2303 	umull	r2, r3, r2, r3
 80048f8:	0a1a      	lsrs	r2, r3, #8
 80048fa:	4613      	mov	r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	4413      	add	r3, r2
 8004900:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	3b01      	subs	r3, #1
 8004906:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d107      	bne.n	800491e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004912:	f043 0220 	orr.w	r2, r3, #32
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e008      	b.n	8004930 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004928:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800492c:	d0e9      	beq.n	8004902 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3714      	adds	r7, #20
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	20000008 	.word	0x20000008
 8004940:	14f8b589 	.word	0x14f8b589

08004944 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004950:	e049      	b.n	80049e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	f003 0310 	and.w	r3, r3, #16
 800495c:	2b10      	cmp	r3, #16
 800495e:	d119      	bne.n	8004994 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f06f 0210 	mvn.w	r2, #16
 8004968:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e030      	b.n	80049f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004994:	f7fd f83e 	bl	8001a14 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d302      	bcc.n	80049aa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d11d      	bne.n	80049e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b4:	2b40      	cmp	r3, #64	@ 0x40
 80049b6:	d016      	beq.n	80049e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2200      	movs	r2, #0
 80049bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2220      	movs	r2, #32
 80049c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d2:	f043 0220 	orr.w	r2, r3, #32
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e007      	b.n	80049f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049f0:	2b40      	cmp	r3, #64	@ 0x40
 80049f2:	d1ae      	bne.n	8004952 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a14:	d11b      	bne.n	8004a4e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a1e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2220      	movs	r2, #32
 8004a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3a:	f043 0204 	orr.w	r2, r3, #4
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a68:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004a6c:	d103      	bne.n	8004a76 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004a74:	e007      	b.n	8004a86 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004a7e:	d102      	bne.n	8004a86 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2208      	movs	r2, #8
 8004a84:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004a86:	bf00      	nop
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
	...

08004a94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b086      	sub	sp, #24
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e267      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0301 	and.w	r3, r3, #1
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d075      	beq.n	8004b9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004ab2:	4b88      	ldr	r3, [pc, #544]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 030c 	and.w	r3, r3, #12
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d00c      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004abe:	4b85      	ldr	r3, [pc, #532]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004ac6:	2b08      	cmp	r3, #8
 8004ac8:	d112      	bne.n	8004af0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004aca:	4b82      	ldr	r3, [pc, #520]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ad2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ad6:	d10b      	bne.n	8004af0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad8:	4b7e      	ldr	r3, [pc, #504]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d05b      	beq.n	8004b9c <HAL_RCC_OscConfig+0x108>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d157      	bne.n	8004b9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e242      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004af8:	d106      	bne.n	8004b08 <HAL_RCC_OscConfig+0x74>
 8004afa:	4b76      	ldr	r3, [pc, #472]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a75      	ldr	r2, [pc, #468]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	e01d      	b.n	8004b44 <HAL_RCC_OscConfig+0xb0>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b10:	d10c      	bne.n	8004b2c <HAL_RCC_OscConfig+0x98>
 8004b12:	4b70      	ldr	r3, [pc, #448]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a6f      	ldr	r2, [pc, #444]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b1c:	6013      	str	r3, [r2, #0]
 8004b1e:	4b6d      	ldr	r3, [pc, #436]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a6c      	ldr	r2, [pc, #432]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b28:	6013      	str	r3, [r2, #0]
 8004b2a:	e00b      	b.n	8004b44 <HAL_RCC_OscConfig+0xb0>
 8004b2c:	4b69      	ldr	r3, [pc, #420]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a68      	ldr	r2, [pc, #416]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b36:	6013      	str	r3, [r2, #0]
 8004b38:	4b66      	ldr	r3, [pc, #408]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a65      	ldr	r2, [pc, #404]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d013      	beq.n	8004b74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b4c:	f7fc ff62 	bl	8001a14 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b52:	e008      	b.n	8004b66 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b54:	f7fc ff5e 	bl	8001a14 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b64      	cmp	r3, #100	@ 0x64
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e207      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b66:	4b5b      	ldr	r3, [pc, #364]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d0f0      	beq.n	8004b54 <HAL_RCC_OscConfig+0xc0>
 8004b72:	e014      	b.n	8004b9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b74:	f7fc ff4e 	bl	8001a14 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b7c:	f7fc ff4a 	bl	8001a14 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b64      	cmp	r3, #100	@ 0x64
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e1f3      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b8e:	4b51      	ldr	r3, [pc, #324]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1f0      	bne.n	8004b7c <HAL_RCC_OscConfig+0xe8>
 8004b9a:	e000      	b.n	8004b9e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d063      	beq.n	8004c72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004baa:	4b4a      	ldr	r3, [pc, #296]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f003 030c 	and.w	r3, r3, #12
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00b      	beq.n	8004bce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bb6:	4b47      	ldr	r3, [pc, #284]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004bbe:	2b08      	cmp	r3, #8
 8004bc0:	d11c      	bne.n	8004bfc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bc2:	4b44      	ldr	r3, [pc, #272]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d116      	bne.n	8004bfc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bce:	4b41      	ldr	r3, [pc, #260]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d005      	beq.n	8004be6 <HAL_RCC_OscConfig+0x152>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d001      	beq.n	8004be6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e1c7      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004be6:	4b3b      	ldr	r3, [pc, #236]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	4937      	ldr	r1, [pc, #220]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bfa:	e03a      	b.n	8004c72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d020      	beq.n	8004c46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c04:	4b34      	ldr	r3, [pc, #208]	@ (8004cd8 <HAL_RCC_OscConfig+0x244>)
 8004c06:	2201      	movs	r2, #1
 8004c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c0a:	f7fc ff03 	bl	8001a14 <HAL_GetTick>
 8004c0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c10:	e008      	b.n	8004c24 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c12:	f7fc feff 	bl	8001a14 <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e1a8      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c24:	4b2b      	ldr	r3, [pc, #172]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0f0      	beq.n	8004c12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c30:	4b28      	ldr	r3, [pc, #160]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	00db      	lsls	r3, r3, #3
 8004c3e:	4925      	ldr	r1, [pc, #148]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	600b      	str	r3, [r1, #0]
 8004c44:	e015      	b.n	8004c72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c46:	4b24      	ldr	r3, [pc, #144]	@ (8004cd8 <HAL_RCC_OscConfig+0x244>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4c:	f7fc fee2 	bl	8001a14 <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c54:	f7fc fede 	bl	8001a14 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e187      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c66:	4b1b      	ldr	r3, [pc, #108]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1f0      	bne.n	8004c54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0308 	and.w	r3, r3, #8
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d036      	beq.n	8004cec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d016      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c86:	4b15      	ldr	r3, [pc, #84]	@ (8004cdc <HAL_RCC_OscConfig+0x248>)
 8004c88:	2201      	movs	r2, #1
 8004c8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c8c:	f7fc fec2 	bl	8001a14 <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c94:	f7fc febe 	bl	8001a14 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e167      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd4 <HAL_RCC_OscConfig+0x240>)
 8004ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d0f0      	beq.n	8004c94 <HAL_RCC_OscConfig+0x200>
 8004cb2:	e01b      	b.n	8004cec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cb4:	4b09      	ldr	r3, [pc, #36]	@ (8004cdc <HAL_RCC_OscConfig+0x248>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cba:	f7fc feab 	bl	8001a14 <HAL_GetTick>
 8004cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cc0:	e00e      	b.n	8004ce0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cc2:	f7fc fea7 	bl	8001a14 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d907      	bls.n	8004ce0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e150      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
 8004cd4:	40023800 	.word	0x40023800
 8004cd8:	42470000 	.word	0x42470000
 8004cdc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ce0:	4b88      	ldr	r3, [pc, #544]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004ce2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1ea      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 8097 	beq.w	8004e28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cfe:	4b81      	ldr	r3, [pc, #516]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10f      	bne.n	8004d2a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	60bb      	str	r3, [r7, #8]
 8004d0e:	4b7d      	ldr	r3, [pc, #500]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d12:	4a7c      	ldr	r2, [pc, #496]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d18:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d1a:	4b7a      	ldr	r3, [pc, #488]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d22:	60bb      	str	r3, [r7, #8]
 8004d24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d26:	2301      	movs	r3, #1
 8004d28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2a:	4b77      	ldr	r3, [pc, #476]	@ (8004f08 <HAL_RCC_OscConfig+0x474>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d118      	bne.n	8004d68 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d36:	4b74      	ldr	r3, [pc, #464]	@ (8004f08 <HAL_RCC_OscConfig+0x474>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a73      	ldr	r2, [pc, #460]	@ (8004f08 <HAL_RCC_OscConfig+0x474>)
 8004d3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d42:	f7fc fe67 	bl	8001a14 <HAL_GetTick>
 8004d46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d48:	e008      	b.n	8004d5c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d4a:	f7fc fe63 	bl	8001a14 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e10c      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d5c:	4b6a      	ldr	r3, [pc, #424]	@ (8004f08 <HAL_RCC_OscConfig+0x474>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0f0      	beq.n	8004d4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d106      	bne.n	8004d7e <HAL_RCC_OscConfig+0x2ea>
 8004d70:	4b64      	ldr	r3, [pc, #400]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d74:	4a63      	ldr	r2, [pc, #396]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d76:	f043 0301 	orr.w	r3, r3, #1
 8004d7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d7c:	e01c      	b.n	8004db8 <HAL_RCC_OscConfig+0x324>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	2b05      	cmp	r3, #5
 8004d84:	d10c      	bne.n	8004da0 <HAL_RCC_OscConfig+0x30c>
 8004d86:	4b5f      	ldr	r3, [pc, #380]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d8a:	4a5e      	ldr	r2, [pc, #376]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d8c:	f043 0304 	orr.w	r3, r3, #4
 8004d90:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d92:	4b5c      	ldr	r3, [pc, #368]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d96:	4a5b      	ldr	r2, [pc, #364]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004d98:	f043 0301 	orr.w	r3, r3, #1
 8004d9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d9e:	e00b      	b.n	8004db8 <HAL_RCC_OscConfig+0x324>
 8004da0:	4b58      	ldr	r3, [pc, #352]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da4:	4a57      	ldr	r2, [pc, #348]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004da6:	f023 0301 	bic.w	r3, r3, #1
 8004daa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dac:	4b55      	ldr	r3, [pc, #340]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db0:	4a54      	ldr	r2, [pc, #336]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004db2:	f023 0304 	bic.w	r3, r3, #4
 8004db6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d015      	beq.n	8004dec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc0:	f7fc fe28 	bl	8001a14 <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dc6:	e00a      	b.n	8004dde <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc8:	f7fc fe24 	bl	8001a14 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e0cb      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dde:	4b49      	ldr	r3, [pc, #292]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0ee      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x334>
 8004dea:	e014      	b.n	8004e16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dec:	f7fc fe12 	bl	8001a14 <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004df2:	e00a      	b.n	8004e0a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004df4:	f7fc fe0e 	bl	8001a14 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e0b5      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e0a:	4b3e      	ldr	r3, [pc, #248]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1ee      	bne.n	8004df4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e16:	7dfb      	ldrb	r3, [r7, #23]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d105      	bne.n	8004e28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e1c:	4b39      	ldr	r3, [pc, #228]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e20:	4a38      	ldr	r2, [pc, #224]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004e22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	f000 80a1 	beq.w	8004f74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e32:	4b34      	ldr	r3, [pc, #208]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f003 030c 	and.w	r3, r3, #12
 8004e3a:	2b08      	cmp	r3, #8
 8004e3c:	d05c      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d141      	bne.n	8004eca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e46:	4b31      	ldr	r3, [pc, #196]	@ (8004f0c <HAL_RCC_OscConfig+0x478>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4c:	f7fc fde2 	bl	8001a14 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e54:	f7fc fdde 	bl	8001a14 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e087      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e66:	4b27      	ldr	r3, [pc, #156]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f0      	bne.n	8004e54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	69da      	ldr	r2, [r3, #28]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e80:	019b      	lsls	r3, r3, #6
 8004e82:	431a      	orrs	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e88:	085b      	lsrs	r3, r3, #1
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	041b      	lsls	r3, r3, #16
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e94:	061b      	lsls	r3, r3, #24
 8004e96:	491b      	ldr	r1, [pc, #108]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8004f0c <HAL_RCC_OscConfig+0x478>)
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea2:	f7fc fdb7 	bl	8001a14 <HAL_GetTick>
 8004ea6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ea8:	e008      	b.n	8004ebc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eaa:	f7fc fdb3 	bl	8001a14 <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d901      	bls.n	8004ebc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e05c      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ebc:	4b11      	ldr	r3, [pc, #68]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d0f0      	beq.n	8004eaa <HAL_RCC_OscConfig+0x416>
 8004ec8:	e054      	b.n	8004f74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eca:	4b10      	ldr	r3, [pc, #64]	@ (8004f0c <HAL_RCC_OscConfig+0x478>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed0:	f7fc fda0 	bl	8001a14 <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ed8:	f7fc fd9c 	bl	8001a14 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e045      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eea:	4b06      	ldr	r3, [pc, #24]	@ (8004f04 <HAL_RCC_OscConfig+0x470>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1f0      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x444>
 8004ef6:	e03d      	b.n	8004f74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d107      	bne.n	8004f10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e038      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
 8004f04:	40023800 	.word	0x40023800
 8004f08:	40007000 	.word	0x40007000
 8004f0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f10:	4b1b      	ldr	r3, [pc, #108]	@ (8004f80 <HAL_RCC_OscConfig+0x4ec>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	699b      	ldr	r3, [r3, #24]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d028      	beq.n	8004f70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d121      	bne.n	8004f70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d11a      	bne.n	8004f70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004f40:	4013      	ands	r3, r2
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d111      	bne.n	8004f70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f56:	085b      	lsrs	r3, r3, #1
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d107      	bne.n	8004f70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d001      	beq.n	8004f74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e000      	b.n	8004f76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3718      	adds	r7, #24
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	40023800 	.word	0x40023800

08004f84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d101      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e0cc      	b.n	8005132 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f98:	4b68      	ldr	r3, [pc, #416]	@ (800513c <HAL_RCC_ClockConfig+0x1b8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0307 	and.w	r3, r3, #7
 8004fa0:	683a      	ldr	r2, [r7, #0]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d90c      	bls.n	8004fc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fa6:	4b65      	ldr	r3, [pc, #404]	@ (800513c <HAL_RCC_ClockConfig+0x1b8>)
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	b2d2      	uxtb	r2, r2
 8004fac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fae:	4b63      	ldr	r3, [pc, #396]	@ (800513c <HAL_RCC_ClockConfig+0x1b8>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0307 	and.w	r3, r3, #7
 8004fb6:	683a      	ldr	r2, [r7, #0]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d001      	beq.n	8004fc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e0b8      	b.n	8005132 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0302 	and.w	r3, r3, #2
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d020      	beq.n	800500e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0304 	and.w	r3, r3, #4
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d005      	beq.n	8004fe4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fd8:	4b59      	ldr	r3, [pc, #356]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	4a58      	ldr	r2, [pc, #352]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8004fde:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004fe2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0308 	and.w	r3, r3, #8
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d005      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ff0:	4b53      	ldr	r3, [pc, #332]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	4a52      	ldr	r2, [pc, #328]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004ffa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ffc:	4b50      	ldr	r3, [pc, #320]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	494d      	ldr	r1, [pc, #308]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 800500a:	4313      	orrs	r3, r2
 800500c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d044      	beq.n	80050a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d107      	bne.n	8005032 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005022:	4b47      	ldr	r3, [pc, #284]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d119      	bne.n	8005062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e07f      	b.n	8005132 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	2b02      	cmp	r3, #2
 8005038:	d003      	beq.n	8005042 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800503e:	2b03      	cmp	r3, #3
 8005040:	d107      	bne.n	8005052 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005042:	4b3f      	ldr	r3, [pc, #252]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d109      	bne.n	8005062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e06f      	b.n	8005132 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005052:	4b3b      	ldr	r3, [pc, #236]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e067      	b.n	8005132 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005062:	4b37      	ldr	r3, [pc, #220]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f023 0203 	bic.w	r2, r3, #3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	4934      	ldr	r1, [pc, #208]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8005070:	4313      	orrs	r3, r2
 8005072:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005074:	f7fc fcce 	bl	8001a14 <HAL_GetTick>
 8005078:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800507a:	e00a      	b.n	8005092 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800507c:	f7fc fcca 	bl	8001a14 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	f241 3288 	movw	r2, #5000	@ 0x1388
 800508a:	4293      	cmp	r3, r2
 800508c:	d901      	bls.n	8005092 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e04f      	b.n	8005132 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005092:	4b2b      	ldr	r3, [pc, #172]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f003 020c 	and.w	r2, r3, #12
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d1eb      	bne.n	800507c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050a4:	4b25      	ldr	r3, [pc, #148]	@ (800513c <HAL_RCC_ClockConfig+0x1b8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0307 	and.w	r3, r3, #7
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d20c      	bcs.n	80050cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050b2:	4b22      	ldr	r3, [pc, #136]	@ (800513c <HAL_RCC_ClockConfig+0x1b8>)
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ba:	4b20      	ldr	r3, [pc, #128]	@ (800513c <HAL_RCC_ClockConfig+0x1b8>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0307 	and.w	r3, r3, #7
 80050c2:	683a      	ldr	r2, [r7, #0]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d001      	beq.n	80050cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e032      	b.n	8005132 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0304 	and.w	r3, r3, #4
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d008      	beq.n	80050ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050d8:	4b19      	ldr	r3, [pc, #100]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	4916      	ldr	r1, [pc, #88]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 80050e6:	4313      	orrs	r3, r2
 80050e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0308 	and.w	r3, r3, #8
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d009      	beq.n	800510a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050f6:	4b12      	ldr	r3, [pc, #72]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	00db      	lsls	r3, r3, #3
 8005104:	490e      	ldr	r1, [pc, #56]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8005106:	4313      	orrs	r3, r2
 8005108:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800510a:	f000 f889 	bl	8005220 <HAL_RCC_GetSysClockFreq>
 800510e:	4602      	mov	r2, r0
 8005110:	4b0b      	ldr	r3, [pc, #44]	@ (8005140 <HAL_RCC_ClockConfig+0x1bc>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	091b      	lsrs	r3, r3, #4
 8005116:	f003 030f 	and.w	r3, r3, #15
 800511a:	490a      	ldr	r1, [pc, #40]	@ (8005144 <HAL_RCC_ClockConfig+0x1c0>)
 800511c:	5ccb      	ldrb	r3, [r1, r3]
 800511e:	fa22 f303 	lsr.w	r3, r2, r3
 8005122:	4a09      	ldr	r2, [pc, #36]	@ (8005148 <HAL_RCC_ClockConfig+0x1c4>)
 8005124:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005126:	4b09      	ldr	r3, [pc, #36]	@ (800514c <HAL_RCC_ClockConfig+0x1c8>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4618      	mov	r0, r3
 800512c:	f7fc fc2e 	bl	800198c <HAL_InitTick>

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3710      	adds	r7, #16
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	40023c00 	.word	0x40023c00
 8005140:	40023800 	.word	0x40023800
 8005144:	08007940 	.word	0x08007940
 8005148:	20000008 	.word	0x20000008
 800514c:	2000000c 	.word	0x2000000c

08005150 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b08c      	sub	sp, #48	@ 0x30
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d129      	bne.n	80051b6 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8005162:	2300      	movs	r3, #0
 8005164:	61bb      	str	r3, [r7, #24]
 8005166:	4b2b      	ldr	r3, [pc, #172]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 8005168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516a:	4a2a      	ldr	r2, [pc, #168]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 800516c:	f043 0301 	orr.w	r3, r3, #1
 8005170:	6313      	str	r3, [r2, #48]	@ 0x30
 8005172:	4b28      	ldr	r3, [pc, #160]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 8005174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	61bb      	str	r3, [r7, #24]
 800517c:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800517e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005184:	2302      	movs	r3, #2
 8005186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005188:	2303      	movs	r3, #3
 800518a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800518c:	2300      	movs	r3, #0
 800518e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005190:	2300      	movs	r3, #0
 8005192:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005194:	f107 031c 	add.w	r3, r7, #28
 8005198:	4619      	mov	r1, r3
 800519a:	481f      	ldr	r0, [pc, #124]	@ (8005218 <HAL_RCC_MCOConfig+0xc8>)
 800519c:	f7fc fdac 	bl	8001cf8 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80051a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 80051a8:	68b9      	ldr	r1, [r7, #8]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	430b      	orrs	r3, r1
 80051ae:	4919      	ldr	r1, [pc, #100]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 80051b0:	4313      	orrs	r3, r2
 80051b2:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 80051b4:	e029      	b.n	800520a <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	4b16      	ldr	r3, [pc, #88]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 80051bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051be:	4a15      	ldr	r2, [pc, #84]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 80051c0:	f043 0304 	orr.w	r3, r3, #4
 80051c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80051c6:	4b13      	ldr	r3, [pc, #76]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 80051c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ca:	f003 0304 	and.w	r3, r3, #4
 80051ce:	617b      	str	r3, [r7, #20]
 80051d0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80051d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80051d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051d8:	2302      	movs	r3, #2
 80051da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051dc:	2303      	movs	r3, #3
 80051de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e0:	2300      	movs	r3, #0
 80051e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80051e4:	2300      	movs	r3, #0
 80051e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80051e8:	f107 031c 	add.w	r3, r7, #28
 80051ec:	4619      	mov	r1, r3
 80051ee:	480b      	ldr	r0, [pc, #44]	@ (800521c <HAL_RCC_MCOConfig+0xcc>)
 80051f0:	f7fc fd82 	bl	8001cf8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 80051f4:	4b07      	ldr	r3, [pc, #28]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	00d9      	lsls	r1, r3, #3
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	430b      	orrs	r3, r1
 8005204:	4903      	ldr	r1, [pc, #12]	@ (8005214 <HAL_RCC_MCOConfig+0xc4>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
}
 800520a:	bf00      	nop
 800520c:	3730      	adds	r7, #48	@ 0x30
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	40023800 	.word	0x40023800
 8005218:	40020000 	.word	0x40020000
 800521c:	40020800 	.word	0x40020800

08005220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005220:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005224:	b090      	sub	sp, #64	@ 0x40
 8005226:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800522c:	2300      	movs	r3, #0
 800522e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005230:	2300      	movs	r3, #0
 8005232:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005234:	2300      	movs	r3, #0
 8005236:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005238:	4b59      	ldr	r3, [pc, #356]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f003 030c 	and.w	r3, r3, #12
 8005240:	2b08      	cmp	r3, #8
 8005242:	d00d      	beq.n	8005260 <HAL_RCC_GetSysClockFreq+0x40>
 8005244:	2b08      	cmp	r3, #8
 8005246:	f200 80a1 	bhi.w	800538c <HAL_RCC_GetSysClockFreq+0x16c>
 800524a:	2b00      	cmp	r3, #0
 800524c:	d002      	beq.n	8005254 <HAL_RCC_GetSysClockFreq+0x34>
 800524e:	2b04      	cmp	r3, #4
 8005250:	d003      	beq.n	800525a <HAL_RCC_GetSysClockFreq+0x3a>
 8005252:	e09b      	b.n	800538c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005254:	4b53      	ldr	r3, [pc, #332]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005256:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005258:	e09b      	b.n	8005392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800525a:	4b53      	ldr	r3, [pc, #332]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800525c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800525e:	e098      	b.n	8005392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005260:	4b4f      	ldr	r3, [pc, #316]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005268:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800526a:	4b4d      	ldr	r3, [pc, #308]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d028      	beq.n	80052c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005276:	4b4a      	ldr	r3, [pc, #296]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	099b      	lsrs	r3, r3, #6
 800527c:	2200      	movs	r2, #0
 800527e:	623b      	str	r3, [r7, #32]
 8005280:	627a      	str	r2, [r7, #36]	@ 0x24
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005288:	2100      	movs	r1, #0
 800528a:	4b47      	ldr	r3, [pc, #284]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800528c:	fb03 f201 	mul.w	r2, r3, r1
 8005290:	2300      	movs	r3, #0
 8005292:	fb00 f303 	mul.w	r3, r0, r3
 8005296:	4413      	add	r3, r2
 8005298:	4a43      	ldr	r2, [pc, #268]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800529a:	fba0 1202 	umull	r1, r2, r0, r2
 800529e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052a0:	460a      	mov	r2, r1
 80052a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80052a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052a6:	4413      	add	r3, r2
 80052a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ac:	2200      	movs	r2, #0
 80052ae:	61bb      	str	r3, [r7, #24]
 80052b0:	61fa      	str	r2, [r7, #28]
 80052b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80052ba:	f7fa ffd9 	bl	8000270 <__aeabi_uldivmod>
 80052be:	4602      	mov	r2, r0
 80052c0:	460b      	mov	r3, r1
 80052c2:	4613      	mov	r3, r2
 80052c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052c6:	e053      	b.n	8005370 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052c8:	4b35      	ldr	r3, [pc, #212]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	099b      	lsrs	r3, r3, #6
 80052ce:	2200      	movs	r2, #0
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	617a      	str	r2, [r7, #20]
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80052da:	f04f 0b00 	mov.w	fp, #0
 80052de:	4652      	mov	r2, sl
 80052e0:	465b      	mov	r3, fp
 80052e2:	f04f 0000 	mov.w	r0, #0
 80052e6:	f04f 0100 	mov.w	r1, #0
 80052ea:	0159      	lsls	r1, r3, #5
 80052ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052f0:	0150      	lsls	r0, r2, #5
 80052f2:	4602      	mov	r2, r0
 80052f4:	460b      	mov	r3, r1
 80052f6:	ebb2 080a 	subs.w	r8, r2, sl
 80052fa:	eb63 090b 	sbc.w	r9, r3, fp
 80052fe:	f04f 0200 	mov.w	r2, #0
 8005302:	f04f 0300 	mov.w	r3, #0
 8005306:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800530a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800530e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005312:	ebb2 0408 	subs.w	r4, r2, r8
 8005316:	eb63 0509 	sbc.w	r5, r3, r9
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	f04f 0300 	mov.w	r3, #0
 8005322:	00eb      	lsls	r3, r5, #3
 8005324:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005328:	00e2      	lsls	r2, r4, #3
 800532a:	4614      	mov	r4, r2
 800532c:	461d      	mov	r5, r3
 800532e:	eb14 030a 	adds.w	r3, r4, sl
 8005332:	603b      	str	r3, [r7, #0]
 8005334:	eb45 030b 	adc.w	r3, r5, fp
 8005338:	607b      	str	r3, [r7, #4]
 800533a:	f04f 0200 	mov.w	r2, #0
 800533e:	f04f 0300 	mov.w	r3, #0
 8005342:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005346:	4629      	mov	r1, r5
 8005348:	028b      	lsls	r3, r1, #10
 800534a:	4621      	mov	r1, r4
 800534c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005350:	4621      	mov	r1, r4
 8005352:	028a      	lsls	r2, r1, #10
 8005354:	4610      	mov	r0, r2
 8005356:	4619      	mov	r1, r3
 8005358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800535a:	2200      	movs	r2, #0
 800535c:	60bb      	str	r3, [r7, #8]
 800535e:	60fa      	str	r2, [r7, #12]
 8005360:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005364:	f7fa ff84 	bl	8000270 <__aeabi_uldivmod>
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	4613      	mov	r3, r2
 800536e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005370:	4b0b      	ldr	r3, [pc, #44]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	0c1b      	lsrs	r3, r3, #16
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	3301      	adds	r3, #1
 800537c:	005b      	lsls	r3, r3, #1
 800537e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005380:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005384:	fbb2 f3f3 	udiv	r3, r2, r3
 8005388:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800538a:	e002      	b.n	8005392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800538c:	4b05      	ldr	r3, [pc, #20]	@ (80053a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800538e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005394:	4618      	mov	r0, r3
 8005396:	3740      	adds	r7, #64	@ 0x40
 8005398:	46bd      	mov	sp, r7
 800539a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800539e:	bf00      	nop
 80053a0:	40023800 	.word	0x40023800
 80053a4:	00f42400 	.word	0x00f42400
 80053a8:	017d7840 	.word	0x017d7840

080053ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053b0:	4b03      	ldr	r3, [pc, #12]	@ (80053c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80053b2:	681b      	ldr	r3, [r3, #0]
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	20000008 	.word	0x20000008

080053c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053c8:	f7ff fff0 	bl	80053ac <HAL_RCC_GetHCLKFreq>
 80053cc:	4602      	mov	r2, r0
 80053ce:	4b05      	ldr	r3, [pc, #20]	@ (80053e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	0a9b      	lsrs	r3, r3, #10
 80053d4:	f003 0307 	and.w	r3, r3, #7
 80053d8:	4903      	ldr	r1, [pc, #12]	@ (80053e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053da:	5ccb      	ldrb	r3, [r1, r3]
 80053dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	40023800 	.word	0x40023800
 80053e8:	08007950 	.word	0x08007950

080053ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053f0:	f7ff ffdc 	bl	80053ac <HAL_RCC_GetHCLKFreq>
 80053f4:	4602      	mov	r2, r0
 80053f6:	4b05      	ldr	r3, [pc, #20]	@ (800540c <HAL_RCC_GetPCLK2Freq+0x20>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	0b5b      	lsrs	r3, r3, #13
 80053fc:	f003 0307 	and.w	r3, r3, #7
 8005400:	4903      	ldr	r1, [pc, #12]	@ (8005410 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005402:	5ccb      	ldrb	r3, [r1, r3]
 8005404:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005408:	4618      	mov	r0, r3
 800540a:	bd80      	pop	{r7, pc}
 800540c:	40023800 	.word	0x40023800
 8005410:	08007950 	.word	0x08007950

08005414 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e041      	b.n	80054aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d106      	bne.n	8005440 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7fc f98c 	bl	8001758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	3304      	adds	r3, #4
 8005450:	4619      	mov	r1, r3
 8005452:	4610      	mov	r0, r2
 8005454:	f000 fad8 	bl	8005a08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3708      	adds	r7, #8
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b082      	sub	sp, #8
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e041      	b.n	8005548 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d106      	bne.n	80054de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f000 f839 	bl	8005550 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2202      	movs	r2, #2
 80054e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	3304      	adds	r3, #4
 80054ee:	4619      	mov	r1, r3
 80054f0:	4610      	mov	r0, r2
 80054f2:	f000 fa89 	bl	8005a08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2201      	movs	r2, #1
 8005522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3708      	adds	r7, #8
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d109      	bne.n	8005588 <HAL_TIM_PWM_Start+0x24>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b01      	cmp	r3, #1
 800557e:	bf14      	ite	ne
 8005580:	2301      	movne	r3, #1
 8005582:	2300      	moveq	r3, #0
 8005584:	b2db      	uxtb	r3, r3
 8005586:	e022      	b.n	80055ce <HAL_TIM_PWM_Start+0x6a>
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	2b04      	cmp	r3, #4
 800558c:	d109      	bne.n	80055a2 <HAL_TIM_PWM_Start+0x3e>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b01      	cmp	r3, #1
 8005598:	bf14      	ite	ne
 800559a:	2301      	movne	r3, #1
 800559c:	2300      	moveq	r3, #0
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	e015      	b.n	80055ce <HAL_TIM_PWM_Start+0x6a>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d109      	bne.n	80055bc <HAL_TIM_PWM_Start+0x58>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	bf14      	ite	ne
 80055b4:	2301      	movne	r3, #1
 80055b6:	2300      	moveq	r3, #0
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	e008      	b.n	80055ce <HAL_TIM_PWM_Start+0x6a>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	bf14      	ite	ne
 80055c8:	2301      	movne	r3, #1
 80055ca:	2300      	moveq	r3, #0
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e07c      	b.n	80056d0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d104      	bne.n	80055e6 <HAL_TIM_PWM_Start+0x82>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2202      	movs	r2, #2
 80055e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055e4:	e013      	b.n	800560e <HAL_TIM_PWM_Start+0xaa>
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b04      	cmp	r3, #4
 80055ea:	d104      	bne.n	80055f6 <HAL_TIM_PWM_Start+0x92>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2202      	movs	r2, #2
 80055f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055f4:	e00b      	b.n	800560e <HAL_TIM_PWM_Start+0xaa>
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b08      	cmp	r3, #8
 80055fa:	d104      	bne.n	8005606 <HAL_TIM_PWM_Start+0xa2>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005604:	e003      	b.n	800560e <HAL_TIM_PWM_Start+0xaa>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2202      	movs	r2, #2
 800560a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2201      	movs	r2, #1
 8005614:	6839      	ldr	r1, [r7, #0]
 8005616:	4618      	mov	r0, r3
 8005618:	f000 fce6 	bl	8005fe8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a2d      	ldr	r2, [pc, #180]	@ (80056d8 <HAL_TIM_PWM_Start+0x174>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d004      	beq.n	8005630 <HAL_TIM_PWM_Start+0xcc>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a2c      	ldr	r2, [pc, #176]	@ (80056dc <HAL_TIM_PWM_Start+0x178>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d101      	bne.n	8005634 <HAL_TIM_PWM_Start+0xd0>
 8005630:	2301      	movs	r3, #1
 8005632:	e000      	b.n	8005636 <HAL_TIM_PWM_Start+0xd2>
 8005634:	2300      	movs	r3, #0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d007      	beq.n	800564a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005648:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a22      	ldr	r2, [pc, #136]	@ (80056d8 <HAL_TIM_PWM_Start+0x174>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d022      	beq.n	800569a <HAL_TIM_PWM_Start+0x136>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800565c:	d01d      	beq.n	800569a <HAL_TIM_PWM_Start+0x136>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a1f      	ldr	r2, [pc, #124]	@ (80056e0 <HAL_TIM_PWM_Start+0x17c>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d018      	beq.n	800569a <HAL_TIM_PWM_Start+0x136>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a1d      	ldr	r2, [pc, #116]	@ (80056e4 <HAL_TIM_PWM_Start+0x180>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d013      	beq.n	800569a <HAL_TIM_PWM_Start+0x136>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a1c      	ldr	r2, [pc, #112]	@ (80056e8 <HAL_TIM_PWM_Start+0x184>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d00e      	beq.n	800569a <HAL_TIM_PWM_Start+0x136>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a16      	ldr	r2, [pc, #88]	@ (80056dc <HAL_TIM_PWM_Start+0x178>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d009      	beq.n	800569a <HAL_TIM_PWM_Start+0x136>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a18      	ldr	r2, [pc, #96]	@ (80056ec <HAL_TIM_PWM_Start+0x188>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d004      	beq.n	800569a <HAL_TIM_PWM_Start+0x136>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a16      	ldr	r2, [pc, #88]	@ (80056f0 <HAL_TIM_PWM_Start+0x18c>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d111      	bne.n	80056be <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f003 0307 	and.w	r3, r3, #7
 80056a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2b06      	cmp	r3, #6
 80056aa:	d010      	beq.n	80056ce <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f042 0201 	orr.w	r2, r2, #1
 80056ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056bc:	e007      	b.n	80056ce <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f042 0201 	orr.w	r2, r2, #1
 80056cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	40010000 	.word	0x40010000
 80056dc:	40010400 	.word	0x40010400
 80056e0:	40000400 	.word	0x40000400
 80056e4:	40000800 	.word	0x40000800
 80056e8:	40000c00 	.word	0x40000c00
 80056ec:	40014000 	.word	0x40014000
 80056f0:	40001800 	.word	0x40001800

080056f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005700:	2300      	movs	r3, #0
 8005702:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800570a:	2b01      	cmp	r3, #1
 800570c:	d101      	bne.n	8005712 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800570e:	2302      	movs	r3, #2
 8005710:	e0ae      	b.n	8005870 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2b0c      	cmp	r3, #12
 800571e:	f200 809f 	bhi.w	8005860 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005722:	a201      	add	r2, pc, #4	@ (adr r2, 8005728 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005728:	0800575d 	.word	0x0800575d
 800572c:	08005861 	.word	0x08005861
 8005730:	08005861 	.word	0x08005861
 8005734:	08005861 	.word	0x08005861
 8005738:	0800579d 	.word	0x0800579d
 800573c:	08005861 	.word	0x08005861
 8005740:	08005861 	.word	0x08005861
 8005744:	08005861 	.word	0x08005861
 8005748:	080057df 	.word	0x080057df
 800574c:	08005861 	.word	0x08005861
 8005750:	08005861 	.word	0x08005861
 8005754:	08005861 	.word	0x08005861
 8005758:	0800581f 	.word	0x0800581f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68b9      	ldr	r1, [r7, #8]
 8005762:	4618      	mov	r0, r3
 8005764:	f000 f9f6 	bl	8005b54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	699a      	ldr	r2, [r3, #24]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f042 0208 	orr.w	r2, r2, #8
 8005776:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	699a      	ldr	r2, [r3, #24]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f022 0204 	bic.w	r2, r2, #4
 8005786:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	6999      	ldr	r1, [r3, #24]
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	691a      	ldr	r2, [r3, #16]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	430a      	orrs	r2, r1
 8005798:	619a      	str	r2, [r3, #24]
      break;
 800579a:	e064      	b.n	8005866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68b9      	ldr	r1, [r7, #8]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 fa46 	bl	8005c34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	699a      	ldr	r2, [r3, #24]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6999      	ldr	r1, [r3, #24]
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	021a      	lsls	r2, r3, #8
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	430a      	orrs	r2, r1
 80057da:	619a      	str	r2, [r3, #24]
      break;
 80057dc:	e043      	b.n	8005866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68b9      	ldr	r1, [r7, #8]
 80057e4:	4618      	mov	r0, r3
 80057e6:	f000 fa9b 	bl	8005d20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	69da      	ldr	r2, [r3, #28]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f042 0208 	orr.w	r2, r2, #8
 80057f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	69da      	ldr	r2, [r3, #28]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f022 0204 	bic.w	r2, r2, #4
 8005808:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	69d9      	ldr	r1, [r3, #28]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	691a      	ldr	r2, [r3, #16]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	430a      	orrs	r2, r1
 800581a:	61da      	str	r2, [r3, #28]
      break;
 800581c:	e023      	b.n	8005866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68b9      	ldr	r1, [r7, #8]
 8005824:	4618      	mov	r0, r3
 8005826:	f000 faef 	bl	8005e08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	69da      	ldr	r2, [r3, #28]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005838:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	69da      	ldr	r2, [r3, #28]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005848:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	69d9      	ldr	r1, [r3, #28]
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	021a      	lsls	r2, r3, #8
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	430a      	orrs	r2, r1
 800585c:	61da      	str	r2, [r3, #28]
      break;
 800585e:	e002      	b.n	8005866 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	75fb      	strb	r3, [r7, #23]
      break;
 8005864:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800586e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005870:	4618      	mov	r0, r3
 8005872:	3718      	adds	r7, #24
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005882:	2300      	movs	r3, #0
 8005884:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800588c:	2b01      	cmp	r3, #1
 800588e:	d101      	bne.n	8005894 <HAL_TIM_ConfigClockSource+0x1c>
 8005890:	2302      	movs	r3, #2
 8005892:	e0b4      	b.n	80059fe <HAL_TIM_ConfigClockSource+0x186>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2202      	movs	r2, #2
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058cc:	d03e      	beq.n	800594c <HAL_TIM_ConfigClockSource+0xd4>
 80058ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058d2:	f200 8087 	bhi.w	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
 80058d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058da:	f000 8086 	beq.w	80059ea <HAL_TIM_ConfigClockSource+0x172>
 80058de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058e2:	d87f      	bhi.n	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
 80058e4:	2b70      	cmp	r3, #112	@ 0x70
 80058e6:	d01a      	beq.n	800591e <HAL_TIM_ConfigClockSource+0xa6>
 80058e8:	2b70      	cmp	r3, #112	@ 0x70
 80058ea:	d87b      	bhi.n	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
 80058ec:	2b60      	cmp	r3, #96	@ 0x60
 80058ee:	d050      	beq.n	8005992 <HAL_TIM_ConfigClockSource+0x11a>
 80058f0:	2b60      	cmp	r3, #96	@ 0x60
 80058f2:	d877      	bhi.n	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
 80058f4:	2b50      	cmp	r3, #80	@ 0x50
 80058f6:	d03c      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0xfa>
 80058f8:	2b50      	cmp	r3, #80	@ 0x50
 80058fa:	d873      	bhi.n	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
 80058fc:	2b40      	cmp	r3, #64	@ 0x40
 80058fe:	d058      	beq.n	80059b2 <HAL_TIM_ConfigClockSource+0x13a>
 8005900:	2b40      	cmp	r3, #64	@ 0x40
 8005902:	d86f      	bhi.n	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005904:	2b30      	cmp	r3, #48	@ 0x30
 8005906:	d064      	beq.n	80059d2 <HAL_TIM_ConfigClockSource+0x15a>
 8005908:	2b30      	cmp	r3, #48	@ 0x30
 800590a:	d86b      	bhi.n	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
 800590c:	2b20      	cmp	r3, #32
 800590e:	d060      	beq.n	80059d2 <HAL_TIM_ConfigClockSource+0x15a>
 8005910:	2b20      	cmp	r3, #32
 8005912:	d867      	bhi.n	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005914:	2b00      	cmp	r3, #0
 8005916:	d05c      	beq.n	80059d2 <HAL_TIM_ConfigClockSource+0x15a>
 8005918:	2b10      	cmp	r3, #16
 800591a:	d05a      	beq.n	80059d2 <HAL_TIM_ConfigClockSource+0x15a>
 800591c:	e062      	b.n	80059e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800592e:	f000 fb3b 	bl	8005fa8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005940:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	609a      	str	r2, [r3, #8]
      break;
 800594a:	e04f      	b.n	80059ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800595c:	f000 fb24 	bl	8005fa8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689a      	ldr	r2, [r3, #8]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800596e:	609a      	str	r2, [r3, #8]
      break;
 8005970:	e03c      	b.n	80059ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800597e:	461a      	mov	r2, r3
 8005980:	f000 fa98 	bl	8005eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2150      	movs	r1, #80	@ 0x50
 800598a:	4618      	mov	r0, r3
 800598c:	f000 faf1 	bl	8005f72 <TIM_ITRx_SetConfig>
      break;
 8005990:	e02c      	b.n	80059ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800599e:	461a      	mov	r2, r3
 80059a0:	f000 fab7 	bl	8005f12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2160      	movs	r1, #96	@ 0x60
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 fae1 	bl	8005f72 <TIM_ITRx_SetConfig>
      break;
 80059b0:	e01c      	b.n	80059ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059be:	461a      	mov	r2, r3
 80059c0:	f000 fa78 	bl	8005eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2140      	movs	r1, #64	@ 0x40
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 fad1 	bl	8005f72 <TIM_ITRx_SetConfig>
      break;
 80059d0:	e00c      	b.n	80059ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4619      	mov	r1, r3
 80059dc:	4610      	mov	r0, r2
 80059de:	f000 fac8 	bl	8005f72 <TIM_ITRx_SetConfig>
      break;
 80059e2:	e003      	b.n	80059ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	73fb      	strb	r3, [r7, #15]
      break;
 80059e8:	e000      	b.n	80059ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
	...

08005a08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a43      	ldr	r2, [pc, #268]	@ (8005b28 <TIM_Base_SetConfig+0x120>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d013      	beq.n	8005a48 <TIM_Base_SetConfig+0x40>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a26:	d00f      	beq.n	8005a48 <TIM_Base_SetConfig+0x40>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a40      	ldr	r2, [pc, #256]	@ (8005b2c <TIM_Base_SetConfig+0x124>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d00b      	beq.n	8005a48 <TIM_Base_SetConfig+0x40>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a3f      	ldr	r2, [pc, #252]	@ (8005b30 <TIM_Base_SetConfig+0x128>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d007      	beq.n	8005a48 <TIM_Base_SetConfig+0x40>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a3e      	ldr	r2, [pc, #248]	@ (8005b34 <TIM_Base_SetConfig+0x12c>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d003      	beq.n	8005a48 <TIM_Base_SetConfig+0x40>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a3d      	ldr	r2, [pc, #244]	@ (8005b38 <TIM_Base_SetConfig+0x130>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d108      	bne.n	8005a5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a32      	ldr	r2, [pc, #200]	@ (8005b28 <TIM_Base_SetConfig+0x120>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d02b      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a68:	d027      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a2f      	ldr	r2, [pc, #188]	@ (8005b2c <TIM_Base_SetConfig+0x124>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d023      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a2e      	ldr	r2, [pc, #184]	@ (8005b30 <TIM_Base_SetConfig+0x128>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d01f      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b34 <TIM_Base_SetConfig+0x12c>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d01b      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a2c      	ldr	r2, [pc, #176]	@ (8005b38 <TIM_Base_SetConfig+0x130>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d017      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a2b      	ldr	r2, [pc, #172]	@ (8005b3c <TIM_Base_SetConfig+0x134>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d013      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a2a      	ldr	r2, [pc, #168]	@ (8005b40 <TIM_Base_SetConfig+0x138>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d00f      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a29      	ldr	r2, [pc, #164]	@ (8005b44 <TIM_Base_SetConfig+0x13c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d00b      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a28      	ldr	r2, [pc, #160]	@ (8005b48 <TIM_Base_SetConfig+0x140>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d007      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a27      	ldr	r2, [pc, #156]	@ (8005b4c <TIM_Base_SetConfig+0x144>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d003      	beq.n	8005aba <TIM_Base_SetConfig+0xb2>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a26      	ldr	r2, [pc, #152]	@ (8005b50 <TIM_Base_SetConfig+0x148>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d108      	bne.n	8005acc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	689a      	ldr	r2, [r3, #8]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a0e      	ldr	r2, [pc, #56]	@ (8005b28 <TIM_Base_SetConfig+0x120>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d003      	beq.n	8005afa <TIM_Base_SetConfig+0xf2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a10      	ldr	r2, [pc, #64]	@ (8005b38 <TIM_Base_SetConfig+0x130>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d103      	bne.n	8005b02 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	691a      	ldr	r2, [r3, #16]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f043 0204 	orr.w	r2, r3, #4
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	601a      	str	r2, [r3, #0]
}
 8005b1a:	bf00      	nop
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	40010000 	.word	0x40010000
 8005b2c:	40000400 	.word	0x40000400
 8005b30:	40000800 	.word	0x40000800
 8005b34:	40000c00 	.word	0x40000c00
 8005b38:	40010400 	.word	0x40010400
 8005b3c:	40014000 	.word	0x40014000
 8005b40:	40014400 	.word	0x40014400
 8005b44:	40014800 	.word	0x40014800
 8005b48:	40001800 	.word	0x40001800
 8005b4c:	40001c00 	.word	0x40001c00
 8005b50:	40002000 	.word	0x40002000

08005b54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b087      	sub	sp, #28
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	f023 0201 	bic.w	r2, r3, #1
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f023 0303 	bic.w	r3, r3, #3
 8005b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	f023 0302 	bic.w	r3, r3, #2
 8005b9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	697a      	ldr	r2, [r7, #20]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a20      	ldr	r2, [pc, #128]	@ (8005c2c <TIM_OC1_SetConfig+0xd8>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d003      	beq.n	8005bb8 <TIM_OC1_SetConfig+0x64>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8005c30 <TIM_OC1_SetConfig+0xdc>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d10c      	bne.n	8005bd2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f023 0308 	bic.w	r3, r3, #8
 8005bbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f023 0304 	bic.w	r3, r3, #4
 8005bd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a15      	ldr	r2, [pc, #84]	@ (8005c2c <TIM_OC1_SetConfig+0xd8>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d003      	beq.n	8005be2 <TIM_OC1_SetConfig+0x8e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a14      	ldr	r2, [pc, #80]	@ (8005c30 <TIM_OC1_SetConfig+0xdc>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d111      	bne.n	8005c06 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005be8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	621a      	str	r2, [r3, #32]
}
 8005c20:	bf00      	nop
 8005c22:	371c      	adds	r7, #28
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	40010000 	.word	0x40010000
 8005c30:	40010400 	.word	0x40010400

08005c34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b087      	sub	sp, #28
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	f023 0210 	bic.w	r2, r3, #16
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	021b      	lsls	r3, r3, #8
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f023 0320 	bic.w	r3, r3, #32
 8005c7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a22      	ldr	r2, [pc, #136]	@ (8005d18 <TIM_OC2_SetConfig+0xe4>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d003      	beq.n	8005c9c <TIM_OC2_SetConfig+0x68>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a21      	ldr	r2, [pc, #132]	@ (8005d1c <TIM_OC2_SetConfig+0xe8>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d10d      	bne.n	8005cb8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	011b      	lsls	r3, r3, #4
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a17      	ldr	r2, [pc, #92]	@ (8005d18 <TIM_OC2_SetConfig+0xe4>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d003      	beq.n	8005cc8 <TIM_OC2_SetConfig+0x94>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a16      	ldr	r2, [pc, #88]	@ (8005d1c <TIM_OC2_SetConfig+0xe8>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d113      	bne.n	8005cf0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	695b      	ldr	r3, [r3, #20]
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	693a      	ldr	r2, [r7, #16]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	621a      	str	r2, [r3, #32]
}
 8005d0a:	bf00      	nop
 8005d0c:	371c      	adds	r7, #28
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	40010000 	.word	0x40010000
 8005d1c:	40010400 	.word	0x40010400

08005d20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b087      	sub	sp, #28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a1b      	ldr	r3, [r3, #32]
 8005d2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a1b      	ldr	r3, [r3, #32]
 8005d34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	69db      	ldr	r3, [r3, #28]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 0303 	bic.w	r3, r3, #3
 8005d56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	021b      	lsls	r3, r3, #8
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a21      	ldr	r2, [pc, #132]	@ (8005e00 <TIM_OC3_SetConfig+0xe0>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d003      	beq.n	8005d86 <TIM_OC3_SetConfig+0x66>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a20      	ldr	r2, [pc, #128]	@ (8005e04 <TIM_OC3_SetConfig+0xe4>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d10d      	bne.n	8005da2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	021b      	lsls	r3, r3, #8
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005da0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a16      	ldr	r2, [pc, #88]	@ (8005e00 <TIM_OC3_SetConfig+0xe0>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d003      	beq.n	8005db2 <TIM_OC3_SetConfig+0x92>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a15      	ldr	r2, [pc, #84]	@ (8005e04 <TIM_OC3_SetConfig+0xe4>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d113      	bne.n	8005dda <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005db8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	011b      	lsls	r3, r3, #4
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	685a      	ldr	r2, [r3, #4]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	697a      	ldr	r2, [r7, #20]
 8005df2:	621a      	str	r2, [r3, #32]
}
 8005df4:	bf00      	nop
 8005df6:	371c      	adds	r7, #28
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr
 8005e00:	40010000 	.word	0x40010000
 8005e04:	40010400 	.word	0x40010400

08005e08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	69db      	ldr	r3, [r3, #28]
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	021b      	lsls	r3, r3, #8
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	031b      	lsls	r3, r3, #12
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a12      	ldr	r2, [pc, #72]	@ (8005eac <TIM_OC4_SetConfig+0xa4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d003      	beq.n	8005e70 <TIM_OC4_SetConfig+0x68>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a11      	ldr	r2, [pc, #68]	@ (8005eb0 <TIM_OC4_SetConfig+0xa8>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d109      	bne.n	8005e84 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	019b      	lsls	r3, r3, #6
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	685a      	ldr	r2, [r3, #4]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	621a      	str	r2, [r3, #32]
}
 8005e9e:	bf00      	nop
 8005ea0:	371c      	adds	r7, #28
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	40010000 	.word	0x40010000
 8005eb0:	40010400 	.word	0x40010400

08005eb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b087      	sub	sp, #28
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	f023 0201 	bic.w	r2, r3, #1
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	011b      	lsls	r3, r3, #4
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f023 030a 	bic.w	r3, r3, #10
 8005ef0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ef2:	697a      	ldr	r2, [r7, #20]
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	621a      	str	r2, [r3, #32]
}
 8005f06:	bf00      	nop
 8005f08:	371c      	adds	r7, #28
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr

08005f12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f12:	b480      	push	{r7}
 8005f14:	b087      	sub	sp, #28
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	60f8      	str	r0, [r7, #12]
 8005f1a:	60b9      	str	r1, [r7, #8]
 8005f1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6a1b      	ldr	r3, [r3, #32]
 8005f28:	f023 0210 	bic.w	r2, r3, #16
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	699b      	ldr	r3, [r3, #24]
 8005f34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	031b      	lsls	r3, r3, #12
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	011b      	lsls	r3, r3, #4
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	621a      	str	r2, [r3, #32]
}
 8005f66:	bf00      	nop
 8005f68:	371c      	adds	r7, #28
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr

08005f72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f72:	b480      	push	{r7}
 8005f74:	b085      	sub	sp, #20
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
 8005f7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f8a:	683a      	ldr	r2, [r7, #0]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	f043 0307 	orr.w	r3, r3, #7
 8005f94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	609a      	str	r2, [r3, #8]
}
 8005f9c:	bf00      	nop
 8005f9e:	3714      	adds	r7, #20
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
 8005fb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	021a      	lsls	r2, r3, #8
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	697a      	ldr	r2, [r7, #20]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	609a      	str	r2, [r3, #8]
}
 8005fdc:	bf00      	nop
 8005fde:	371c      	adds	r7, #28
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b087      	sub	sp, #28
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 031f 	and.w	r3, r3, #31
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8006000:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6a1a      	ldr	r2, [r3, #32]
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	43db      	mvns	r3, r3
 800600a:	401a      	ands	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6a1a      	ldr	r2, [r3, #32]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	f003 031f 	and.w	r3, r3, #31
 800601a:	6879      	ldr	r1, [r7, #4]
 800601c:	fa01 f303 	lsl.w	r3, r1, r3
 8006020:	431a      	orrs	r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	621a      	str	r2, [r3, #32]
}
 8006026:	bf00      	nop
 8006028:	371c      	adds	r7, #28
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
	...

08006034 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006044:	2b01      	cmp	r3, #1
 8006046:	d101      	bne.n	800604c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006048:	2302      	movs	r3, #2
 800604a:	e05a      	b.n	8006102 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2202      	movs	r2, #2
 8006058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006072:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a21      	ldr	r2, [pc, #132]	@ (8006110 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d022      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006098:	d01d      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a1d      	ldr	r2, [pc, #116]	@ (8006114 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d018      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006118 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d013      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a1a      	ldr	r2, [pc, #104]	@ (800611c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d00e      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a18      	ldr	r2, [pc, #96]	@ (8006120 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d009      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a17      	ldr	r2, [pc, #92]	@ (8006124 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d004      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a15      	ldr	r2, [pc, #84]	@ (8006128 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d10c      	bne.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3714      	adds	r7, #20
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	40010000 	.word	0x40010000
 8006114:	40000400 	.word	0x40000400
 8006118:	40000800 	.word	0x40000800
 800611c:	40000c00 	.word	0x40000c00
 8006120:	40010400 	.word	0x40010400
 8006124:	40014000 	.word	0x40014000
 8006128:	40001800 	.word	0x40001800

0800612c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006140:	2b01      	cmp	r3, #1
 8006142:	d101      	bne.n	8006148 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006144:	2302      	movs	r3, #2
 8006146:	e03d      	b.n	80061c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	4313      	orrs	r3, r2
 800616a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4313      	orrs	r3, r2
 8006186:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	4313      	orrs	r3, r2
 8006194:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	69db      	ldr	r3, [r3, #28]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3714      	adds	r7, #20
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e042      	b.n	8006268 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d106      	bne.n	80061fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7fb fb34 	bl	8001864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2224      	movs	r2, #36	@ 0x24
 8006200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68da      	ldr	r2, [r3, #12]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006212:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 f82b 	bl	8006270 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	691a      	ldr	r2, [r3, #16]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006228:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	695a      	ldr	r2, [r3, #20]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006238:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68da      	ldr	r2, [r3, #12]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006248:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2220      	movs	r2, #32
 8006254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2220      	movs	r2, #32
 800625c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3708      	adds	r7, #8
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006274:	b0c0      	sub	sp, #256	@ 0x100
 8006276:	af00      	add	r7, sp, #0
 8006278:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800627c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800628c:	68d9      	ldr	r1, [r3, #12]
 800628e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	ea40 0301 	orr.w	r3, r0, r1
 8006298:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800629a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800629e:	689a      	ldr	r2, [r3, #8]
 80062a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	431a      	orrs	r2, r3
 80062a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	431a      	orrs	r2, r3
 80062b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062b4:	69db      	ldr	r3, [r3, #28]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80062bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80062c8:	f021 010c 	bic.w	r1, r1, #12
 80062cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80062d6:	430b      	orrs	r3, r1
 80062d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80062e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ea:	6999      	ldr	r1, [r3, #24]
 80062ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	ea40 0301 	orr.w	r3, r0, r1
 80062f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	4b8f      	ldr	r3, [pc, #572]	@ (800653c <UART_SetConfig+0x2cc>)
 8006300:	429a      	cmp	r2, r3
 8006302:	d005      	beq.n	8006310 <UART_SetConfig+0xa0>
 8006304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	4b8d      	ldr	r3, [pc, #564]	@ (8006540 <UART_SetConfig+0x2d0>)
 800630c:	429a      	cmp	r2, r3
 800630e:	d104      	bne.n	800631a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006310:	f7ff f86c 	bl	80053ec <HAL_RCC_GetPCLK2Freq>
 8006314:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006318:	e003      	b.n	8006322 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800631a:	f7ff f853 	bl	80053c4 <HAL_RCC_GetPCLK1Freq>
 800631e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006326:	69db      	ldr	r3, [r3, #28]
 8006328:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800632c:	f040 810c 	bne.w	8006548 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006330:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006334:	2200      	movs	r2, #0
 8006336:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800633a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800633e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006342:	4622      	mov	r2, r4
 8006344:	462b      	mov	r3, r5
 8006346:	1891      	adds	r1, r2, r2
 8006348:	65b9      	str	r1, [r7, #88]	@ 0x58
 800634a:	415b      	adcs	r3, r3
 800634c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800634e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006352:	4621      	mov	r1, r4
 8006354:	eb12 0801 	adds.w	r8, r2, r1
 8006358:	4629      	mov	r1, r5
 800635a:	eb43 0901 	adc.w	r9, r3, r1
 800635e:	f04f 0200 	mov.w	r2, #0
 8006362:	f04f 0300 	mov.w	r3, #0
 8006366:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800636a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800636e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006372:	4690      	mov	r8, r2
 8006374:	4699      	mov	r9, r3
 8006376:	4623      	mov	r3, r4
 8006378:	eb18 0303 	adds.w	r3, r8, r3
 800637c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006380:	462b      	mov	r3, r5
 8006382:	eb49 0303 	adc.w	r3, r9, r3
 8006386:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800638a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006396:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800639a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800639e:	460b      	mov	r3, r1
 80063a0:	18db      	adds	r3, r3, r3
 80063a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80063a4:	4613      	mov	r3, r2
 80063a6:	eb42 0303 	adc.w	r3, r2, r3
 80063aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80063ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80063b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80063b4:	f7f9 ff5c 	bl	8000270 <__aeabi_uldivmod>
 80063b8:	4602      	mov	r2, r0
 80063ba:	460b      	mov	r3, r1
 80063bc:	4b61      	ldr	r3, [pc, #388]	@ (8006544 <UART_SetConfig+0x2d4>)
 80063be:	fba3 2302 	umull	r2, r3, r3, r2
 80063c2:	095b      	lsrs	r3, r3, #5
 80063c4:	011c      	lsls	r4, r3, #4
 80063c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ca:	2200      	movs	r2, #0
 80063cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80063d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80063d8:	4642      	mov	r2, r8
 80063da:	464b      	mov	r3, r9
 80063dc:	1891      	adds	r1, r2, r2
 80063de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80063e0:	415b      	adcs	r3, r3
 80063e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80063e8:	4641      	mov	r1, r8
 80063ea:	eb12 0a01 	adds.w	sl, r2, r1
 80063ee:	4649      	mov	r1, r9
 80063f0:	eb43 0b01 	adc.w	fp, r3, r1
 80063f4:	f04f 0200 	mov.w	r2, #0
 80063f8:	f04f 0300 	mov.w	r3, #0
 80063fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006400:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006404:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006408:	4692      	mov	sl, r2
 800640a:	469b      	mov	fp, r3
 800640c:	4643      	mov	r3, r8
 800640e:	eb1a 0303 	adds.w	r3, sl, r3
 8006412:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006416:	464b      	mov	r3, r9
 8006418:	eb4b 0303 	adc.w	r3, fp, r3
 800641c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800642c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006430:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006434:	460b      	mov	r3, r1
 8006436:	18db      	adds	r3, r3, r3
 8006438:	643b      	str	r3, [r7, #64]	@ 0x40
 800643a:	4613      	mov	r3, r2
 800643c:	eb42 0303 	adc.w	r3, r2, r3
 8006440:	647b      	str	r3, [r7, #68]	@ 0x44
 8006442:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006446:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800644a:	f7f9 ff11 	bl	8000270 <__aeabi_uldivmod>
 800644e:	4602      	mov	r2, r0
 8006450:	460b      	mov	r3, r1
 8006452:	4611      	mov	r1, r2
 8006454:	4b3b      	ldr	r3, [pc, #236]	@ (8006544 <UART_SetConfig+0x2d4>)
 8006456:	fba3 2301 	umull	r2, r3, r3, r1
 800645a:	095b      	lsrs	r3, r3, #5
 800645c:	2264      	movs	r2, #100	@ 0x64
 800645e:	fb02 f303 	mul.w	r3, r2, r3
 8006462:	1acb      	subs	r3, r1, r3
 8006464:	00db      	lsls	r3, r3, #3
 8006466:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800646a:	4b36      	ldr	r3, [pc, #216]	@ (8006544 <UART_SetConfig+0x2d4>)
 800646c:	fba3 2302 	umull	r2, r3, r3, r2
 8006470:	095b      	lsrs	r3, r3, #5
 8006472:	005b      	lsls	r3, r3, #1
 8006474:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006478:	441c      	add	r4, r3
 800647a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800647e:	2200      	movs	r2, #0
 8006480:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006484:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006488:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800648c:	4642      	mov	r2, r8
 800648e:	464b      	mov	r3, r9
 8006490:	1891      	adds	r1, r2, r2
 8006492:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006494:	415b      	adcs	r3, r3
 8006496:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006498:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800649c:	4641      	mov	r1, r8
 800649e:	1851      	adds	r1, r2, r1
 80064a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80064a2:	4649      	mov	r1, r9
 80064a4:	414b      	adcs	r3, r1
 80064a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80064a8:	f04f 0200 	mov.w	r2, #0
 80064ac:	f04f 0300 	mov.w	r3, #0
 80064b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80064b4:	4659      	mov	r1, fp
 80064b6:	00cb      	lsls	r3, r1, #3
 80064b8:	4651      	mov	r1, sl
 80064ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064be:	4651      	mov	r1, sl
 80064c0:	00ca      	lsls	r2, r1, #3
 80064c2:	4610      	mov	r0, r2
 80064c4:	4619      	mov	r1, r3
 80064c6:	4603      	mov	r3, r0
 80064c8:	4642      	mov	r2, r8
 80064ca:	189b      	adds	r3, r3, r2
 80064cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064d0:	464b      	mov	r3, r9
 80064d2:	460a      	mov	r2, r1
 80064d4:	eb42 0303 	adc.w	r3, r2, r3
 80064d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80064e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80064ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80064f0:	460b      	mov	r3, r1
 80064f2:	18db      	adds	r3, r3, r3
 80064f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064f6:	4613      	mov	r3, r2
 80064f8:	eb42 0303 	adc.w	r3, r2, r3
 80064fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006502:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006506:	f7f9 feb3 	bl	8000270 <__aeabi_uldivmod>
 800650a:	4602      	mov	r2, r0
 800650c:	460b      	mov	r3, r1
 800650e:	4b0d      	ldr	r3, [pc, #52]	@ (8006544 <UART_SetConfig+0x2d4>)
 8006510:	fba3 1302 	umull	r1, r3, r3, r2
 8006514:	095b      	lsrs	r3, r3, #5
 8006516:	2164      	movs	r1, #100	@ 0x64
 8006518:	fb01 f303 	mul.w	r3, r1, r3
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	00db      	lsls	r3, r3, #3
 8006520:	3332      	adds	r3, #50	@ 0x32
 8006522:	4a08      	ldr	r2, [pc, #32]	@ (8006544 <UART_SetConfig+0x2d4>)
 8006524:	fba2 2303 	umull	r2, r3, r2, r3
 8006528:	095b      	lsrs	r3, r3, #5
 800652a:	f003 0207 	and.w	r2, r3, #7
 800652e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4422      	add	r2, r4
 8006536:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006538:	e106      	b.n	8006748 <UART_SetConfig+0x4d8>
 800653a:	bf00      	nop
 800653c:	40011000 	.word	0x40011000
 8006540:	40011400 	.word	0x40011400
 8006544:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006548:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800654c:	2200      	movs	r2, #0
 800654e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006552:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006556:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800655a:	4642      	mov	r2, r8
 800655c:	464b      	mov	r3, r9
 800655e:	1891      	adds	r1, r2, r2
 8006560:	6239      	str	r1, [r7, #32]
 8006562:	415b      	adcs	r3, r3
 8006564:	627b      	str	r3, [r7, #36]	@ 0x24
 8006566:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800656a:	4641      	mov	r1, r8
 800656c:	1854      	adds	r4, r2, r1
 800656e:	4649      	mov	r1, r9
 8006570:	eb43 0501 	adc.w	r5, r3, r1
 8006574:	f04f 0200 	mov.w	r2, #0
 8006578:	f04f 0300 	mov.w	r3, #0
 800657c:	00eb      	lsls	r3, r5, #3
 800657e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006582:	00e2      	lsls	r2, r4, #3
 8006584:	4614      	mov	r4, r2
 8006586:	461d      	mov	r5, r3
 8006588:	4643      	mov	r3, r8
 800658a:	18e3      	adds	r3, r4, r3
 800658c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006590:	464b      	mov	r3, r9
 8006592:	eb45 0303 	adc.w	r3, r5, r3
 8006596:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800659a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80065a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065aa:	f04f 0200 	mov.w	r2, #0
 80065ae:	f04f 0300 	mov.w	r3, #0
 80065b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80065b6:	4629      	mov	r1, r5
 80065b8:	008b      	lsls	r3, r1, #2
 80065ba:	4621      	mov	r1, r4
 80065bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065c0:	4621      	mov	r1, r4
 80065c2:	008a      	lsls	r2, r1, #2
 80065c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80065c8:	f7f9 fe52 	bl	8000270 <__aeabi_uldivmod>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4b60      	ldr	r3, [pc, #384]	@ (8006754 <UART_SetConfig+0x4e4>)
 80065d2:	fba3 2302 	umull	r2, r3, r3, r2
 80065d6:	095b      	lsrs	r3, r3, #5
 80065d8:	011c      	lsls	r4, r3, #4
 80065da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065de:	2200      	movs	r2, #0
 80065e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80065e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80065e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80065ec:	4642      	mov	r2, r8
 80065ee:	464b      	mov	r3, r9
 80065f0:	1891      	adds	r1, r2, r2
 80065f2:	61b9      	str	r1, [r7, #24]
 80065f4:	415b      	adcs	r3, r3
 80065f6:	61fb      	str	r3, [r7, #28]
 80065f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065fc:	4641      	mov	r1, r8
 80065fe:	1851      	adds	r1, r2, r1
 8006600:	6139      	str	r1, [r7, #16]
 8006602:	4649      	mov	r1, r9
 8006604:	414b      	adcs	r3, r1
 8006606:	617b      	str	r3, [r7, #20]
 8006608:	f04f 0200 	mov.w	r2, #0
 800660c:	f04f 0300 	mov.w	r3, #0
 8006610:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006614:	4659      	mov	r1, fp
 8006616:	00cb      	lsls	r3, r1, #3
 8006618:	4651      	mov	r1, sl
 800661a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800661e:	4651      	mov	r1, sl
 8006620:	00ca      	lsls	r2, r1, #3
 8006622:	4610      	mov	r0, r2
 8006624:	4619      	mov	r1, r3
 8006626:	4603      	mov	r3, r0
 8006628:	4642      	mov	r2, r8
 800662a:	189b      	adds	r3, r3, r2
 800662c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006630:	464b      	mov	r3, r9
 8006632:	460a      	mov	r2, r1
 8006634:	eb42 0303 	adc.w	r3, r2, r3
 8006638:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800663c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006646:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006648:	f04f 0200 	mov.w	r2, #0
 800664c:	f04f 0300 	mov.w	r3, #0
 8006650:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006654:	4649      	mov	r1, r9
 8006656:	008b      	lsls	r3, r1, #2
 8006658:	4641      	mov	r1, r8
 800665a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800665e:	4641      	mov	r1, r8
 8006660:	008a      	lsls	r2, r1, #2
 8006662:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006666:	f7f9 fe03 	bl	8000270 <__aeabi_uldivmod>
 800666a:	4602      	mov	r2, r0
 800666c:	460b      	mov	r3, r1
 800666e:	4611      	mov	r1, r2
 8006670:	4b38      	ldr	r3, [pc, #224]	@ (8006754 <UART_SetConfig+0x4e4>)
 8006672:	fba3 2301 	umull	r2, r3, r3, r1
 8006676:	095b      	lsrs	r3, r3, #5
 8006678:	2264      	movs	r2, #100	@ 0x64
 800667a:	fb02 f303 	mul.w	r3, r2, r3
 800667e:	1acb      	subs	r3, r1, r3
 8006680:	011b      	lsls	r3, r3, #4
 8006682:	3332      	adds	r3, #50	@ 0x32
 8006684:	4a33      	ldr	r2, [pc, #204]	@ (8006754 <UART_SetConfig+0x4e4>)
 8006686:	fba2 2303 	umull	r2, r3, r2, r3
 800668a:	095b      	lsrs	r3, r3, #5
 800668c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006690:	441c      	add	r4, r3
 8006692:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006696:	2200      	movs	r2, #0
 8006698:	673b      	str	r3, [r7, #112]	@ 0x70
 800669a:	677a      	str	r2, [r7, #116]	@ 0x74
 800669c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80066a0:	4642      	mov	r2, r8
 80066a2:	464b      	mov	r3, r9
 80066a4:	1891      	adds	r1, r2, r2
 80066a6:	60b9      	str	r1, [r7, #8]
 80066a8:	415b      	adcs	r3, r3
 80066aa:	60fb      	str	r3, [r7, #12]
 80066ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80066b0:	4641      	mov	r1, r8
 80066b2:	1851      	adds	r1, r2, r1
 80066b4:	6039      	str	r1, [r7, #0]
 80066b6:	4649      	mov	r1, r9
 80066b8:	414b      	adcs	r3, r1
 80066ba:	607b      	str	r3, [r7, #4]
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	f04f 0300 	mov.w	r3, #0
 80066c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80066c8:	4659      	mov	r1, fp
 80066ca:	00cb      	lsls	r3, r1, #3
 80066cc:	4651      	mov	r1, sl
 80066ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066d2:	4651      	mov	r1, sl
 80066d4:	00ca      	lsls	r2, r1, #3
 80066d6:	4610      	mov	r0, r2
 80066d8:	4619      	mov	r1, r3
 80066da:	4603      	mov	r3, r0
 80066dc:	4642      	mov	r2, r8
 80066de:	189b      	adds	r3, r3, r2
 80066e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066e2:	464b      	mov	r3, r9
 80066e4:	460a      	mov	r2, r1
 80066e6:	eb42 0303 	adc.w	r3, r2, r3
 80066ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80066f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80066f8:	f04f 0200 	mov.w	r2, #0
 80066fc:	f04f 0300 	mov.w	r3, #0
 8006700:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006704:	4649      	mov	r1, r9
 8006706:	008b      	lsls	r3, r1, #2
 8006708:	4641      	mov	r1, r8
 800670a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800670e:	4641      	mov	r1, r8
 8006710:	008a      	lsls	r2, r1, #2
 8006712:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006716:	f7f9 fdab 	bl	8000270 <__aeabi_uldivmod>
 800671a:	4602      	mov	r2, r0
 800671c:	460b      	mov	r3, r1
 800671e:	4b0d      	ldr	r3, [pc, #52]	@ (8006754 <UART_SetConfig+0x4e4>)
 8006720:	fba3 1302 	umull	r1, r3, r3, r2
 8006724:	095b      	lsrs	r3, r3, #5
 8006726:	2164      	movs	r1, #100	@ 0x64
 8006728:	fb01 f303 	mul.w	r3, r1, r3
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	011b      	lsls	r3, r3, #4
 8006730:	3332      	adds	r3, #50	@ 0x32
 8006732:	4a08      	ldr	r2, [pc, #32]	@ (8006754 <UART_SetConfig+0x4e4>)
 8006734:	fba2 2303 	umull	r2, r3, r2, r3
 8006738:	095b      	lsrs	r3, r3, #5
 800673a:	f003 020f 	and.w	r2, r3, #15
 800673e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4422      	add	r2, r4
 8006746:	609a      	str	r2, [r3, #8]
}
 8006748:	bf00      	nop
 800674a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800674e:	46bd      	mov	sp, r7
 8006750:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006754:	51eb851f 	.word	0x51eb851f

08006758 <sniprintf>:
 8006758:	b40c      	push	{r2, r3}
 800675a:	b530      	push	{r4, r5, lr}
 800675c:	4b18      	ldr	r3, [pc, #96]	@ (80067c0 <sniprintf+0x68>)
 800675e:	1e0c      	subs	r4, r1, #0
 8006760:	681d      	ldr	r5, [r3, #0]
 8006762:	b09d      	sub	sp, #116	@ 0x74
 8006764:	da08      	bge.n	8006778 <sniprintf+0x20>
 8006766:	238b      	movs	r3, #139	@ 0x8b
 8006768:	602b      	str	r3, [r5, #0]
 800676a:	f04f 30ff 	mov.w	r0, #4294967295
 800676e:	b01d      	add	sp, #116	@ 0x74
 8006770:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006774:	b002      	add	sp, #8
 8006776:	4770      	bx	lr
 8006778:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800677c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006780:	f04f 0300 	mov.w	r3, #0
 8006784:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006786:	bf14      	ite	ne
 8006788:	f104 33ff 	addne.w	r3, r4, #4294967295
 800678c:	4623      	moveq	r3, r4
 800678e:	9304      	str	r3, [sp, #16]
 8006790:	9307      	str	r3, [sp, #28]
 8006792:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006796:	9002      	str	r0, [sp, #8]
 8006798:	9006      	str	r0, [sp, #24]
 800679a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800679e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80067a0:	ab21      	add	r3, sp, #132	@ 0x84
 80067a2:	a902      	add	r1, sp, #8
 80067a4:	4628      	mov	r0, r5
 80067a6:	9301      	str	r3, [sp, #4]
 80067a8:	f000 f9a2 	bl	8006af0 <_svfiprintf_r>
 80067ac:	1c43      	adds	r3, r0, #1
 80067ae:	bfbc      	itt	lt
 80067b0:	238b      	movlt	r3, #139	@ 0x8b
 80067b2:	602b      	strlt	r3, [r5, #0]
 80067b4:	2c00      	cmp	r4, #0
 80067b6:	d0da      	beq.n	800676e <sniprintf+0x16>
 80067b8:	9b02      	ldr	r3, [sp, #8]
 80067ba:	2200      	movs	r2, #0
 80067bc:	701a      	strb	r2, [r3, #0]
 80067be:	e7d6      	b.n	800676e <sniprintf+0x16>
 80067c0:	20000014 	.word	0x20000014

080067c4 <memset>:
 80067c4:	4402      	add	r2, r0
 80067c6:	4603      	mov	r3, r0
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d100      	bne.n	80067ce <memset+0xa>
 80067cc:	4770      	bx	lr
 80067ce:	f803 1b01 	strb.w	r1, [r3], #1
 80067d2:	e7f9      	b.n	80067c8 <memset+0x4>

080067d4 <__errno>:
 80067d4:	4b01      	ldr	r3, [pc, #4]	@ (80067dc <__errno+0x8>)
 80067d6:	6818      	ldr	r0, [r3, #0]
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	20000014 	.word	0x20000014

080067e0 <__libc_init_array>:
 80067e0:	b570      	push	{r4, r5, r6, lr}
 80067e2:	4d0d      	ldr	r5, [pc, #52]	@ (8006818 <__libc_init_array+0x38>)
 80067e4:	4c0d      	ldr	r4, [pc, #52]	@ (800681c <__libc_init_array+0x3c>)
 80067e6:	1b64      	subs	r4, r4, r5
 80067e8:	10a4      	asrs	r4, r4, #2
 80067ea:	2600      	movs	r6, #0
 80067ec:	42a6      	cmp	r6, r4
 80067ee:	d109      	bne.n	8006804 <__libc_init_array+0x24>
 80067f0:	4d0b      	ldr	r5, [pc, #44]	@ (8006820 <__libc_init_array+0x40>)
 80067f2:	4c0c      	ldr	r4, [pc, #48]	@ (8006824 <__libc_init_array+0x44>)
 80067f4:	f000 fc64 	bl	80070c0 <_init>
 80067f8:	1b64      	subs	r4, r4, r5
 80067fa:	10a4      	asrs	r4, r4, #2
 80067fc:	2600      	movs	r6, #0
 80067fe:	42a6      	cmp	r6, r4
 8006800:	d105      	bne.n	800680e <__libc_init_array+0x2e>
 8006802:	bd70      	pop	{r4, r5, r6, pc}
 8006804:	f855 3b04 	ldr.w	r3, [r5], #4
 8006808:	4798      	blx	r3
 800680a:	3601      	adds	r6, #1
 800680c:	e7ee      	b.n	80067ec <__libc_init_array+0xc>
 800680e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006812:	4798      	blx	r3
 8006814:	3601      	adds	r6, #1
 8006816:	e7f2      	b.n	80067fe <__libc_init_array+0x1e>
 8006818:	08007994 	.word	0x08007994
 800681c:	08007994 	.word	0x08007994
 8006820:	08007994 	.word	0x08007994
 8006824:	08007998 	.word	0x08007998

08006828 <__retarget_lock_acquire_recursive>:
 8006828:	4770      	bx	lr

0800682a <__retarget_lock_release_recursive>:
 800682a:	4770      	bx	lr

0800682c <memcpy>:
 800682c:	440a      	add	r2, r1
 800682e:	4291      	cmp	r1, r2
 8006830:	f100 33ff 	add.w	r3, r0, #4294967295
 8006834:	d100      	bne.n	8006838 <memcpy+0xc>
 8006836:	4770      	bx	lr
 8006838:	b510      	push	{r4, lr}
 800683a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800683e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006842:	4291      	cmp	r1, r2
 8006844:	d1f9      	bne.n	800683a <memcpy+0xe>
 8006846:	bd10      	pop	{r4, pc}

08006848 <_free_r>:
 8006848:	b538      	push	{r3, r4, r5, lr}
 800684a:	4605      	mov	r5, r0
 800684c:	2900      	cmp	r1, #0
 800684e:	d041      	beq.n	80068d4 <_free_r+0x8c>
 8006850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006854:	1f0c      	subs	r4, r1, #4
 8006856:	2b00      	cmp	r3, #0
 8006858:	bfb8      	it	lt
 800685a:	18e4      	addlt	r4, r4, r3
 800685c:	f000 f8e0 	bl	8006a20 <__malloc_lock>
 8006860:	4a1d      	ldr	r2, [pc, #116]	@ (80068d8 <_free_r+0x90>)
 8006862:	6813      	ldr	r3, [r2, #0]
 8006864:	b933      	cbnz	r3, 8006874 <_free_r+0x2c>
 8006866:	6063      	str	r3, [r4, #4]
 8006868:	6014      	str	r4, [r2, #0]
 800686a:	4628      	mov	r0, r5
 800686c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006870:	f000 b8dc 	b.w	8006a2c <__malloc_unlock>
 8006874:	42a3      	cmp	r3, r4
 8006876:	d908      	bls.n	800688a <_free_r+0x42>
 8006878:	6820      	ldr	r0, [r4, #0]
 800687a:	1821      	adds	r1, r4, r0
 800687c:	428b      	cmp	r3, r1
 800687e:	bf01      	itttt	eq
 8006880:	6819      	ldreq	r1, [r3, #0]
 8006882:	685b      	ldreq	r3, [r3, #4]
 8006884:	1809      	addeq	r1, r1, r0
 8006886:	6021      	streq	r1, [r4, #0]
 8006888:	e7ed      	b.n	8006866 <_free_r+0x1e>
 800688a:	461a      	mov	r2, r3
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	b10b      	cbz	r3, 8006894 <_free_r+0x4c>
 8006890:	42a3      	cmp	r3, r4
 8006892:	d9fa      	bls.n	800688a <_free_r+0x42>
 8006894:	6811      	ldr	r1, [r2, #0]
 8006896:	1850      	adds	r0, r2, r1
 8006898:	42a0      	cmp	r0, r4
 800689a:	d10b      	bne.n	80068b4 <_free_r+0x6c>
 800689c:	6820      	ldr	r0, [r4, #0]
 800689e:	4401      	add	r1, r0
 80068a0:	1850      	adds	r0, r2, r1
 80068a2:	4283      	cmp	r3, r0
 80068a4:	6011      	str	r1, [r2, #0]
 80068a6:	d1e0      	bne.n	800686a <_free_r+0x22>
 80068a8:	6818      	ldr	r0, [r3, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	6053      	str	r3, [r2, #4]
 80068ae:	4408      	add	r0, r1
 80068b0:	6010      	str	r0, [r2, #0]
 80068b2:	e7da      	b.n	800686a <_free_r+0x22>
 80068b4:	d902      	bls.n	80068bc <_free_r+0x74>
 80068b6:	230c      	movs	r3, #12
 80068b8:	602b      	str	r3, [r5, #0]
 80068ba:	e7d6      	b.n	800686a <_free_r+0x22>
 80068bc:	6820      	ldr	r0, [r4, #0]
 80068be:	1821      	adds	r1, r4, r0
 80068c0:	428b      	cmp	r3, r1
 80068c2:	bf04      	itt	eq
 80068c4:	6819      	ldreq	r1, [r3, #0]
 80068c6:	685b      	ldreq	r3, [r3, #4]
 80068c8:	6063      	str	r3, [r4, #4]
 80068ca:	bf04      	itt	eq
 80068cc:	1809      	addeq	r1, r1, r0
 80068ce:	6021      	streq	r1, [r4, #0]
 80068d0:	6054      	str	r4, [r2, #4]
 80068d2:	e7ca      	b.n	800686a <_free_r+0x22>
 80068d4:	bd38      	pop	{r3, r4, r5, pc}
 80068d6:	bf00      	nop
 80068d8:	200006b8 	.word	0x200006b8

080068dc <sbrk_aligned>:
 80068dc:	b570      	push	{r4, r5, r6, lr}
 80068de:	4e0f      	ldr	r6, [pc, #60]	@ (800691c <sbrk_aligned+0x40>)
 80068e0:	460c      	mov	r4, r1
 80068e2:	6831      	ldr	r1, [r6, #0]
 80068e4:	4605      	mov	r5, r0
 80068e6:	b911      	cbnz	r1, 80068ee <sbrk_aligned+0x12>
 80068e8:	f000 fba4 	bl	8007034 <_sbrk_r>
 80068ec:	6030      	str	r0, [r6, #0]
 80068ee:	4621      	mov	r1, r4
 80068f0:	4628      	mov	r0, r5
 80068f2:	f000 fb9f 	bl	8007034 <_sbrk_r>
 80068f6:	1c43      	adds	r3, r0, #1
 80068f8:	d103      	bne.n	8006902 <sbrk_aligned+0x26>
 80068fa:	f04f 34ff 	mov.w	r4, #4294967295
 80068fe:	4620      	mov	r0, r4
 8006900:	bd70      	pop	{r4, r5, r6, pc}
 8006902:	1cc4      	adds	r4, r0, #3
 8006904:	f024 0403 	bic.w	r4, r4, #3
 8006908:	42a0      	cmp	r0, r4
 800690a:	d0f8      	beq.n	80068fe <sbrk_aligned+0x22>
 800690c:	1a21      	subs	r1, r4, r0
 800690e:	4628      	mov	r0, r5
 8006910:	f000 fb90 	bl	8007034 <_sbrk_r>
 8006914:	3001      	adds	r0, #1
 8006916:	d1f2      	bne.n	80068fe <sbrk_aligned+0x22>
 8006918:	e7ef      	b.n	80068fa <sbrk_aligned+0x1e>
 800691a:	bf00      	nop
 800691c:	200006b4 	.word	0x200006b4

08006920 <_malloc_r>:
 8006920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006924:	1ccd      	adds	r5, r1, #3
 8006926:	f025 0503 	bic.w	r5, r5, #3
 800692a:	3508      	adds	r5, #8
 800692c:	2d0c      	cmp	r5, #12
 800692e:	bf38      	it	cc
 8006930:	250c      	movcc	r5, #12
 8006932:	2d00      	cmp	r5, #0
 8006934:	4606      	mov	r6, r0
 8006936:	db01      	blt.n	800693c <_malloc_r+0x1c>
 8006938:	42a9      	cmp	r1, r5
 800693a:	d904      	bls.n	8006946 <_malloc_r+0x26>
 800693c:	230c      	movs	r3, #12
 800693e:	6033      	str	r3, [r6, #0]
 8006940:	2000      	movs	r0, #0
 8006942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006946:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a1c <_malloc_r+0xfc>
 800694a:	f000 f869 	bl	8006a20 <__malloc_lock>
 800694e:	f8d8 3000 	ldr.w	r3, [r8]
 8006952:	461c      	mov	r4, r3
 8006954:	bb44      	cbnz	r4, 80069a8 <_malloc_r+0x88>
 8006956:	4629      	mov	r1, r5
 8006958:	4630      	mov	r0, r6
 800695a:	f7ff ffbf 	bl	80068dc <sbrk_aligned>
 800695e:	1c43      	adds	r3, r0, #1
 8006960:	4604      	mov	r4, r0
 8006962:	d158      	bne.n	8006a16 <_malloc_r+0xf6>
 8006964:	f8d8 4000 	ldr.w	r4, [r8]
 8006968:	4627      	mov	r7, r4
 800696a:	2f00      	cmp	r7, #0
 800696c:	d143      	bne.n	80069f6 <_malloc_r+0xd6>
 800696e:	2c00      	cmp	r4, #0
 8006970:	d04b      	beq.n	8006a0a <_malloc_r+0xea>
 8006972:	6823      	ldr	r3, [r4, #0]
 8006974:	4639      	mov	r1, r7
 8006976:	4630      	mov	r0, r6
 8006978:	eb04 0903 	add.w	r9, r4, r3
 800697c:	f000 fb5a 	bl	8007034 <_sbrk_r>
 8006980:	4581      	cmp	r9, r0
 8006982:	d142      	bne.n	8006a0a <_malloc_r+0xea>
 8006984:	6821      	ldr	r1, [r4, #0]
 8006986:	1a6d      	subs	r5, r5, r1
 8006988:	4629      	mov	r1, r5
 800698a:	4630      	mov	r0, r6
 800698c:	f7ff ffa6 	bl	80068dc <sbrk_aligned>
 8006990:	3001      	adds	r0, #1
 8006992:	d03a      	beq.n	8006a0a <_malloc_r+0xea>
 8006994:	6823      	ldr	r3, [r4, #0]
 8006996:	442b      	add	r3, r5
 8006998:	6023      	str	r3, [r4, #0]
 800699a:	f8d8 3000 	ldr.w	r3, [r8]
 800699e:	685a      	ldr	r2, [r3, #4]
 80069a0:	bb62      	cbnz	r2, 80069fc <_malloc_r+0xdc>
 80069a2:	f8c8 7000 	str.w	r7, [r8]
 80069a6:	e00f      	b.n	80069c8 <_malloc_r+0xa8>
 80069a8:	6822      	ldr	r2, [r4, #0]
 80069aa:	1b52      	subs	r2, r2, r5
 80069ac:	d420      	bmi.n	80069f0 <_malloc_r+0xd0>
 80069ae:	2a0b      	cmp	r2, #11
 80069b0:	d917      	bls.n	80069e2 <_malloc_r+0xc2>
 80069b2:	1961      	adds	r1, r4, r5
 80069b4:	42a3      	cmp	r3, r4
 80069b6:	6025      	str	r5, [r4, #0]
 80069b8:	bf18      	it	ne
 80069ba:	6059      	strne	r1, [r3, #4]
 80069bc:	6863      	ldr	r3, [r4, #4]
 80069be:	bf08      	it	eq
 80069c0:	f8c8 1000 	streq.w	r1, [r8]
 80069c4:	5162      	str	r2, [r4, r5]
 80069c6:	604b      	str	r3, [r1, #4]
 80069c8:	4630      	mov	r0, r6
 80069ca:	f000 f82f 	bl	8006a2c <__malloc_unlock>
 80069ce:	f104 000b 	add.w	r0, r4, #11
 80069d2:	1d23      	adds	r3, r4, #4
 80069d4:	f020 0007 	bic.w	r0, r0, #7
 80069d8:	1ac2      	subs	r2, r0, r3
 80069da:	bf1c      	itt	ne
 80069dc:	1a1b      	subne	r3, r3, r0
 80069de:	50a3      	strne	r3, [r4, r2]
 80069e0:	e7af      	b.n	8006942 <_malloc_r+0x22>
 80069e2:	6862      	ldr	r2, [r4, #4]
 80069e4:	42a3      	cmp	r3, r4
 80069e6:	bf0c      	ite	eq
 80069e8:	f8c8 2000 	streq.w	r2, [r8]
 80069ec:	605a      	strne	r2, [r3, #4]
 80069ee:	e7eb      	b.n	80069c8 <_malloc_r+0xa8>
 80069f0:	4623      	mov	r3, r4
 80069f2:	6864      	ldr	r4, [r4, #4]
 80069f4:	e7ae      	b.n	8006954 <_malloc_r+0x34>
 80069f6:	463c      	mov	r4, r7
 80069f8:	687f      	ldr	r7, [r7, #4]
 80069fa:	e7b6      	b.n	800696a <_malloc_r+0x4a>
 80069fc:	461a      	mov	r2, r3
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	42a3      	cmp	r3, r4
 8006a02:	d1fb      	bne.n	80069fc <_malloc_r+0xdc>
 8006a04:	2300      	movs	r3, #0
 8006a06:	6053      	str	r3, [r2, #4]
 8006a08:	e7de      	b.n	80069c8 <_malloc_r+0xa8>
 8006a0a:	230c      	movs	r3, #12
 8006a0c:	6033      	str	r3, [r6, #0]
 8006a0e:	4630      	mov	r0, r6
 8006a10:	f000 f80c 	bl	8006a2c <__malloc_unlock>
 8006a14:	e794      	b.n	8006940 <_malloc_r+0x20>
 8006a16:	6005      	str	r5, [r0, #0]
 8006a18:	e7d6      	b.n	80069c8 <_malloc_r+0xa8>
 8006a1a:	bf00      	nop
 8006a1c:	200006b8 	.word	0x200006b8

08006a20 <__malloc_lock>:
 8006a20:	4801      	ldr	r0, [pc, #4]	@ (8006a28 <__malloc_lock+0x8>)
 8006a22:	f7ff bf01 	b.w	8006828 <__retarget_lock_acquire_recursive>
 8006a26:	bf00      	nop
 8006a28:	200006b0 	.word	0x200006b0

08006a2c <__malloc_unlock>:
 8006a2c:	4801      	ldr	r0, [pc, #4]	@ (8006a34 <__malloc_unlock+0x8>)
 8006a2e:	f7ff befc 	b.w	800682a <__retarget_lock_release_recursive>
 8006a32:	bf00      	nop
 8006a34:	200006b0 	.word	0x200006b0

08006a38 <__ssputs_r>:
 8006a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a3c:	688e      	ldr	r6, [r1, #8]
 8006a3e:	461f      	mov	r7, r3
 8006a40:	42be      	cmp	r6, r7
 8006a42:	680b      	ldr	r3, [r1, #0]
 8006a44:	4682      	mov	sl, r0
 8006a46:	460c      	mov	r4, r1
 8006a48:	4690      	mov	r8, r2
 8006a4a:	d82d      	bhi.n	8006aa8 <__ssputs_r+0x70>
 8006a4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a50:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006a54:	d026      	beq.n	8006aa4 <__ssputs_r+0x6c>
 8006a56:	6965      	ldr	r5, [r4, #20]
 8006a58:	6909      	ldr	r1, [r1, #16]
 8006a5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a5e:	eba3 0901 	sub.w	r9, r3, r1
 8006a62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a66:	1c7b      	adds	r3, r7, #1
 8006a68:	444b      	add	r3, r9
 8006a6a:	106d      	asrs	r5, r5, #1
 8006a6c:	429d      	cmp	r5, r3
 8006a6e:	bf38      	it	cc
 8006a70:	461d      	movcc	r5, r3
 8006a72:	0553      	lsls	r3, r2, #21
 8006a74:	d527      	bpl.n	8006ac6 <__ssputs_r+0x8e>
 8006a76:	4629      	mov	r1, r5
 8006a78:	f7ff ff52 	bl	8006920 <_malloc_r>
 8006a7c:	4606      	mov	r6, r0
 8006a7e:	b360      	cbz	r0, 8006ada <__ssputs_r+0xa2>
 8006a80:	6921      	ldr	r1, [r4, #16]
 8006a82:	464a      	mov	r2, r9
 8006a84:	f7ff fed2 	bl	800682c <memcpy>
 8006a88:	89a3      	ldrh	r3, [r4, #12]
 8006a8a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006a8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a92:	81a3      	strh	r3, [r4, #12]
 8006a94:	6126      	str	r6, [r4, #16]
 8006a96:	6165      	str	r5, [r4, #20]
 8006a98:	444e      	add	r6, r9
 8006a9a:	eba5 0509 	sub.w	r5, r5, r9
 8006a9e:	6026      	str	r6, [r4, #0]
 8006aa0:	60a5      	str	r5, [r4, #8]
 8006aa2:	463e      	mov	r6, r7
 8006aa4:	42be      	cmp	r6, r7
 8006aa6:	d900      	bls.n	8006aaa <__ssputs_r+0x72>
 8006aa8:	463e      	mov	r6, r7
 8006aaa:	6820      	ldr	r0, [r4, #0]
 8006aac:	4632      	mov	r2, r6
 8006aae:	4641      	mov	r1, r8
 8006ab0:	f000 faa6 	bl	8007000 <memmove>
 8006ab4:	68a3      	ldr	r3, [r4, #8]
 8006ab6:	1b9b      	subs	r3, r3, r6
 8006ab8:	60a3      	str	r3, [r4, #8]
 8006aba:	6823      	ldr	r3, [r4, #0]
 8006abc:	4433      	add	r3, r6
 8006abe:	6023      	str	r3, [r4, #0]
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac6:	462a      	mov	r2, r5
 8006ac8:	f000 fac4 	bl	8007054 <_realloc_r>
 8006acc:	4606      	mov	r6, r0
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	d1e0      	bne.n	8006a94 <__ssputs_r+0x5c>
 8006ad2:	6921      	ldr	r1, [r4, #16]
 8006ad4:	4650      	mov	r0, sl
 8006ad6:	f7ff feb7 	bl	8006848 <_free_r>
 8006ada:	230c      	movs	r3, #12
 8006adc:	f8ca 3000 	str.w	r3, [sl]
 8006ae0:	89a3      	ldrh	r3, [r4, #12]
 8006ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ae6:	81a3      	strh	r3, [r4, #12]
 8006ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8006aec:	e7e9      	b.n	8006ac2 <__ssputs_r+0x8a>
	...

08006af0 <_svfiprintf_r>:
 8006af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af4:	4698      	mov	r8, r3
 8006af6:	898b      	ldrh	r3, [r1, #12]
 8006af8:	061b      	lsls	r3, r3, #24
 8006afa:	b09d      	sub	sp, #116	@ 0x74
 8006afc:	4607      	mov	r7, r0
 8006afe:	460d      	mov	r5, r1
 8006b00:	4614      	mov	r4, r2
 8006b02:	d510      	bpl.n	8006b26 <_svfiprintf_r+0x36>
 8006b04:	690b      	ldr	r3, [r1, #16]
 8006b06:	b973      	cbnz	r3, 8006b26 <_svfiprintf_r+0x36>
 8006b08:	2140      	movs	r1, #64	@ 0x40
 8006b0a:	f7ff ff09 	bl	8006920 <_malloc_r>
 8006b0e:	6028      	str	r0, [r5, #0]
 8006b10:	6128      	str	r0, [r5, #16]
 8006b12:	b930      	cbnz	r0, 8006b22 <_svfiprintf_r+0x32>
 8006b14:	230c      	movs	r3, #12
 8006b16:	603b      	str	r3, [r7, #0]
 8006b18:	f04f 30ff 	mov.w	r0, #4294967295
 8006b1c:	b01d      	add	sp, #116	@ 0x74
 8006b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b22:	2340      	movs	r3, #64	@ 0x40
 8006b24:	616b      	str	r3, [r5, #20]
 8006b26:	2300      	movs	r3, #0
 8006b28:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b2a:	2320      	movs	r3, #32
 8006b2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b30:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b34:	2330      	movs	r3, #48	@ 0x30
 8006b36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006cd4 <_svfiprintf_r+0x1e4>
 8006b3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b3e:	f04f 0901 	mov.w	r9, #1
 8006b42:	4623      	mov	r3, r4
 8006b44:	469a      	mov	sl, r3
 8006b46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b4a:	b10a      	cbz	r2, 8006b50 <_svfiprintf_r+0x60>
 8006b4c:	2a25      	cmp	r2, #37	@ 0x25
 8006b4e:	d1f9      	bne.n	8006b44 <_svfiprintf_r+0x54>
 8006b50:	ebba 0b04 	subs.w	fp, sl, r4
 8006b54:	d00b      	beq.n	8006b6e <_svfiprintf_r+0x7e>
 8006b56:	465b      	mov	r3, fp
 8006b58:	4622      	mov	r2, r4
 8006b5a:	4629      	mov	r1, r5
 8006b5c:	4638      	mov	r0, r7
 8006b5e:	f7ff ff6b 	bl	8006a38 <__ssputs_r>
 8006b62:	3001      	adds	r0, #1
 8006b64:	f000 80a7 	beq.w	8006cb6 <_svfiprintf_r+0x1c6>
 8006b68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b6a:	445a      	add	r2, fp
 8006b6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b6e:	f89a 3000 	ldrb.w	r3, [sl]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 809f 	beq.w	8006cb6 <_svfiprintf_r+0x1c6>
 8006b78:	2300      	movs	r3, #0
 8006b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b82:	f10a 0a01 	add.w	sl, sl, #1
 8006b86:	9304      	str	r3, [sp, #16]
 8006b88:	9307      	str	r3, [sp, #28]
 8006b8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b8e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b90:	4654      	mov	r4, sl
 8006b92:	2205      	movs	r2, #5
 8006b94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b98:	484e      	ldr	r0, [pc, #312]	@ (8006cd4 <_svfiprintf_r+0x1e4>)
 8006b9a:	f7f9 fb19 	bl	80001d0 <memchr>
 8006b9e:	9a04      	ldr	r2, [sp, #16]
 8006ba0:	b9d8      	cbnz	r0, 8006bda <_svfiprintf_r+0xea>
 8006ba2:	06d0      	lsls	r0, r2, #27
 8006ba4:	bf44      	itt	mi
 8006ba6:	2320      	movmi	r3, #32
 8006ba8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bac:	0711      	lsls	r1, r2, #28
 8006bae:	bf44      	itt	mi
 8006bb0:	232b      	movmi	r3, #43	@ 0x2b
 8006bb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bb6:	f89a 3000 	ldrb.w	r3, [sl]
 8006bba:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bbc:	d015      	beq.n	8006bea <_svfiprintf_r+0xfa>
 8006bbe:	9a07      	ldr	r2, [sp, #28]
 8006bc0:	4654      	mov	r4, sl
 8006bc2:	2000      	movs	r0, #0
 8006bc4:	f04f 0c0a 	mov.w	ip, #10
 8006bc8:	4621      	mov	r1, r4
 8006bca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bce:	3b30      	subs	r3, #48	@ 0x30
 8006bd0:	2b09      	cmp	r3, #9
 8006bd2:	d94b      	bls.n	8006c6c <_svfiprintf_r+0x17c>
 8006bd4:	b1b0      	cbz	r0, 8006c04 <_svfiprintf_r+0x114>
 8006bd6:	9207      	str	r2, [sp, #28]
 8006bd8:	e014      	b.n	8006c04 <_svfiprintf_r+0x114>
 8006bda:	eba0 0308 	sub.w	r3, r0, r8
 8006bde:	fa09 f303 	lsl.w	r3, r9, r3
 8006be2:	4313      	orrs	r3, r2
 8006be4:	9304      	str	r3, [sp, #16]
 8006be6:	46a2      	mov	sl, r4
 8006be8:	e7d2      	b.n	8006b90 <_svfiprintf_r+0xa0>
 8006bea:	9b03      	ldr	r3, [sp, #12]
 8006bec:	1d19      	adds	r1, r3, #4
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	9103      	str	r1, [sp, #12]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	bfbb      	ittet	lt
 8006bf6:	425b      	neglt	r3, r3
 8006bf8:	f042 0202 	orrlt.w	r2, r2, #2
 8006bfc:	9307      	strge	r3, [sp, #28]
 8006bfe:	9307      	strlt	r3, [sp, #28]
 8006c00:	bfb8      	it	lt
 8006c02:	9204      	strlt	r2, [sp, #16]
 8006c04:	7823      	ldrb	r3, [r4, #0]
 8006c06:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c08:	d10a      	bne.n	8006c20 <_svfiprintf_r+0x130>
 8006c0a:	7863      	ldrb	r3, [r4, #1]
 8006c0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c0e:	d132      	bne.n	8006c76 <_svfiprintf_r+0x186>
 8006c10:	9b03      	ldr	r3, [sp, #12]
 8006c12:	1d1a      	adds	r2, r3, #4
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	9203      	str	r2, [sp, #12]
 8006c18:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c1c:	3402      	adds	r4, #2
 8006c1e:	9305      	str	r3, [sp, #20]
 8006c20:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006ce4 <_svfiprintf_r+0x1f4>
 8006c24:	7821      	ldrb	r1, [r4, #0]
 8006c26:	2203      	movs	r2, #3
 8006c28:	4650      	mov	r0, sl
 8006c2a:	f7f9 fad1 	bl	80001d0 <memchr>
 8006c2e:	b138      	cbz	r0, 8006c40 <_svfiprintf_r+0x150>
 8006c30:	9b04      	ldr	r3, [sp, #16]
 8006c32:	eba0 000a 	sub.w	r0, r0, sl
 8006c36:	2240      	movs	r2, #64	@ 0x40
 8006c38:	4082      	lsls	r2, r0
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	3401      	adds	r4, #1
 8006c3e:	9304      	str	r3, [sp, #16]
 8006c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c44:	4824      	ldr	r0, [pc, #144]	@ (8006cd8 <_svfiprintf_r+0x1e8>)
 8006c46:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c4a:	2206      	movs	r2, #6
 8006c4c:	f7f9 fac0 	bl	80001d0 <memchr>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d036      	beq.n	8006cc2 <_svfiprintf_r+0x1d2>
 8006c54:	4b21      	ldr	r3, [pc, #132]	@ (8006cdc <_svfiprintf_r+0x1ec>)
 8006c56:	bb1b      	cbnz	r3, 8006ca0 <_svfiprintf_r+0x1b0>
 8006c58:	9b03      	ldr	r3, [sp, #12]
 8006c5a:	3307      	adds	r3, #7
 8006c5c:	f023 0307 	bic.w	r3, r3, #7
 8006c60:	3308      	adds	r3, #8
 8006c62:	9303      	str	r3, [sp, #12]
 8006c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c66:	4433      	add	r3, r6
 8006c68:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c6a:	e76a      	b.n	8006b42 <_svfiprintf_r+0x52>
 8006c6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c70:	460c      	mov	r4, r1
 8006c72:	2001      	movs	r0, #1
 8006c74:	e7a8      	b.n	8006bc8 <_svfiprintf_r+0xd8>
 8006c76:	2300      	movs	r3, #0
 8006c78:	3401      	adds	r4, #1
 8006c7a:	9305      	str	r3, [sp, #20]
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	f04f 0c0a 	mov.w	ip, #10
 8006c82:	4620      	mov	r0, r4
 8006c84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c88:	3a30      	subs	r2, #48	@ 0x30
 8006c8a:	2a09      	cmp	r2, #9
 8006c8c:	d903      	bls.n	8006c96 <_svfiprintf_r+0x1a6>
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d0c6      	beq.n	8006c20 <_svfiprintf_r+0x130>
 8006c92:	9105      	str	r1, [sp, #20]
 8006c94:	e7c4      	b.n	8006c20 <_svfiprintf_r+0x130>
 8006c96:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c9a:	4604      	mov	r4, r0
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e7f0      	b.n	8006c82 <_svfiprintf_r+0x192>
 8006ca0:	ab03      	add	r3, sp, #12
 8006ca2:	9300      	str	r3, [sp, #0]
 8006ca4:	462a      	mov	r2, r5
 8006ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8006ce0 <_svfiprintf_r+0x1f0>)
 8006ca8:	a904      	add	r1, sp, #16
 8006caa:	4638      	mov	r0, r7
 8006cac:	f3af 8000 	nop.w
 8006cb0:	1c42      	adds	r2, r0, #1
 8006cb2:	4606      	mov	r6, r0
 8006cb4:	d1d6      	bne.n	8006c64 <_svfiprintf_r+0x174>
 8006cb6:	89ab      	ldrh	r3, [r5, #12]
 8006cb8:	065b      	lsls	r3, r3, #25
 8006cba:	f53f af2d 	bmi.w	8006b18 <_svfiprintf_r+0x28>
 8006cbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006cc0:	e72c      	b.n	8006b1c <_svfiprintf_r+0x2c>
 8006cc2:	ab03      	add	r3, sp, #12
 8006cc4:	9300      	str	r3, [sp, #0]
 8006cc6:	462a      	mov	r2, r5
 8006cc8:	4b05      	ldr	r3, [pc, #20]	@ (8006ce0 <_svfiprintf_r+0x1f0>)
 8006cca:	a904      	add	r1, sp, #16
 8006ccc:	4638      	mov	r0, r7
 8006cce:	f000 f879 	bl	8006dc4 <_printf_i>
 8006cd2:	e7ed      	b.n	8006cb0 <_svfiprintf_r+0x1c0>
 8006cd4:	08007958 	.word	0x08007958
 8006cd8:	08007962 	.word	0x08007962
 8006cdc:	00000000 	.word	0x00000000
 8006ce0:	08006a39 	.word	0x08006a39
 8006ce4:	0800795e 	.word	0x0800795e

08006ce8 <_printf_common>:
 8006ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cec:	4616      	mov	r6, r2
 8006cee:	4698      	mov	r8, r3
 8006cf0:	688a      	ldr	r2, [r1, #8]
 8006cf2:	690b      	ldr	r3, [r1, #16]
 8006cf4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	bfb8      	it	lt
 8006cfc:	4613      	movlt	r3, r2
 8006cfe:	6033      	str	r3, [r6, #0]
 8006d00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006d04:	4607      	mov	r7, r0
 8006d06:	460c      	mov	r4, r1
 8006d08:	b10a      	cbz	r2, 8006d0e <_printf_common+0x26>
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	6033      	str	r3, [r6, #0]
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	0699      	lsls	r1, r3, #26
 8006d12:	bf42      	ittt	mi
 8006d14:	6833      	ldrmi	r3, [r6, #0]
 8006d16:	3302      	addmi	r3, #2
 8006d18:	6033      	strmi	r3, [r6, #0]
 8006d1a:	6825      	ldr	r5, [r4, #0]
 8006d1c:	f015 0506 	ands.w	r5, r5, #6
 8006d20:	d106      	bne.n	8006d30 <_printf_common+0x48>
 8006d22:	f104 0a19 	add.w	sl, r4, #25
 8006d26:	68e3      	ldr	r3, [r4, #12]
 8006d28:	6832      	ldr	r2, [r6, #0]
 8006d2a:	1a9b      	subs	r3, r3, r2
 8006d2c:	42ab      	cmp	r3, r5
 8006d2e:	dc26      	bgt.n	8006d7e <_printf_common+0x96>
 8006d30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d34:	6822      	ldr	r2, [r4, #0]
 8006d36:	3b00      	subs	r3, #0
 8006d38:	bf18      	it	ne
 8006d3a:	2301      	movne	r3, #1
 8006d3c:	0692      	lsls	r2, r2, #26
 8006d3e:	d42b      	bmi.n	8006d98 <_printf_common+0xb0>
 8006d40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d44:	4641      	mov	r1, r8
 8006d46:	4638      	mov	r0, r7
 8006d48:	47c8      	blx	r9
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	d01e      	beq.n	8006d8c <_printf_common+0xa4>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	6922      	ldr	r2, [r4, #16]
 8006d52:	f003 0306 	and.w	r3, r3, #6
 8006d56:	2b04      	cmp	r3, #4
 8006d58:	bf02      	ittt	eq
 8006d5a:	68e5      	ldreq	r5, [r4, #12]
 8006d5c:	6833      	ldreq	r3, [r6, #0]
 8006d5e:	1aed      	subeq	r5, r5, r3
 8006d60:	68a3      	ldr	r3, [r4, #8]
 8006d62:	bf0c      	ite	eq
 8006d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d68:	2500      	movne	r5, #0
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	bfc4      	itt	gt
 8006d6e:	1a9b      	subgt	r3, r3, r2
 8006d70:	18ed      	addgt	r5, r5, r3
 8006d72:	2600      	movs	r6, #0
 8006d74:	341a      	adds	r4, #26
 8006d76:	42b5      	cmp	r5, r6
 8006d78:	d11a      	bne.n	8006db0 <_printf_common+0xc8>
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	e008      	b.n	8006d90 <_printf_common+0xa8>
 8006d7e:	2301      	movs	r3, #1
 8006d80:	4652      	mov	r2, sl
 8006d82:	4641      	mov	r1, r8
 8006d84:	4638      	mov	r0, r7
 8006d86:	47c8      	blx	r9
 8006d88:	3001      	adds	r0, #1
 8006d8a:	d103      	bne.n	8006d94 <_printf_common+0xac>
 8006d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d94:	3501      	adds	r5, #1
 8006d96:	e7c6      	b.n	8006d26 <_printf_common+0x3e>
 8006d98:	18e1      	adds	r1, r4, r3
 8006d9a:	1c5a      	adds	r2, r3, #1
 8006d9c:	2030      	movs	r0, #48	@ 0x30
 8006d9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006da2:	4422      	add	r2, r4
 8006da4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006da8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006dac:	3302      	adds	r3, #2
 8006dae:	e7c7      	b.n	8006d40 <_printf_common+0x58>
 8006db0:	2301      	movs	r3, #1
 8006db2:	4622      	mov	r2, r4
 8006db4:	4641      	mov	r1, r8
 8006db6:	4638      	mov	r0, r7
 8006db8:	47c8      	blx	r9
 8006dba:	3001      	adds	r0, #1
 8006dbc:	d0e6      	beq.n	8006d8c <_printf_common+0xa4>
 8006dbe:	3601      	adds	r6, #1
 8006dc0:	e7d9      	b.n	8006d76 <_printf_common+0x8e>
	...

08006dc4 <_printf_i>:
 8006dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006dc8:	7e0f      	ldrb	r7, [r1, #24]
 8006dca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006dcc:	2f78      	cmp	r7, #120	@ 0x78
 8006dce:	4691      	mov	r9, r2
 8006dd0:	4680      	mov	r8, r0
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	469a      	mov	sl, r3
 8006dd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006dda:	d807      	bhi.n	8006dec <_printf_i+0x28>
 8006ddc:	2f62      	cmp	r7, #98	@ 0x62
 8006dde:	d80a      	bhi.n	8006df6 <_printf_i+0x32>
 8006de0:	2f00      	cmp	r7, #0
 8006de2:	f000 80d1 	beq.w	8006f88 <_printf_i+0x1c4>
 8006de6:	2f58      	cmp	r7, #88	@ 0x58
 8006de8:	f000 80b8 	beq.w	8006f5c <_printf_i+0x198>
 8006dec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006df0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006df4:	e03a      	b.n	8006e6c <_printf_i+0xa8>
 8006df6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006dfa:	2b15      	cmp	r3, #21
 8006dfc:	d8f6      	bhi.n	8006dec <_printf_i+0x28>
 8006dfe:	a101      	add	r1, pc, #4	@ (adr r1, 8006e04 <_printf_i+0x40>)
 8006e00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e04:	08006e5d 	.word	0x08006e5d
 8006e08:	08006e71 	.word	0x08006e71
 8006e0c:	08006ded 	.word	0x08006ded
 8006e10:	08006ded 	.word	0x08006ded
 8006e14:	08006ded 	.word	0x08006ded
 8006e18:	08006ded 	.word	0x08006ded
 8006e1c:	08006e71 	.word	0x08006e71
 8006e20:	08006ded 	.word	0x08006ded
 8006e24:	08006ded 	.word	0x08006ded
 8006e28:	08006ded 	.word	0x08006ded
 8006e2c:	08006ded 	.word	0x08006ded
 8006e30:	08006f6f 	.word	0x08006f6f
 8006e34:	08006e9b 	.word	0x08006e9b
 8006e38:	08006f29 	.word	0x08006f29
 8006e3c:	08006ded 	.word	0x08006ded
 8006e40:	08006ded 	.word	0x08006ded
 8006e44:	08006f91 	.word	0x08006f91
 8006e48:	08006ded 	.word	0x08006ded
 8006e4c:	08006e9b 	.word	0x08006e9b
 8006e50:	08006ded 	.word	0x08006ded
 8006e54:	08006ded 	.word	0x08006ded
 8006e58:	08006f31 	.word	0x08006f31
 8006e5c:	6833      	ldr	r3, [r6, #0]
 8006e5e:	1d1a      	adds	r2, r3, #4
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	6032      	str	r2, [r6, #0]
 8006e64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e09c      	b.n	8006faa <_printf_i+0x1e6>
 8006e70:	6833      	ldr	r3, [r6, #0]
 8006e72:	6820      	ldr	r0, [r4, #0]
 8006e74:	1d19      	adds	r1, r3, #4
 8006e76:	6031      	str	r1, [r6, #0]
 8006e78:	0606      	lsls	r6, r0, #24
 8006e7a:	d501      	bpl.n	8006e80 <_printf_i+0xbc>
 8006e7c:	681d      	ldr	r5, [r3, #0]
 8006e7e:	e003      	b.n	8006e88 <_printf_i+0xc4>
 8006e80:	0645      	lsls	r5, r0, #25
 8006e82:	d5fb      	bpl.n	8006e7c <_printf_i+0xb8>
 8006e84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e88:	2d00      	cmp	r5, #0
 8006e8a:	da03      	bge.n	8006e94 <_printf_i+0xd0>
 8006e8c:	232d      	movs	r3, #45	@ 0x2d
 8006e8e:	426d      	negs	r5, r5
 8006e90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e94:	4858      	ldr	r0, [pc, #352]	@ (8006ff8 <_printf_i+0x234>)
 8006e96:	230a      	movs	r3, #10
 8006e98:	e011      	b.n	8006ebe <_printf_i+0xfa>
 8006e9a:	6821      	ldr	r1, [r4, #0]
 8006e9c:	6833      	ldr	r3, [r6, #0]
 8006e9e:	0608      	lsls	r0, r1, #24
 8006ea0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ea4:	d402      	bmi.n	8006eac <_printf_i+0xe8>
 8006ea6:	0649      	lsls	r1, r1, #25
 8006ea8:	bf48      	it	mi
 8006eaa:	b2ad      	uxthmi	r5, r5
 8006eac:	2f6f      	cmp	r7, #111	@ 0x6f
 8006eae:	4852      	ldr	r0, [pc, #328]	@ (8006ff8 <_printf_i+0x234>)
 8006eb0:	6033      	str	r3, [r6, #0]
 8006eb2:	bf14      	ite	ne
 8006eb4:	230a      	movne	r3, #10
 8006eb6:	2308      	moveq	r3, #8
 8006eb8:	2100      	movs	r1, #0
 8006eba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ebe:	6866      	ldr	r6, [r4, #4]
 8006ec0:	60a6      	str	r6, [r4, #8]
 8006ec2:	2e00      	cmp	r6, #0
 8006ec4:	db05      	blt.n	8006ed2 <_printf_i+0x10e>
 8006ec6:	6821      	ldr	r1, [r4, #0]
 8006ec8:	432e      	orrs	r6, r5
 8006eca:	f021 0104 	bic.w	r1, r1, #4
 8006ece:	6021      	str	r1, [r4, #0]
 8006ed0:	d04b      	beq.n	8006f6a <_printf_i+0x1a6>
 8006ed2:	4616      	mov	r6, r2
 8006ed4:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ed8:	fb03 5711 	mls	r7, r3, r1, r5
 8006edc:	5dc7      	ldrb	r7, [r0, r7]
 8006ede:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ee2:	462f      	mov	r7, r5
 8006ee4:	42bb      	cmp	r3, r7
 8006ee6:	460d      	mov	r5, r1
 8006ee8:	d9f4      	bls.n	8006ed4 <_printf_i+0x110>
 8006eea:	2b08      	cmp	r3, #8
 8006eec:	d10b      	bne.n	8006f06 <_printf_i+0x142>
 8006eee:	6823      	ldr	r3, [r4, #0]
 8006ef0:	07df      	lsls	r7, r3, #31
 8006ef2:	d508      	bpl.n	8006f06 <_printf_i+0x142>
 8006ef4:	6923      	ldr	r3, [r4, #16]
 8006ef6:	6861      	ldr	r1, [r4, #4]
 8006ef8:	4299      	cmp	r1, r3
 8006efa:	bfde      	ittt	le
 8006efc:	2330      	movle	r3, #48	@ 0x30
 8006efe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f02:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f06:	1b92      	subs	r2, r2, r6
 8006f08:	6122      	str	r2, [r4, #16]
 8006f0a:	f8cd a000 	str.w	sl, [sp]
 8006f0e:	464b      	mov	r3, r9
 8006f10:	aa03      	add	r2, sp, #12
 8006f12:	4621      	mov	r1, r4
 8006f14:	4640      	mov	r0, r8
 8006f16:	f7ff fee7 	bl	8006ce8 <_printf_common>
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	d14a      	bne.n	8006fb4 <_printf_i+0x1f0>
 8006f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f22:	b004      	add	sp, #16
 8006f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	f043 0320 	orr.w	r3, r3, #32
 8006f2e:	6023      	str	r3, [r4, #0]
 8006f30:	4832      	ldr	r0, [pc, #200]	@ (8006ffc <_printf_i+0x238>)
 8006f32:	2778      	movs	r7, #120	@ 0x78
 8006f34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	6831      	ldr	r1, [r6, #0]
 8006f3c:	061f      	lsls	r7, r3, #24
 8006f3e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f42:	d402      	bmi.n	8006f4a <_printf_i+0x186>
 8006f44:	065f      	lsls	r7, r3, #25
 8006f46:	bf48      	it	mi
 8006f48:	b2ad      	uxthmi	r5, r5
 8006f4a:	6031      	str	r1, [r6, #0]
 8006f4c:	07d9      	lsls	r1, r3, #31
 8006f4e:	bf44      	itt	mi
 8006f50:	f043 0320 	orrmi.w	r3, r3, #32
 8006f54:	6023      	strmi	r3, [r4, #0]
 8006f56:	b11d      	cbz	r5, 8006f60 <_printf_i+0x19c>
 8006f58:	2310      	movs	r3, #16
 8006f5a:	e7ad      	b.n	8006eb8 <_printf_i+0xf4>
 8006f5c:	4826      	ldr	r0, [pc, #152]	@ (8006ff8 <_printf_i+0x234>)
 8006f5e:	e7e9      	b.n	8006f34 <_printf_i+0x170>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	f023 0320 	bic.w	r3, r3, #32
 8006f66:	6023      	str	r3, [r4, #0]
 8006f68:	e7f6      	b.n	8006f58 <_printf_i+0x194>
 8006f6a:	4616      	mov	r6, r2
 8006f6c:	e7bd      	b.n	8006eea <_printf_i+0x126>
 8006f6e:	6833      	ldr	r3, [r6, #0]
 8006f70:	6825      	ldr	r5, [r4, #0]
 8006f72:	6961      	ldr	r1, [r4, #20]
 8006f74:	1d18      	adds	r0, r3, #4
 8006f76:	6030      	str	r0, [r6, #0]
 8006f78:	062e      	lsls	r6, r5, #24
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	d501      	bpl.n	8006f82 <_printf_i+0x1be>
 8006f7e:	6019      	str	r1, [r3, #0]
 8006f80:	e002      	b.n	8006f88 <_printf_i+0x1c4>
 8006f82:	0668      	lsls	r0, r5, #25
 8006f84:	d5fb      	bpl.n	8006f7e <_printf_i+0x1ba>
 8006f86:	8019      	strh	r1, [r3, #0]
 8006f88:	2300      	movs	r3, #0
 8006f8a:	6123      	str	r3, [r4, #16]
 8006f8c:	4616      	mov	r6, r2
 8006f8e:	e7bc      	b.n	8006f0a <_printf_i+0x146>
 8006f90:	6833      	ldr	r3, [r6, #0]
 8006f92:	1d1a      	adds	r2, r3, #4
 8006f94:	6032      	str	r2, [r6, #0]
 8006f96:	681e      	ldr	r6, [r3, #0]
 8006f98:	6862      	ldr	r2, [r4, #4]
 8006f9a:	2100      	movs	r1, #0
 8006f9c:	4630      	mov	r0, r6
 8006f9e:	f7f9 f917 	bl	80001d0 <memchr>
 8006fa2:	b108      	cbz	r0, 8006fa8 <_printf_i+0x1e4>
 8006fa4:	1b80      	subs	r0, r0, r6
 8006fa6:	6060      	str	r0, [r4, #4]
 8006fa8:	6863      	ldr	r3, [r4, #4]
 8006faa:	6123      	str	r3, [r4, #16]
 8006fac:	2300      	movs	r3, #0
 8006fae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fb2:	e7aa      	b.n	8006f0a <_printf_i+0x146>
 8006fb4:	6923      	ldr	r3, [r4, #16]
 8006fb6:	4632      	mov	r2, r6
 8006fb8:	4649      	mov	r1, r9
 8006fba:	4640      	mov	r0, r8
 8006fbc:	47d0      	blx	sl
 8006fbe:	3001      	adds	r0, #1
 8006fc0:	d0ad      	beq.n	8006f1e <_printf_i+0x15a>
 8006fc2:	6823      	ldr	r3, [r4, #0]
 8006fc4:	079b      	lsls	r3, r3, #30
 8006fc6:	d413      	bmi.n	8006ff0 <_printf_i+0x22c>
 8006fc8:	68e0      	ldr	r0, [r4, #12]
 8006fca:	9b03      	ldr	r3, [sp, #12]
 8006fcc:	4298      	cmp	r0, r3
 8006fce:	bfb8      	it	lt
 8006fd0:	4618      	movlt	r0, r3
 8006fd2:	e7a6      	b.n	8006f22 <_printf_i+0x15e>
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	4632      	mov	r2, r6
 8006fd8:	4649      	mov	r1, r9
 8006fda:	4640      	mov	r0, r8
 8006fdc:	47d0      	blx	sl
 8006fde:	3001      	adds	r0, #1
 8006fe0:	d09d      	beq.n	8006f1e <_printf_i+0x15a>
 8006fe2:	3501      	adds	r5, #1
 8006fe4:	68e3      	ldr	r3, [r4, #12]
 8006fe6:	9903      	ldr	r1, [sp, #12]
 8006fe8:	1a5b      	subs	r3, r3, r1
 8006fea:	42ab      	cmp	r3, r5
 8006fec:	dcf2      	bgt.n	8006fd4 <_printf_i+0x210>
 8006fee:	e7eb      	b.n	8006fc8 <_printf_i+0x204>
 8006ff0:	2500      	movs	r5, #0
 8006ff2:	f104 0619 	add.w	r6, r4, #25
 8006ff6:	e7f5      	b.n	8006fe4 <_printf_i+0x220>
 8006ff8:	08007969 	.word	0x08007969
 8006ffc:	0800797a 	.word	0x0800797a

08007000 <memmove>:
 8007000:	4288      	cmp	r0, r1
 8007002:	b510      	push	{r4, lr}
 8007004:	eb01 0402 	add.w	r4, r1, r2
 8007008:	d902      	bls.n	8007010 <memmove+0x10>
 800700a:	4284      	cmp	r4, r0
 800700c:	4623      	mov	r3, r4
 800700e:	d807      	bhi.n	8007020 <memmove+0x20>
 8007010:	1e43      	subs	r3, r0, #1
 8007012:	42a1      	cmp	r1, r4
 8007014:	d008      	beq.n	8007028 <memmove+0x28>
 8007016:	f811 2b01 	ldrb.w	r2, [r1], #1
 800701a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800701e:	e7f8      	b.n	8007012 <memmove+0x12>
 8007020:	4402      	add	r2, r0
 8007022:	4601      	mov	r1, r0
 8007024:	428a      	cmp	r2, r1
 8007026:	d100      	bne.n	800702a <memmove+0x2a>
 8007028:	bd10      	pop	{r4, pc}
 800702a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800702e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007032:	e7f7      	b.n	8007024 <memmove+0x24>

08007034 <_sbrk_r>:
 8007034:	b538      	push	{r3, r4, r5, lr}
 8007036:	4d06      	ldr	r5, [pc, #24]	@ (8007050 <_sbrk_r+0x1c>)
 8007038:	2300      	movs	r3, #0
 800703a:	4604      	mov	r4, r0
 800703c:	4608      	mov	r0, r1
 800703e:	602b      	str	r3, [r5, #0]
 8007040:	f7fa faa0 	bl	8001584 <_sbrk>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_sbrk_r+0x1a>
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	b103      	cbz	r3, 800704e <_sbrk_r+0x1a>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	200006ac 	.word	0x200006ac

08007054 <_realloc_r>:
 8007054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007058:	4607      	mov	r7, r0
 800705a:	4614      	mov	r4, r2
 800705c:	460d      	mov	r5, r1
 800705e:	b921      	cbnz	r1, 800706a <_realloc_r+0x16>
 8007060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007064:	4611      	mov	r1, r2
 8007066:	f7ff bc5b 	b.w	8006920 <_malloc_r>
 800706a:	b92a      	cbnz	r2, 8007078 <_realloc_r+0x24>
 800706c:	f7ff fbec 	bl	8006848 <_free_r>
 8007070:	4625      	mov	r5, r4
 8007072:	4628      	mov	r0, r5
 8007074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007078:	f000 f81a 	bl	80070b0 <_malloc_usable_size_r>
 800707c:	4284      	cmp	r4, r0
 800707e:	4606      	mov	r6, r0
 8007080:	d802      	bhi.n	8007088 <_realloc_r+0x34>
 8007082:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007086:	d8f4      	bhi.n	8007072 <_realloc_r+0x1e>
 8007088:	4621      	mov	r1, r4
 800708a:	4638      	mov	r0, r7
 800708c:	f7ff fc48 	bl	8006920 <_malloc_r>
 8007090:	4680      	mov	r8, r0
 8007092:	b908      	cbnz	r0, 8007098 <_realloc_r+0x44>
 8007094:	4645      	mov	r5, r8
 8007096:	e7ec      	b.n	8007072 <_realloc_r+0x1e>
 8007098:	42b4      	cmp	r4, r6
 800709a:	4622      	mov	r2, r4
 800709c:	4629      	mov	r1, r5
 800709e:	bf28      	it	cs
 80070a0:	4632      	movcs	r2, r6
 80070a2:	f7ff fbc3 	bl	800682c <memcpy>
 80070a6:	4629      	mov	r1, r5
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7ff fbcd 	bl	8006848 <_free_r>
 80070ae:	e7f1      	b.n	8007094 <_realloc_r+0x40>

080070b0 <_malloc_usable_size_r>:
 80070b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070b4:	1f18      	subs	r0, r3, #4
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	bfbc      	itt	lt
 80070ba:	580b      	ldrlt	r3, [r1, r0]
 80070bc:	18c0      	addlt	r0, r0, r3
 80070be:	4770      	bx	lr

080070c0 <_init>:
 80070c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070c2:	bf00      	nop
 80070c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070c6:	bc08      	pop	{r3}
 80070c8:	469e      	mov	lr, r3
 80070ca:	4770      	bx	lr

080070cc <_fini>:
 80070cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ce:	bf00      	nop
 80070d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070d2:	bc08      	pop	{r3}
 80070d4:	469e      	mov	lr, r3
 80070d6:	4770      	bx	lr
