// Seed: 2771163149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_4;
  assign id_4 = id_2;
  wire id_5;
  initial begin
    if (1) id_4 <= 1;
  end
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_2 (
    output wire id_0,
    output wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4
);
  wire id_6;
  xnor (id_0, id_2, id_6, id_4, id_3);
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
endmodule
