INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/steff/Downloads/ece385git/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
