* Z:\mnt\design.r\spice\examples\SampleAndHold.asc
A1 IN 0 0 N001 0 0 A 0 SAMPLEHOLD
A2 IN 0 N001 0 0 0 B 0 SAMPLEHOLD
V1 IN 0 SINE(0 1 300)
V2 N001 0 PULSE(0 1 0 1u 1u 50u 100u)
.tran 10m
* This example schematic is supplied for informational/educational purposes only.
* This output follows the input whenever the S/H input is true.
* This output latches to the input when the CLK input goes TRUE.
* The behavioral Sample and Hold has two modes of operation.
.backanno
.end
