<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Verilog Languages in GitHub</description>
    <pubDate>Sun, 27 Apr 2025 07:14:01 GMT</pubDate>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,449</stars>
      <forks>815</forks>
      <addStars>21</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>411</stars>
      <forks>337</forks>
      <addStars>4</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,527</stars>
      <forks>752</forks>
      <addStars>17</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRPâ„¢ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,072</stars>
      <forks>686</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>