
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008ec  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a94  08000a9c  00010a9c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a94  08000a94  00010a9c  2**0
                  CONTENTS
  4 .ARM          00000000  08000a94  08000a94  00010a9c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a94  08000a9c  00010a9c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a94  08000a94  00010a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a98  08000a98  00010a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a9c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010a9c  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010a9c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000afb  00000000  00000000  00010acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002be  00000000  00000000  000115c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  00011888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000a0  00000000  00000000  00011950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001e15  00000000  00000000  000119f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001061  00000000  00000000  00013805  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000084c9  00000000  00000000  00014866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0001cd2f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000288  00000000  00000000  0001cd80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000a7c 	.word	0x08000a7c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000a7c 	.word	0x08000a7c

080001e8 <delay>:
#include <string.h>
#include "stm32f407xx.h"
#include "stm32f407xx_gpio_driver.h"

void delay(void) {
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < 500000 / 2; i++) {
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e002      	b.n	80001fa <delay+0x12>
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	3301      	adds	r3, #1
 80001f8:	607b      	str	r3, [r7, #4]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a04      	ldr	r2, [pc, #16]	; (8000210 <delay+0x28>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d9f8      	bls.n	80001f4 <delay+0xc>
    }
}
 8000202:	bf00      	nop
 8000204:	bf00      	nop
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020e:	4770      	bx	lr
 8000210:	0003d08f 	.word	0x0003d08f

08000214 <main>:

int main(void) {
 8000214:	b580      	push	{r7, lr}
 8000216:	b086      	sub	sp, #24
 8000218:	af00      	add	r7, sp, #0
    GPIO_Handle_t GpioLed, GpioBtn;
    memset(&GpioLed, 0, sizeof(GpioLed));
 800021a:	f107 030c 	add.w	r3, r7, #12
 800021e:	220c      	movs	r2, #12
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f000 fc22 	bl	8000a6c <memset>
    memset(&GpioBtn, 0, sizeof(GpioBtn));
 8000228:	463b      	mov	r3, r7
 800022a:	220c      	movs	r2, #12
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f000 fc1c 	bl	8000a6c <memset>

    GpioLed.pGPIOx = GPIOD;
 8000234:	4b17      	ldr	r3, [pc, #92]	; (8000294 <main+0x80>)
 8000236:	60fb      	str	r3, [r7, #12]
    GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000238:	230c      	movs	r3, #12
 800023a:	743b      	strb	r3, [r7, #16]
    GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800023c:	2301      	movs	r3, #1
 800023e:	747b      	strb	r3, [r7, #17]
    GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000240:	2302      	movs	r3, #2
 8000242:	74bb      	strb	r3, [r7, #18]
    GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000244:	2300      	movs	r3, #0
 8000246:	753b      	strb	r3, [r7, #20]
    GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000248:	2300      	movs	r3, #0
 800024a:	74fb      	strb	r3, [r7, #19]
    GPIO_PeriClockControl(GPIOD, ENABLE);
 800024c:	2101      	movs	r1, #1
 800024e:	4811      	ldr	r0, [pc, #68]	; (8000294 <main+0x80>)
 8000250:	f000 f85e 	bl	8000310 <GPIO_PeriClockControl>
    GPIO_init(&GpioLed);
 8000254:	f107 030c 	add.w	r3, r7, #12
 8000258:	4618      	mov	r0, r3
 800025a:	f000 f941 	bl	80004e0 <GPIO_init>

    // GpioBtn.pGPIOx = GPIOD; GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
    // GpioBtn.pGPIOx = GPIOD; GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_1;
    GpioBtn.pGPIOx = GPIOC; GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 800025e:	4b0e      	ldr	r3, [pc, #56]	; (8000298 <main+0x84>)
 8000260:	603b      	str	r3, [r7, #0]
 8000262:	230f      	movs	r3, #15
 8000264:	713b      	strb	r3, [r7, #4]

    GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000266:	2304      	movs	r3, #4
 8000268:	717b      	strb	r3, [r7, #5]
    GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800026a:	2302      	movs	r3, #2
 800026c:	71bb      	strb	r3, [r7, #6]
    GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800026e:	2301      	movs	r3, #1
 8000270:	71fb      	strb	r3, [r7, #7]
    // GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
    // GPIO_PeriClockControl(GPIOD, ENABLE);
    GPIO_PeriClockControl(GPIOC, ENABLE);
 8000272:	2101      	movs	r1, #1
 8000274:	4808      	ldr	r0, [pc, #32]	; (8000298 <main+0x84>)
 8000276:	f000 f84b 	bl	8000310 <GPIO_PeriClockControl>
    GPIO_init(&GpioBtn);
 800027a:	463b      	mov	r3, r7
 800027c:	4618      	mov	r0, r3
 800027e:	f000 f92f 	bl	80004e0 <GPIO_init>

    // IRQ Configurations
    // GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5, ENABLE); GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, NVIC_IRQ_PRI15);
    // GPIO_IRQPriorityConfig(IRQ_NO_EXTI1, NVIC_IRQ_PRI15); GPIO_IRQInterruptConfig(IRQ_NO_EXTI1, ENABLE);
    GPIO_IRQPriorityConfig(IRQ_NO_EXTI15_10, NVIC_IRQ_PRI15); GPIO_IRQInterruptConfig(IRQ_NO_EXTI15_10, ENABLE);
 8000282:	210f      	movs	r1, #15
 8000284:	2028      	movs	r0, #40	; 0x28
 8000286:	f000 fb83 	bl	8000990 <GPIO_IRQPriorityConfig>
 800028a:	2101      	movs	r1, #1
 800028c:	2028      	movs	r0, #40	; 0x28
 800028e:	f000 faf9 	bl	8000884 <GPIO_IRQInterruptConfig>

    // GPIO_WriteToOutputPin(GPIOD, GPIO_PIN_NO_12, GPIO_PIN_SET);
    while (1);
 8000292:	e7fe      	b.n	8000292 <main+0x7e>
 8000294:	40020c00 	.word	0x40020c00
 8000298:	40020800 	.word	0x40020800

0800029c <EXTI15_10_IRQHandler>:
}

// void EXTI9_5_IRQHandler(void) {
// void EXTI1_IRQHandler(void) {
void EXTI15_10_IRQHandler(void) {
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0

    delay();
 80002a0:	f7ff ffa2 	bl	80001e8 <delay>
    // GPIO_IRQHandling(GPIO_PIN_NO_5);
    // GPIO_IRQHandling(GPIO_PIN_NO_1);
    GPIO_IRQHandling(GPIO_PIN_NO_15);
 80002a4:	200f      	movs	r0, #15
 80002a6:	f000 fb9d 	bl	80009e4 <GPIO_IRQHandling>

    GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12);
 80002aa:	210c      	movs	r1, #12
 80002ac:	4802      	ldr	r0, [pc, #8]	; (80002b8 <EXTI15_10_IRQHandler+0x1c>)
 80002ae:	f000 fad3 	bl	8000858 <GPIO_ToggleOutputPin>

}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40020c00 	.word	0x40020c00

080002bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002bc:	480d      	ldr	r0, [pc, #52]	; (80002f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002c0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c4:	480c      	ldr	r0, [pc, #48]	; (80002f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002c6:	490d      	ldr	r1, [pc, #52]	; (80002fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c8:	4a0d      	ldr	r2, [pc, #52]	; (8000300 <LoopForever+0xe>)
  movs r3, #0
 80002ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002cc:	e002      	b.n	80002d4 <LoopCopyDataInit>

080002ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d2:	3304      	adds	r3, #4

080002d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d8:	d3f9      	bcc.n	80002ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002da:	4a0a      	ldr	r2, [pc, #40]	; (8000304 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002dc:	4c0a      	ldr	r4, [pc, #40]	; (8000308 <LoopForever+0x16>)
  movs r3, #0
 80002de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e0:	e001      	b.n	80002e6 <LoopFillZerobss>

080002e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e4:	3204      	adds	r2, #4

080002e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e8:	d3fb      	bcc.n	80002e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ea:	f000 fb9b 	bl	8000a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ee:	f7ff ff91 	bl	8000214 <main>

080002f2 <LoopForever>:

LoopForever:
  b LoopForever
 80002f2:	e7fe      	b.n	80002f2 <LoopForever>
  ldr   r0, =_estack
 80002f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002fc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000300:	08000a9c 	.word	0x08000a9c
  ldr r2, =_sbss
 8000304:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000308:	2000001c 	.word	0x2000001c

0800030c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800030c:	e7fe      	b.n	800030c <ADC_IRQHandler>
	...

08000310 <GPIO_PeriClockControl>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t* pGPIOx, uint8_t EnorDi) {
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	460b      	mov	r3, r1
 800031a:	70fb      	strb	r3, [r7, #3]
    if (EnorDi == ENABLE) {
 800031c:	78fb      	ldrb	r3, [r7, #3]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d162      	bne.n	80003e8 <GPIO_PeriClockControl+0xd8>
        if (pGPIOx == GPIOA) {
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	4a64      	ldr	r2, [pc, #400]	; (80004b8 <GPIO_PeriClockControl+0x1a8>)
 8000326:	4293      	cmp	r3, r2
 8000328:	d106      	bne.n	8000338 <GPIO_PeriClockControl+0x28>
            GPIOA_PCLK_EN();
 800032a:	4b64      	ldr	r3, [pc, #400]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800032c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800032e:	4a63      	ldr	r2, [pc, #396]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000330:	f043 0301 	orr.w	r3, r3, #1
 8000334:	6313      	str	r3, [r2, #48]	; 0x30
            GPIOH_PCLK_DI();
        } else if (pGPIOx == GPIOI) {
            GPIOI_PCLK_DI();
        }
    }
}
 8000336:	e0b9      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOB) {
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4a61      	ldr	r2, [pc, #388]	; (80004c0 <GPIO_PeriClockControl+0x1b0>)
 800033c:	4293      	cmp	r3, r2
 800033e:	d106      	bne.n	800034e <GPIO_PeriClockControl+0x3e>
            GPIOB_PCLK_EN();
 8000340:	4b5e      	ldr	r3, [pc, #376]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000344:	4a5d      	ldr	r2, [pc, #372]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000346:	f043 0302 	orr.w	r3, r3, #2
 800034a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034c:	e0ae      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOC) {
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4a5c      	ldr	r2, [pc, #368]	; (80004c4 <GPIO_PeriClockControl+0x1b4>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d106      	bne.n	8000364 <GPIO_PeriClockControl+0x54>
            GPIOC_PCLK_EN();
 8000356:	4b59      	ldr	r3, [pc, #356]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035a:	4a58      	ldr	r2, [pc, #352]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800035c:	f043 0304 	orr.w	r3, r3, #4
 8000360:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000362:	e0a3      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOD) {
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	4a58      	ldr	r2, [pc, #352]	; (80004c8 <GPIO_PeriClockControl+0x1b8>)
 8000368:	4293      	cmp	r3, r2
 800036a:	d106      	bne.n	800037a <GPIO_PeriClockControl+0x6a>
            GPIOD_PCLK_EN();
 800036c:	4b53      	ldr	r3, [pc, #332]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800036e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000370:	4a52      	ldr	r2, [pc, #328]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000372:	f043 0308 	orr.w	r3, r3, #8
 8000376:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000378:	e098      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOE) {
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	4a53      	ldr	r2, [pc, #332]	; (80004cc <GPIO_PeriClockControl+0x1bc>)
 800037e:	4293      	cmp	r3, r2
 8000380:	d106      	bne.n	8000390 <GPIO_PeriClockControl+0x80>
            GPIOE_PCLK_EN();
 8000382:	4b4e      	ldr	r3, [pc, #312]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000386:	4a4d      	ldr	r2, [pc, #308]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000388:	f043 0310 	orr.w	r3, r3, #16
 800038c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800038e:	e08d      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOF) {
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	4a4f      	ldr	r2, [pc, #316]	; (80004d0 <GPIO_PeriClockControl+0x1c0>)
 8000394:	4293      	cmp	r3, r2
 8000396:	d106      	bne.n	80003a6 <GPIO_PeriClockControl+0x96>
            GPIOF_PCLK_EN();
 8000398:	4b48      	ldr	r3, [pc, #288]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800039a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039c:	4a47      	ldr	r2, [pc, #284]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800039e:	f043 0320 	orr.w	r3, r3, #32
 80003a2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a4:	e082      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOG) {
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	4a4a      	ldr	r2, [pc, #296]	; (80004d4 <GPIO_PeriClockControl+0x1c4>)
 80003aa:	4293      	cmp	r3, r2
 80003ac:	d106      	bne.n	80003bc <GPIO_PeriClockControl+0xac>
            GPIOG_PCLK_EN();
 80003ae:	4b43      	ldr	r3, [pc, #268]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b2:	4a42      	ldr	r2, [pc, #264]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003b8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ba:	e077      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOH) {
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	4a46      	ldr	r2, [pc, #280]	; (80004d8 <GPIO_PeriClockControl+0x1c8>)
 80003c0:	4293      	cmp	r3, r2
 80003c2:	d106      	bne.n	80003d2 <GPIO_PeriClockControl+0xc2>
            GPIOH_PCLK_EN();
 80003c4:	4b3d      	ldr	r3, [pc, #244]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c8:	4a3c      	ldr	r2, [pc, #240]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003ce:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003d0:	e06c      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOI) {
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4a41      	ldr	r2, [pc, #260]	; (80004dc <GPIO_PeriClockControl+0x1cc>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d168      	bne.n	80004ac <GPIO_PeriClockControl+0x19c>
            GPIOI_PCLK_EN();
 80003da:	4b38      	ldr	r3, [pc, #224]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003de:	4a37      	ldr	r2, [pc, #220]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003e4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e6:	e061      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        if (pGPIOx == GPIOA) {
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	4a33      	ldr	r2, [pc, #204]	; (80004b8 <GPIO_PeriClockControl+0x1a8>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d106      	bne.n	80003fe <GPIO_PeriClockControl+0xee>
            GPIOA_PCLK_DI();
 80003f0:	4b32      	ldr	r3, [pc, #200]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f4:	4a31      	ldr	r2, [pc, #196]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80003f6:	f023 0301 	bic.w	r3, r3, #1
 80003fa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fc:	e056      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOB) {
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	4a2f      	ldr	r2, [pc, #188]	; (80004c0 <GPIO_PeriClockControl+0x1b0>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d106      	bne.n	8000414 <GPIO_PeriClockControl+0x104>
            GPIOB_PCLK_DI();
 8000406:	4b2d      	ldr	r3, [pc, #180]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040a:	4a2c      	ldr	r2, [pc, #176]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800040c:	f023 0302 	bic.w	r3, r3, #2
 8000410:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000412:	e04b      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOC) {
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	4a2b      	ldr	r2, [pc, #172]	; (80004c4 <GPIO_PeriClockControl+0x1b4>)
 8000418:	4293      	cmp	r3, r2
 800041a:	d106      	bne.n	800042a <GPIO_PeriClockControl+0x11a>
            GPIOC_PCLK_DI();
 800041c:	4b27      	ldr	r3, [pc, #156]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800041e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000420:	4a26      	ldr	r2, [pc, #152]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000422:	f023 0304 	bic.w	r3, r3, #4
 8000426:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000428:	e040      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOD) {
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	4a26      	ldr	r2, [pc, #152]	; (80004c8 <GPIO_PeriClockControl+0x1b8>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d106      	bne.n	8000440 <GPIO_PeriClockControl+0x130>
            GPIOD_PCLK_DI();
 8000432:	4b22      	ldr	r3, [pc, #136]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000436:	4a21      	ldr	r2, [pc, #132]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000438:	f023 0308 	bic.w	r3, r3, #8
 800043c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043e:	e035      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOE) {
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	4a22      	ldr	r2, [pc, #136]	; (80004cc <GPIO_PeriClockControl+0x1bc>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d106      	bne.n	8000456 <GPIO_PeriClockControl+0x146>
            GPIOE_PCLK_DI();
 8000448:	4b1c      	ldr	r3, [pc, #112]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800044a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044c:	4a1b      	ldr	r2, [pc, #108]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800044e:	f023 0310 	bic.w	r3, r3, #16
 8000452:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000454:	e02a      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOF) {
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a1d      	ldr	r2, [pc, #116]	; (80004d0 <GPIO_PeriClockControl+0x1c0>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d106      	bne.n	800046c <GPIO_PeriClockControl+0x15c>
            GPIOF_PCLK_DI();
 800045e:	4b17      	ldr	r3, [pc, #92]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000462:	4a16      	ldr	r2, [pc, #88]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000464:	f023 0320 	bic.w	r3, r3, #32
 8000468:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046a:	e01f      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOG) {
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	4a19      	ldr	r2, [pc, #100]	; (80004d4 <GPIO_PeriClockControl+0x1c4>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d106      	bne.n	8000482 <GPIO_PeriClockControl+0x172>
            GPIOG_PCLK_DI();
 8000474:	4b11      	ldr	r3, [pc, #68]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000478:	4a10      	ldr	r2, [pc, #64]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800047a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800047e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000480:	e014      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOH) {
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	4a14      	ldr	r2, [pc, #80]	; (80004d8 <GPIO_PeriClockControl+0x1c8>)
 8000486:	4293      	cmp	r3, r2
 8000488:	d106      	bne.n	8000498 <GPIO_PeriClockControl+0x188>
            GPIOH_PCLK_DI();
 800048a:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 800048c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048e:	4a0b      	ldr	r2, [pc, #44]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 8000490:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000494:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000496:	e009      	b.n	80004ac <GPIO_PeriClockControl+0x19c>
        } else if (pGPIOx == GPIOI) {
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	4a10      	ldr	r2, [pc, #64]	; (80004dc <GPIO_PeriClockControl+0x1cc>)
 800049c:	4293      	cmp	r3, r2
 800049e:	d105      	bne.n	80004ac <GPIO_PeriClockControl+0x19c>
            GPIOI_PCLK_DI();
 80004a0:	4b06      	ldr	r3, [pc, #24]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80004a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a4:	4a05      	ldr	r2, [pc, #20]	; (80004bc <GPIO_PeriClockControl+0x1ac>)
 80004a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80004aa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr
 80004b8:	40020000 	.word	0x40020000
 80004bc:	40023800 	.word	0x40023800
 80004c0:	40020400 	.word	0x40020400
 80004c4:	40020800 	.word	0x40020800
 80004c8:	40020c00 	.word	0x40020c00
 80004cc:	40021000 	.word	0x40021000
 80004d0:	40021400 	.word	0x40021400
 80004d4:	40021800 	.word	0x40021800
 80004d8:	40021c00 	.word	0x40021c00
 80004dc:	40022000 	.word	0x40022000

080004e0 <GPIO_init>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_init(GPIO_Handle_t* pGPIOHandle) {
 80004e0:	b480      	push	{r7}
 80004e2:	b087      	sub	sp, #28
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
    uint32_t temp = 0; // temp register
 80004e8:	2300      	movs	r3, #0
 80004ea:	617b      	str	r3, [r7, #20]

    // 1. Configure the mode of GPIO pin
    if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	795b      	ldrb	r3, [r3, #5]
 80004f0:	2b03      	cmp	r3, #3
 80004f2:	d822      	bhi.n	800053a <GPIO_init+0x5a>
        // The non interrupt mode
        temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	795b      	ldrb	r3, [r3, #5]
 80004f8:	461a      	mov	r2, r3
                << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	791b      	ldrb	r3, [r3, #4]
 80004fe:	005b      	lsls	r3, r3, #1
 8000500:	fa02 f303 	lsl.w	r3, r2, r3
        temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 8000504:	617b      	str	r3, [r7, #20]
        pGPIOHandle->pGPIOx->MODER &=
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	681a      	ldr	r2, [r3, #0]
            ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clearing
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	791b      	ldrb	r3, [r3, #4]
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	2103      	movs	r1, #3
 8000514:	fa01 f303 	lsl.w	r3, r1, r3
 8000518:	43db      	mvns	r3, r3
 800051a:	4619      	mov	r1, r3
        pGPIOHandle->pGPIOx->MODER &=
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	400a      	ands	r2, r1
 8000522:	601a      	str	r2, [r3, #0]
        pGPIOHandle->pGPIOx->MODER |= temp;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	6819      	ldr	r1, [r3, #0]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	697a      	ldr	r2, [r7, #20]
 8000530:	430a      	orrs	r2, r1
 8000532:	601a      	str	r2, [r3, #0]
        temp = 0;
 8000534:	2300      	movs	r3, #0
 8000536:	617b      	str	r3, [r7, #20]
 8000538:	e0e4      	b.n	8000704 <GPIO_init+0x224>

    } else {
        // This part will code later. (Interrupt mode)
        if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT) {
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	795b      	ldrb	r3, [r3, #5]
 800053e:	2b04      	cmp	r3, #4
 8000540:	d117      	bne.n	8000572 <GPIO_init+0x92>
            // 1. Configure the FTSR
            EXTI->EXTI_FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000542:	4b4b      	ldr	r3, [pc, #300]	; (8000670 <GPIO_init+0x190>)
 8000544:	68db      	ldr	r3, [r3, #12]
 8000546:	687a      	ldr	r2, [r7, #4]
 8000548:	7912      	ldrb	r2, [r2, #4]
 800054a:	4611      	mov	r1, r2
 800054c:	2201      	movs	r2, #1
 800054e:	408a      	lsls	r2, r1
 8000550:	4611      	mov	r1, r2
 8000552:	4a47      	ldr	r2, [pc, #284]	; (8000670 <GPIO_init+0x190>)
 8000554:	430b      	orrs	r3, r1
 8000556:	60d3      	str	r3, [r2, #12]
            // Clear the corresponding RTSR bit
            EXTI->EXTI_RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000558:	4b45      	ldr	r3, [pc, #276]	; (8000670 <GPIO_init+0x190>)
 800055a:	689b      	ldr	r3, [r3, #8]
 800055c:	687a      	ldr	r2, [r7, #4]
 800055e:	7912      	ldrb	r2, [r2, #4]
 8000560:	4611      	mov	r1, r2
 8000562:	2201      	movs	r2, #1
 8000564:	408a      	lsls	r2, r1
 8000566:	43d2      	mvns	r2, r2
 8000568:	4611      	mov	r1, r2
 800056a:	4a41      	ldr	r2, [pc, #260]	; (8000670 <GPIO_init+0x190>)
 800056c:	400b      	ands	r3, r1
 800056e:	6093      	str	r3, [r2, #8]
 8000570:	e035      	b.n	80005de <GPIO_init+0xfe>
        } else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT) {
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	795b      	ldrb	r3, [r3, #5]
 8000576:	2b05      	cmp	r3, #5
 8000578:	d117      	bne.n	80005aa <GPIO_init+0xca>
            // 1. Configure the RTSR
            EXTI->EXTI_RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800057a:	4b3d      	ldr	r3, [pc, #244]	; (8000670 <GPIO_init+0x190>)
 800057c:	689b      	ldr	r3, [r3, #8]
 800057e:	687a      	ldr	r2, [r7, #4]
 8000580:	7912      	ldrb	r2, [r2, #4]
 8000582:	4611      	mov	r1, r2
 8000584:	2201      	movs	r2, #1
 8000586:	408a      	lsls	r2, r1
 8000588:	4611      	mov	r1, r2
 800058a:	4a39      	ldr	r2, [pc, #228]	; (8000670 <GPIO_init+0x190>)
 800058c:	430b      	orrs	r3, r1
 800058e:	6093      	str	r3, [r2, #8]
            // Clear the corresponding FTSR bit
            EXTI->EXTI_FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000590:	4b37      	ldr	r3, [pc, #220]	; (8000670 <GPIO_init+0x190>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	687a      	ldr	r2, [r7, #4]
 8000596:	7912      	ldrb	r2, [r2, #4]
 8000598:	4611      	mov	r1, r2
 800059a:	2201      	movs	r2, #1
 800059c:	408a      	lsls	r2, r1
 800059e:	43d2      	mvns	r2, r2
 80005a0:	4611      	mov	r1, r2
 80005a2:	4a33      	ldr	r2, [pc, #204]	; (8000670 <GPIO_init+0x190>)
 80005a4:	400b      	ands	r3, r1
 80005a6:	60d3      	str	r3, [r2, #12]
 80005a8:	e019      	b.n	80005de <GPIO_init+0xfe>
        } else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT) {
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	795b      	ldrb	r3, [r3, #5]
 80005ae:	2b06      	cmp	r3, #6
 80005b0:	d115      	bne.n	80005de <GPIO_init+0xfe>
            // 1. Configure both FTSR and RTSR
            EXTI->EXTI_FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b2:	4b2f      	ldr	r3, [pc, #188]	; (8000670 <GPIO_init+0x190>)
 80005b4:	68db      	ldr	r3, [r3, #12]
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	7912      	ldrb	r2, [r2, #4]
 80005ba:	4611      	mov	r1, r2
 80005bc:	2201      	movs	r2, #1
 80005be:	408a      	lsls	r2, r1
 80005c0:	4611      	mov	r1, r2
 80005c2:	4a2b      	ldr	r2, [pc, #172]	; (8000670 <GPIO_init+0x190>)
 80005c4:	430b      	orrs	r3, r1
 80005c6:	60d3      	str	r3, [r2, #12]
            EXTI->EXTI_RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005c8:	4b29      	ldr	r3, [pc, #164]	; (8000670 <GPIO_init+0x190>)
 80005ca:	689b      	ldr	r3, [r3, #8]
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	7912      	ldrb	r2, [r2, #4]
 80005d0:	4611      	mov	r1, r2
 80005d2:	2201      	movs	r2, #1
 80005d4:	408a      	lsls	r2, r1
 80005d6:	4611      	mov	r1, r2
 80005d8:	4a25      	ldr	r2, [pc, #148]	; (8000670 <GPIO_init+0x190>)
 80005da:	430b      	orrs	r3, r1
 80005dc:	6093      	str	r3, [r2, #8]
        }
        // 2. Configure the GPIO port selection in SYSCFG_EXTICR
        uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	791b      	ldrb	r3, [r3, #4]
 80005e2:	089b      	lsrs	r3, r3, #2
 80005e4:	74fb      	strb	r3, [r7, #19]
        uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	791b      	ldrb	r3, [r3, #4]
 80005ea:	f003 0303 	and.w	r3, r3, #3
 80005ee:	74bb      	strb	r3, [r7, #18]
        uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a1f      	ldr	r2, [pc, #124]	; (8000674 <GPIO_init+0x194>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d04e      	beq.n	8000698 <GPIO_init+0x1b8>
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a1e      	ldr	r2, [pc, #120]	; (8000678 <GPIO_init+0x198>)
 8000600:	4293      	cmp	r3, r2
 8000602:	d032      	beq.n	800066a <GPIO_init+0x18a>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a1c      	ldr	r2, [pc, #112]	; (800067c <GPIO_init+0x19c>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d02b      	beq.n	8000666 <GPIO_init+0x186>
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a1b      	ldr	r2, [pc, #108]	; (8000680 <GPIO_init+0x1a0>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d024      	beq.n	8000662 <GPIO_init+0x182>
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a19      	ldr	r2, [pc, #100]	; (8000684 <GPIO_init+0x1a4>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d01d      	beq.n	800065e <GPIO_init+0x17e>
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a18      	ldr	r2, [pc, #96]	; (8000688 <GPIO_init+0x1a8>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d016      	beq.n	800065a <GPIO_init+0x17a>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a16      	ldr	r2, [pc, #88]	; (800068c <GPIO_init+0x1ac>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d00f      	beq.n	8000656 <GPIO_init+0x176>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a15      	ldr	r2, [pc, #84]	; (8000690 <GPIO_init+0x1b0>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d008      	beq.n	8000652 <GPIO_init+0x172>
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a13      	ldr	r2, [pc, #76]	; (8000694 <GPIO_init+0x1b4>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d101      	bne.n	800064e <GPIO_init+0x16e>
 800064a:	2308      	movs	r3, #8
 800064c:	e025      	b.n	800069a <GPIO_init+0x1ba>
 800064e:	2300      	movs	r3, #0
 8000650:	e023      	b.n	800069a <GPIO_init+0x1ba>
 8000652:	2307      	movs	r3, #7
 8000654:	e021      	b.n	800069a <GPIO_init+0x1ba>
 8000656:	2306      	movs	r3, #6
 8000658:	e01f      	b.n	800069a <GPIO_init+0x1ba>
 800065a:	2305      	movs	r3, #5
 800065c:	e01d      	b.n	800069a <GPIO_init+0x1ba>
 800065e:	2304      	movs	r3, #4
 8000660:	e01b      	b.n	800069a <GPIO_init+0x1ba>
 8000662:	2303      	movs	r3, #3
 8000664:	e019      	b.n	800069a <GPIO_init+0x1ba>
 8000666:	2302      	movs	r3, #2
 8000668:	e017      	b.n	800069a <GPIO_init+0x1ba>
 800066a:	2301      	movs	r3, #1
 800066c:	e015      	b.n	800069a <GPIO_init+0x1ba>
 800066e:	bf00      	nop
 8000670:	40013c00 	.word	0x40013c00
 8000674:	40020000 	.word	0x40020000
 8000678:	40020400 	.word	0x40020400
 800067c:	40020800 	.word	0x40020800
 8000680:	40020c00 	.word	0x40020c00
 8000684:	40021000 	.word	0x40021000
 8000688:	40021400 	.word	0x40021400
 800068c:	40021800 	.word	0x40021800
 8000690:	40021c00 	.word	0x40021c00
 8000694:	40022000 	.word	0x40022000
 8000698:	2300      	movs	r3, #0
 800069a:	747b      	strb	r3, [r7, #17]
        SYSCFG_PCLK_EN();
 800069c:	4b6b      	ldr	r3, [pc, #428]	; (800084c <GPIO_init+0x36c>)
 800069e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006a0:	4a6a      	ldr	r2, [pc, #424]	; (800084c <GPIO_init+0x36c>)
 80006a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a6:	6453      	str	r3, [r2, #68]	; 0x44
        SYSCFG->EXTICR[temp1] &= ~(0xF << (4 * temp2)); // clearing
 80006a8:	4a69      	ldr	r2, [pc, #420]	; (8000850 <GPIO_init+0x370>)
 80006aa:	7cfb      	ldrb	r3, [r7, #19]
 80006ac:	3302      	adds	r3, #2
 80006ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006b2:	7cbb      	ldrb	r3, [r7, #18]
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	210f      	movs	r1, #15
 80006b8:	fa01 f303 	lsl.w	r3, r1, r3
 80006bc:	43db      	mvns	r3, r3
 80006be:	4618      	mov	r0, r3
 80006c0:	4963      	ldr	r1, [pc, #396]	; (8000850 <GPIO_init+0x370>)
 80006c2:	7cfb      	ldrb	r3, [r7, #19]
 80006c4:	4002      	ands	r2, r0
 80006c6:	3302      	adds	r3, #2
 80006c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        SYSCFG->EXTICR[temp1] |= (portcode << (4 * temp2));
 80006cc:	4a60      	ldr	r2, [pc, #384]	; (8000850 <GPIO_init+0x370>)
 80006ce:	7cfb      	ldrb	r3, [r7, #19]
 80006d0:	3302      	adds	r3, #2
 80006d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006d6:	7c79      	ldrb	r1, [r7, #17]
 80006d8:	7cbb      	ldrb	r3, [r7, #18]
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	fa01 f303 	lsl.w	r3, r1, r3
 80006e0:	4618      	mov	r0, r3
 80006e2:	495b      	ldr	r1, [pc, #364]	; (8000850 <GPIO_init+0x370>)
 80006e4:	7cfb      	ldrb	r3, [r7, #19]
 80006e6:	4302      	orrs	r2, r0
 80006e8:	3302      	adds	r3, #2
 80006ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // 3. Enable the EXTI interrupt delivery using IMR
        EXTI->EXTI_IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006ee:	4b59      	ldr	r3, [pc, #356]	; (8000854 <GPIO_init+0x374>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	7912      	ldrb	r2, [r2, #4]
 80006f6:	4611      	mov	r1, r2
 80006f8:	2201      	movs	r2, #1
 80006fa:	408a      	lsls	r2, r1
 80006fc:	4611      	mov	r1, r2
 80006fe:	4a55      	ldr	r2, [pc, #340]	; (8000854 <GPIO_init+0x374>)
 8000700:	430b      	orrs	r3, r1
 8000702:	6013      	str	r3, [r2, #0]
    }

    // 2. Configure the speed
    temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	799b      	ldrb	r3, [r3, #6]
 8000708:	461a      	mov	r2, r3
            << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	791b      	ldrb	r3, [r3, #4]
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	fa02 f303 	lsl.w	r3, r2, r3
    temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000714:	617b      	str	r3, [r7, #20]
    pGPIOHandle->pGPIOx->OSPEEDR &=
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	689a      	ldr	r2, [r3, #8]
        ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clearing
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	791b      	ldrb	r3, [r3, #4]
 8000720:	005b      	lsls	r3, r3, #1
 8000722:	2103      	movs	r1, #3
 8000724:	fa01 f303 	lsl.w	r3, r1, r3
 8000728:	43db      	mvns	r3, r3
 800072a:	4619      	mov	r1, r3
    pGPIOHandle->pGPIOx->OSPEEDR &=
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	400a      	ands	r2, r1
 8000732:	609a      	str	r2, [r3, #8]
    pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	6899      	ldr	r1, [r3, #8]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	697a      	ldr	r2, [r7, #20]
 8000740:	430a      	orrs	r2, r1
 8000742:	609a      	str	r2, [r3, #8]
    temp = 0;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]

    // 3. Configure the pupd settings
    temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	79db      	ldrb	r3, [r3, #7]
 800074c:	461a      	mov	r2, r3
            << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	791b      	ldrb	r3, [r3, #4]
 8000752:	005b      	lsls	r3, r3, #1
 8000754:	fa02 f303 	lsl.w	r3, r2, r3
    temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 8000758:	617b      	str	r3, [r7, #20]
    pGPIOHandle->pGPIOx->PUPDR &=
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	68da      	ldr	r2, [r3, #12]
        ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clearing
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	791b      	ldrb	r3, [r3, #4]
 8000764:	005b      	lsls	r3, r3, #1
 8000766:	2103      	movs	r1, #3
 8000768:	fa01 f303 	lsl.w	r3, r1, r3
 800076c:	43db      	mvns	r3, r3
 800076e:	4619      	mov	r1, r3
    pGPIOHandle->pGPIOx->PUPDR &=
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	400a      	ands	r2, r1
 8000776:	60da      	str	r2, [r3, #12]
    pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	68d9      	ldr	r1, [r3, #12]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	697a      	ldr	r2, [r7, #20]
 8000784:	430a      	orrs	r2, r1
 8000786:	60da      	str	r2, [r3, #12]
    temp = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]

    if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT) {
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	795b      	ldrb	r3, [r3, #5]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d11f      	bne.n	80007d4 <GPIO_init+0x2f4>
        // 4. Configure the output type
        temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	7a1b      	ldrb	r3, [r3, #8]
 8000798:	461a      	mov	r2, r3
                << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	791b      	ldrb	r3, [r3, #4]
 800079e:	fa02 f303 	lsl.w	r3, r2, r3
        temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 80007a2:	617b      	str	r3, [r7, #20]
        pGPIOHandle->pGPIOx->OTYPER &=
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	685a      	ldr	r2, [r3, #4]
            ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // clearing
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	791b      	ldrb	r3, [r3, #4]
 80007ae:	4619      	mov	r1, r3
 80007b0:	2301      	movs	r3, #1
 80007b2:	408b      	lsls	r3, r1
 80007b4:	43db      	mvns	r3, r3
 80007b6:	4619      	mov	r1, r3
        pGPIOHandle->pGPIOx->OTYPER &=
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	400a      	ands	r2, r1
 80007be:	605a      	str	r2, [r3, #4]
        pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	6859      	ldr	r1, [r3, #4]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	697a      	ldr	r2, [r7, #20]
 80007cc:	430a      	orrs	r2, r1
 80007ce:	605a      	str	r2, [r3, #4]
        temp = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
    }

    // 5. Configure the alternate functionality
    if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	795b      	ldrb	r3, [r3, #5]
 80007d8:	2b02      	cmp	r3, #2
 80007da:	d131      	bne.n	8000840 <GPIO_init+0x360>
        // Configure the alternate function register
        uint8_t temp1, temp2;
        temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	791b      	ldrb	r3, [r3, #4]
 80007e0:	08db      	lsrs	r3, r3, #3
 80007e2:	743b      	strb	r3, [r7, #16]
        temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	791b      	ldrb	r3, [r3, #4]
 80007e8:	f003 0307 	and.w	r3, r3, #7
 80007ec:	73fb      	strb	r3, [r7, #15]
        pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); // clearing
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	7c3a      	ldrb	r2, [r7, #16]
 80007f4:	3208      	adds	r2, #8
 80007f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007fa:	7bfb      	ldrb	r3, [r7, #15]
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	220f      	movs	r2, #15
 8000800:	fa02 f303 	lsl.w	r3, r2, r3
 8000804:	43db      	mvns	r3, r3
 8000806:	4618      	mov	r0, r3
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	7c3a      	ldrb	r2, [r7, #16]
 800080e:	4001      	ands	r1, r0
 8000810:	3208      	adds	r2, #8
 8000812:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        pGPIOHandle->pGPIOx->AFR[temp1] |=
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	7c3a      	ldrb	r2, [r7, #16]
 800081c:	3208      	adds	r2, #8
 800081e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
            (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	7a5b      	ldrb	r3, [r3, #9]
 8000826:	461a      	mov	r2, r3
 8000828:	7bfb      	ldrb	r3, [r7, #15]
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	fa02 f303 	lsl.w	r3, r2, r3
 8000830:	4618      	mov	r0, r3
        pGPIOHandle->pGPIOx->AFR[temp1] |=
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	7c3a      	ldrb	r2, [r7, #16]
 8000838:	4301      	orrs	r1, r0
 800083a:	3208      	adds	r2, #8
 800083c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
 8000840:	bf00      	nop
 8000842:	371c      	adds	r7, #28
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	40023800 	.word	0x40023800
 8000850:	40013800 	.word	0x40013800
 8000854:	40013c00 	.word	0x40013c00

08000858 <GPIO_ToggleOutputPin>:
        pGPIOx->ODR &= ~(1 << PinNumber);
    }
}
void GPIO_WriteToOutputPort(GPIO_RegDef_t* pGPIOx, uint16_t Value) { pGPIOx->ODR = Value; }

void GPIO_ToggleOutputPin(GPIO_RegDef_t* pGPIOx, uint8_t PinNumber) {
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	460b      	mov	r3, r1
 8000862:	70fb      	strb	r3, [r7, #3]
    pGPIOx->ODR ^= (1 << PinNumber);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	695b      	ldr	r3, [r3, #20]
 8000868:	78fa      	ldrb	r2, [r7, #3]
 800086a:	2101      	movs	r1, #1
 800086c:	fa01 f202 	lsl.w	r2, r1, r2
 8000870:	405a      	eors	r2, r3
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	615a      	str	r2, [r3, #20]
}
 8000876:	bf00      	nop
 8000878:	370c      	adds	r7, #12
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <GPIO_IRQInterruptConfig>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi) {
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	460a      	mov	r2, r1
 800088e:	71fb      	strb	r3, [r7, #7]
 8000890:	4613      	mov	r3, r2
 8000892:	71bb      	strb	r3, [r7, #6]
    if (EnorDi == ENABLE) {
 8000894:	79bb      	ldrb	r3, [r7, #6]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d133      	bne.n	8000902 <GPIO_IRQInterruptConfig+0x7e>
        if (IRQNumber <= 31) { // 0~31
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	2b1f      	cmp	r3, #31
 800089e:	d80a      	bhi.n	80008b6 <GPIO_IRQInterruptConfig+0x32>
            // Program ISER0 register
            *NVIC_ISER0 |= (1 << IRQNumber);
 80008a0:	4b35      	ldr	r3, [pc, #212]	; (8000978 <GPIO_IRQInterruptConfig+0xf4>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	79fa      	ldrb	r2, [r7, #7]
 80008a6:	2101      	movs	r1, #1
 80008a8:	fa01 f202 	lsl.w	r2, r1, r2
 80008ac:	4611      	mov	r1, r2
 80008ae:	4a32      	ldr	r2, [pc, #200]	; (8000978 <GPIO_IRQInterruptConfig+0xf4>)
 80008b0:	430b      	orrs	r3, r1
 80008b2:	6013      	str	r3, [r2, #0]
            // Program ICER2 register
            *NVIC_ICER2 |= (1 << (IRQNumber % 64));
        }
    }
    uint8_t as;
}
 80008b4:	e059      	b.n	800096a <GPIO_IRQInterruptConfig+0xe6>
        } else if (IRQNumber > 31 && IRQNumber < 64) { // 32~63
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	2b1f      	cmp	r3, #31
 80008ba:	d90f      	bls.n	80008dc <GPIO_IRQInterruptConfig+0x58>
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	2b3f      	cmp	r3, #63	; 0x3f
 80008c0:	d80c      	bhi.n	80008dc <GPIO_IRQInterruptConfig+0x58>
            *NVIC_ISER1 |= (1 << (IRQNumber % 32));
 80008c2:	4b2e      	ldr	r3, [pc, #184]	; (800097c <GPIO_IRQInterruptConfig+0xf8>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	79fa      	ldrb	r2, [r7, #7]
 80008c8:	f002 021f 	and.w	r2, r2, #31
 80008cc:	2101      	movs	r1, #1
 80008ce:	fa01 f202 	lsl.w	r2, r1, r2
 80008d2:	4611      	mov	r1, r2
 80008d4:	4a29      	ldr	r2, [pc, #164]	; (800097c <GPIO_IRQInterruptConfig+0xf8>)
 80008d6:	430b      	orrs	r3, r1
 80008d8:	6013      	str	r3, [r2, #0]
 80008da:	e046      	b.n	800096a <GPIO_IRQInterruptConfig+0xe6>
        } else if (IRQNumber >= 64 && IRQNumber < 96) { // 64~95
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	2b3f      	cmp	r3, #63	; 0x3f
 80008e0:	d943      	bls.n	800096a <GPIO_IRQInterruptConfig+0xe6>
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	2b5f      	cmp	r3, #95	; 0x5f
 80008e6:	d840      	bhi.n	800096a <GPIO_IRQInterruptConfig+0xe6>
            *NVIC_ISER2 |= (1 << (IRQNumber % 64));
 80008e8:	4b25      	ldr	r3, [pc, #148]	; (8000980 <GPIO_IRQInterruptConfig+0xfc>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	79fa      	ldrb	r2, [r7, #7]
 80008ee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008f2:	2101      	movs	r1, #1
 80008f4:	fa01 f202 	lsl.w	r2, r1, r2
 80008f8:	4611      	mov	r1, r2
 80008fa:	4a21      	ldr	r2, [pc, #132]	; (8000980 <GPIO_IRQInterruptConfig+0xfc>)
 80008fc:	430b      	orrs	r3, r1
 80008fe:	6013      	str	r3, [r2, #0]
}
 8000900:	e033      	b.n	800096a <GPIO_IRQInterruptConfig+0xe6>
        if (IRQNumber <= 31) { // 0~31
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	2b1f      	cmp	r3, #31
 8000906:	d80a      	bhi.n	800091e <GPIO_IRQInterruptConfig+0x9a>
            *NVIC_ICER0 |= (1 << IRQNumber);
 8000908:	4b1e      	ldr	r3, [pc, #120]	; (8000984 <GPIO_IRQInterruptConfig+0x100>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	79fa      	ldrb	r2, [r7, #7]
 800090e:	2101      	movs	r1, #1
 8000910:	fa01 f202 	lsl.w	r2, r1, r2
 8000914:	4611      	mov	r1, r2
 8000916:	4a1b      	ldr	r2, [pc, #108]	; (8000984 <GPIO_IRQInterruptConfig+0x100>)
 8000918:	430b      	orrs	r3, r1
 800091a:	6013      	str	r3, [r2, #0]
}
 800091c:	e025      	b.n	800096a <GPIO_IRQInterruptConfig+0xe6>
        } else if (IRQNumber > 31 && IRQNumber < 64) { // 32~63
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	2b1f      	cmp	r3, #31
 8000922:	d90f      	bls.n	8000944 <GPIO_IRQInterruptConfig+0xc0>
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	2b3f      	cmp	r3, #63	; 0x3f
 8000928:	d80c      	bhi.n	8000944 <GPIO_IRQInterruptConfig+0xc0>
            *NVIC_ICER1 |= (1 << (IRQNumber % 32));
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <GPIO_IRQInterruptConfig+0x104>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	79fa      	ldrb	r2, [r7, #7]
 8000930:	f002 021f 	and.w	r2, r2, #31
 8000934:	2101      	movs	r1, #1
 8000936:	fa01 f202 	lsl.w	r2, r1, r2
 800093a:	4611      	mov	r1, r2
 800093c:	4a12      	ldr	r2, [pc, #72]	; (8000988 <GPIO_IRQInterruptConfig+0x104>)
 800093e:	430b      	orrs	r3, r1
 8000940:	6013      	str	r3, [r2, #0]
 8000942:	e012      	b.n	800096a <GPIO_IRQInterruptConfig+0xe6>
        } else if (IRQNumber >= 64 && IRQNumber < 96) { // 64~95
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	2b3f      	cmp	r3, #63	; 0x3f
 8000948:	d90f      	bls.n	800096a <GPIO_IRQInterruptConfig+0xe6>
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	2b5f      	cmp	r3, #95	; 0x5f
 800094e:	d80c      	bhi.n	800096a <GPIO_IRQInterruptConfig+0xe6>
            *NVIC_ICER2 |= (1 << (IRQNumber % 64));
 8000950:	4b0e      	ldr	r3, [pc, #56]	; (800098c <GPIO_IRQInterruptConfig+0x108>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	79fa      	ldrb	r2, [r7, #7]
 8000956:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800095a:	2101      	movs	r1, #1
 800095c:	fa01 f202 	lsl.w	r2, r1, r2
 8000960:	4611      	mov	r1, r2
 8000962:	4a0a      	ldr	r2, [pc, #40]	; (800098c <GPIO_IRQInterruptConfig+0x108>)
 8000964:	430b      	orrs	r3, r1
 8000966:	6013      	str	r3, [r2, #0]
}
 8000968:	e7ff      	b.n	800096a <GPIO_IRQInterruptConfig+0xe6>
 800096a:	bf00      	nop
 800096c:	370c      	adds	r7, #12
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	e000e100 	.word	0xe000e100
 800097c:	e000e104 	.word	0xe000e104
 8000980:	e000e108 	.word	0xe000e108
 8000984:	e000e180 	.word	0xe000e180
 8000988:	e000e184 	.word	0xe000e184
 800098c:	e000e188 	.word	0xe000e188

08000990 <GPIO_IRQPriorityConfig>:
 *
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority) {
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	6039      	str	r1, [r7, #0]
 800099a:	71fb      	strb	r3, [r7, #7]
    // 1. Find out the IPR register
    uint8_t iprx = IRQNumber / 4;
 800099c:	79fb      	ldrb	r3, [r7, #7]
 800099e:	089b      	lsrs	r3, r3, #2
 80009a0:	73fb      	strb	r3, [r7, #15]
    // 2. Find out the section
    uint8_t iprx_section = IRQNumber % 4;
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	f003 0303 	and.w	r3, r3, #3
 80009a8:	73bb      	strb	r3, [r7, #14]
    // 3. Do bit shifting to get the priority
    uint8_t shift_amount = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 80009aa:	7bbb      	ldrb	r3, [r7, #14]
 80009ac:	00db      	lsls	r3, r3, #3
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	3304      	adds	r3, #4
 80009b2:	737b      	strb	r3, [r7, #13]
    // 4. Assign priority to the IPR register
    // *(NVIC_PR_BASE_ADDR + (iprx * 4)) |= (IRQPriority << shift_amount);
    *(NVIC_PR_BASE_ADDR + iprx) |= (IRQPriority << shift_amount);
 80009b4:	7bfb      	ldrb	r3, [r7, #15]
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80009bc:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80009c0:	6819      	ldr	r1, [r3, #0]
 80009c2:	7b7b      	ldrb	r3, [r7, #13]
 80009c4:	683a      	ldr	r2, [r7, #0]
 80009c6:	409a      	lsls	r2, r3
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80009d0:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80009d4:	430a      	orrs	r2, r1
 80009d6:	601a      	str	r2, [r3, #0]
    uint8_t a;
}
 80009d8:	bf00      	nop
 80009da:	3714      	adds	r7, #20
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <GPIO_IRQHandling>:

void GPIO_IRQHandling(uint8_t PinNumber) {
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	71fb      	strb	r3, [r7, #7]
    // Clear the EXTI PR register corresponding to the pin number
    if (EXTI->EXTI_PR & (1 << PinNumber)) {
 80009ee:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <GPIO_IRQHandling+0x3c>)
 80009f0:	695b      	ldr	r3, [r3, #20]
 80009f2:	79fa      	ldrb	r2, [r7, #7]
 80009f4:	2101      	movs	r1, #1
 80009f6:	fa01 f202 	lsl.w	r2, r1, r2
 80009fa:	4013      	ands	r3, r2
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d009      	beq.n	8000a14 <GPIO_IRQHandling+0x30>
        // Clear
        EXTI->EXTI_PR |= (1 << PinNumber);
 8000a00:	4b07      	ldr	r3, [pc, #28]	; (8000a20 <GPIO_IRQHandling+0x3c>)
 8000a02:	695b      	ldr	r3, [r3, #20]
 8000a04:	79fa      	ldrb	r2, [r7, #7]
 8000a06:	2101      	movs	r1, #1
 8000a08:	fa01 f202 	lsl.w	r2, r1, r2
 8000a0c:	4611      	mov	r1, r2
 8000a0e:	4a04      	ldr	r2, [pc, #16]	; (8000a20 <GPIO_IRQHandling+0x3c>)
 8000a10:	430b      	orrs	r3, r1
 8000a12:	6153      	str	r3, [r2, #20]
    }
}
 8000a14:	bf00      	nop
 8000a16:	370c      	adds	r7, #12
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr
 8000a20:	40013c00 	.word	0x40013c00

08000a24 <__libc_init_array>:
 8000a24:	b570      	push	{r4, r5, r6, lr}
 8000a26:	4d0d      	ldr	r5, [pc, #52]	; (8000a5c <__libc_init_array+0x38>)
 8000a28:	4c0d      	ldr	r4, [pc, #52]	; (8000a60 <__libc_init_array+0x3c>)
 8000a2a:	1b64      	subs	r4, r4, r5
 8000a2c:	10a4      	asrs	r4, r4, #2
 8000a2e:	2600      	movs	r6, #0
 8000a30:	42a6      	cmp	r6, r4
 8000a32:	d109      	bne.n	8000a48 <__libc_init_array+0x24>
 8000a34:	4d0b      	ldr	r5, [pc, #44]	; (8000a64 <__libc_init_array+0x40>)
 8000a36:	4c0c      	ldr	r4, [pc, #48]	; (8000a68 <__libc_init_array+0x44>)
 8000a38:	f000 f820 	bl	8000a7c <_init>
 8000a3c:	1b64      	subs	r4, r4, r5
 8000a3e:	10a4      	asrs	r4, r4, #2
 8000a40:	2600      	movs	r6, #0
 8000a42:	42a6      	cmp	r6, r4
 8000a44:	d105      	bne.n	8000a52 <__libc_init_array+0x2e>
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a4c:	4798      	blx	r3
 8000a4e:	3601      	adds	r6, #1
 8000a50:	e7ee      	b.n	8000a30 <__libc_init_array+0xc>
 8000a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a56:	4798      	blx	r3
 8000a58:	3601      	adds	r6, #1
 8000a5a:	e7f2      	b.n	8000a42 <__libc_init_array+0x1e>
 8000a5c:	08000a94 	.word	0x08000a94
 8000a60:	08000a94 	.word	0x08000a94
 8000a64:	08000a94 	.word	0x08000a94
 8000a68:	08000a98 	.word	0x08000a98

08000a6c <memset>:
 8000a6c:	4402      	add	r2, r0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d100      	bne.n	8000a76 <memset+0xa>
 8000a74:	4770      	bx	lr
 8000a76:	f803 1b01 	strb.w	r1, [r3], #1
 8000a7a:	e7f9      	b.n	8000a70 <memset+0x4>

08000a7c <_init>:
 8000a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a7e:	bf00      	nop
 8000a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a82:	bc08      	pop	{r3}
 8000a84:	469e      	mov	lr, r3
 8000a86:	4770      	bx	lr

08000a88 <_fini>:
 8000a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a8a:	bf00      	nop
 8000a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a8e:	bc08      	pop	{r3}
 8000a90:	469e      	mov	lr, r3
 8000a92:	4770      	bx	lr
