Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Tx.v" in library work
Compiling verilog file "Rx.v" in library work
Module <Tx> compiled
Compiling verilog file "BaudRateGen.v" in library work
Module <Rx> compiled
Compiling verilog file "UART.v" in library work
Module <BaudRateGen> compiled
Module <UART> compiled
No errors in compilation
Analysis of file <"UART.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <UART> in library <work> with parameters.
	DVSR = "00000000000000000000000010100011"
	DVSR_BIT = "00000000000000000000000000001000"
	FIFO_W = "00000000000000000000000000000100"
	N_BIT = "00000000000000000000000000001000"
	N_TICK = "00000000000000000000000000010000"

Analyzing hierarchy for module <BaudRateGen> in library <work> with parameters.
	M = "00000000000000000000000010100011"
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <Rx> in library <work> with parameters.
	N_BIT = "00000000000000000000000000001000"
	N_TICK = "00000000000000000000000000010000"
	data = "10"
	idle = "00"
	start = "01"
	stop = "11"

Analyzing hierarchy for module <Tx> in library <work> with parameters.
	N_BIT = "00000000000000000000000000001000"
	N_TICK = "00000000000000000000000000010000"
	data = "10"
	idle = "00"
	start = "01"
	stop = "11"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <UART>.
	DVSR = 32'sb00000000000000000000000010100011
	DVSR_BIT = 32'sb00000000000000000000000000001000
	FIFO_W = 32'sb00000000000000000000000000000100
	N_BIT = 32'sb00000000000000000000000000001000
	N_TICK = 32'sb00000000000000000000000000010000
WARNING:Xst:905 - "UART.v" line 46: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SWITCH>
Module <UART> is correct for synthesis.
 
Analyzing module <BaudRateGen> in library <work>.
	M = 32'sb00000000000000000000000010100011
	N = 32'sb00000000000000000000000000001000
Module <BaudRateGen> is correct for synthesis.
 
Analyzing module <Rx> in library <work>.
WARNING:Xst:863 - "Rx.v" line 31: Name conflict (<state> and <STATE>, renaming state as state_rnm0).
	N_BIT = 32'sb00000000000000000000000000001000
	N_TICK = 32'sb00000000000000000000000000010000
	data = 2'b10
	idle = 2'b00
	start = 2'b01
	stop = 2'b11
Module <Rx> is correct for synthesis.
 
Analyzing module <Tx> in library <work>.
WARNING:Xst:863 - "Tx.v" line 32: Name conflict (<state> and <STATE>, renaming state as state_rnm0).
	N_BIT = 32'sb00000000000000000000000000001000
	N_TICK = 32'sb00000000000000000000000000010000
	data = 2'b10
	idle = 2'b00
	start = 2'b01
	stop = 2'b11
Module <Tx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BaudRateGen>.
    Related source file is "BaudRateGen.v".
    Found 8-bit up counter for signal <contador>.
    Found 1-bit register for signal <ti>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <BaudRateGen> synthesized.


Synthesizing Unit <Rx>.
    Related source file is "Rx.v".
    Found finite state machine <FSM_0> for signal <state_rnm0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b>.
    Found 3-bit register for signal <n>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 95.
    Found 4-bit register for signal <s>.
    Found 4-bit adder for signal <s_next$share0000> created at line 67.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Rx> synthesized.


Synthesizing Unit <Tx>.
    Related source file is "Tx.v".
    Found finite state machine <FSM_1> for signal <state_rnm0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b>.
    Found 3-bit register for signal <n>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 109.
    Found 4-bit register for signal <s>.
    Found 4-bit adder for signal <s_next$share0000> created at line 73.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Tx> synthesized.


Synthesizing Unit <UART>.
    Related source file is "UART.v".
WARNING:Xst:1780 - Signal <tx_start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state_rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <palabra> equivalent to <DOUT> has been removed
WARNING:Xst:737 - Found 8-bit latch for signal <DOUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit shifter logical left for signal <SEG$shift0001> created at line 53.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <UART> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 2
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 1
 8-bit latch                                           : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart_tx/state_rnm0/FSM> on signal <state_rnm0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uart_rx/state_rnm0/FSM> on signal <state_rnm0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1290 - Hierarchical block <uart_rx> is unconnected in block <UART>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Latches                                              : 1
 8-bit latch                                           : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART> ...

Optimizing unit <Rx> ...

Optimizing unit <Tx> ...
WARNING:Xst:2677 - Node <uart_rx/state_rnm0_FSM_FFd2> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/state_rnm0_FSM_FFd1> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/b_7> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/b_6> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/b_5> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/b_4> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/b_3> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/b_2> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/b_1> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/b_0> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/s_3> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/s_2> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/s_1> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/s_0> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/n_2> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/n_1> of sequential type is unconnected in block <UART>.
WARNING:Xst:2677 - Node <uart_rx/n_0> of sequential type is unconnected in block <UART>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART, actual ratio is 4.
Latch DOUT_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch DOUT_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch DOUT_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch DOUT_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch DOUT_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch DOUT_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch DOUT_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch DOUT_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART.ngr
Top Level Output File Name         : UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 111
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 7
#      LUT2                        : 9
#      LUT2_D                      : 1
#      LUT3                        : 21
#      LUT3_L                      : 1
#      LUT4                        : 37
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 7
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 43
#      FDC                         : 25
#      FDE                         : 1
#      FDP                         : 1
#      LD                          : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 10
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       43  out of    960     4%  
 Number of Slice Flip Flops:             27  out of   1920     1%  
 Number of 4 input LUTs:                 83  out of   1920     4%  
 Number of IOs:                          29
 Number of bonded IOBs:                  28  out of     83    33%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 27    |
BOTON_START                        | IBUF+BUFG              | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.941ns (Maximum Frequency: 168.322MHz)
   Minimum input arrival time before clock: 5.888ns
   Maximum output required time after clock: 6.426ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.941ns (frequency: 168.322MHz)
  Total number of paths / destination ports: 421 / 27
-------------------------------------------------------------------------
Delay:               5.941ns (Levels of Logic = 4)
  Source:            uart_tx/s_2 (FF)
  Destination:       uart_tx/s_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: uart_tx/s_2 to uart_tx/s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.712  uart_tx/s_2 (uart_tx/s_2)
     LUT4:I1->O           19   0.704   1.089  uart_tx/state_rnm0_cmp_eq00001 (uart_tx/state_rnm0_cmp_eq0000)
     LUT4:I3->O            5   0.704   0.808  uart_tx/TX_DONE1 (uart_tx/TX_DONE)
     LUT3:I0->O            1   0.704   0.000  uart_tx/s_next<1>_F (N68)
     MUXF5:I0->O           1   0.321   0.000  uart_tx/s_next<1> (uart_tx/s_next<1>)
     FDC:D                     0.308          uart_tx/s_1
    ----------------------------------------
    Total                      5.941ns (3.332ns logic, 2.609ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 18 / 14
-------------------------------------------------------------------------
Offset:              5.888ns (Levels of Logic = 4)
  Source:            BOTON_START (PAD)
  Destination:       uart_tx/s_2 (FF)
  Destination Clock: CLK rising

  Data Path: BOTON_START to uart_tx/s_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.158  BOTON_START_IBUF (BOTON_START_IBUF1)
     LUT4_D:I0->O          5   0.704   0.637  uart_tx/s_next<1>11 (uart_tx/N11)
     LUT4:I3->O            1   0.704   0.455  uart_tx/s_next<2>_SW3 (N28)
     LUT4:I2->O            1   0.704   0.000  uart_tx/s_next<2> (uart_tx/s_next<2>)
     FDC:D                     0.308          uart_tx/s_2
    ----------------------------------------
    Total                      5.888ns (3.638ns logic, 2.250ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BOTON_START'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            SWITCH<0> (PAD)
  Destination:       DOUT_0 (LATCH)
  Destination Clock: BOTON_START falling

  Data Path: SWITCH<0> to DOUT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  SWITCH_0_IBUF (SWITCH_0_IBUF)
     LD:D                      0.308          DOUT_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              6.426ns (Levels of Logic = 2)
  Source:            uart_tx/state_rnm0_FSM_FFd2 (FF)
  Destination:       SEG<1> (PAD)
  Source Clock:      CLK rising

  Data Path: uart_tx/state_rnm0_FSM_FFd2 to SEG<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             37   0.591   1.439  uart_tx/state_rnm0_FSM_FFd2 (uart_tx/state_rnm0_FSM_FFd2)
     LUT2:I0->O            1   0.704   0.420  SEG_not0000<1>1 (SEG_1_OBUF)
     OBUF:I->O                 3.272          SEG_1_OBUF (SEG<1>)
    ----------------------------------------
    Total                      6.426ns (4.567ns logic, 1.859ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BOTON_START'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            DOUT_7_1 (LATCH)
  Destination:       DOUT<7> (PAD)
  Source Clock:      BOTON_START falling

  Data Path: DOUT_7_1 to DOUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  DOUT_7_1 (DOUT_7_1)
     OBUF:I->O                 3.272          DOUT_7_OBUF (DOUT<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.64 secs
 
--> 

Total memory usage is 253768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    1 (   0 filtered)

