// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VRAS.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "VRAS__Syms.h"
#include "VRAS___024root.h"

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_clock_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_clock_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__clock;
    ++(vlSymsp->__Vcoverage[3814]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_clock_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_clock_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__clock = value;
    ++(vlSymsp->__Vcoverage[3815]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_reset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_reset_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__reset;
    ++(vlSymsp->__Vcoverage[3816]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_reset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_reset_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__reset = value;
    ++(vlSymsp->__Vcoverage[3817]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_reset_vector_TOP(VRAS__Syms* __restrict vlSymsp, QData/*35:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_reset_vector_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_reset_vector;
    ++(vlSymsp->__Vcoverage[3818]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_reset_vector_TOP(VRAS__Syms* __restrict vlSymsp, QData/*35:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_reset_vector_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_reset_vector = value;
    ++(vlSymsp->__Vcoverage[3819]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_s0_pc_0;
    ++(vlSymsp->__Vcoverage[3820]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_s0_pc_0 = value;
    ++(vlSymsp->__Vcoverage[3821]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_s0_pc_1;
    ++(vlSymsp->__Vcoverage[3822]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_s0_pc_1 = value;
    ++(vlSymsp->__Vcoverage[3823]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_s0_pc_2;
    ++(vlSymsp->__Vcoverage[3824]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_2_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_s0_pc_2 = value;
    ++(vlSymsp->__Vcoverage[3825]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_s0_pc_3_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_s0_pc_3;
    ++(vlSymsp->__Vcoverage[3826]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_s0_pc_3_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_s0_pc_3 = value;
    ++(vlSymsp->__Vcoverage[3827]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[3828]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[3829]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[3830]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[3831]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0;
    ++(vlSymsp->__Vcoverage[3832]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[3833]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1;
    ++(vlSymsp->__Vcoverage[3834]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[3835]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0;
    ++(vlSymsp->__Vcoverage[3836]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3837]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1;
    ++(vlSymsp->__Vcoverage[3838]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3839]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target;
    ++(vlSymsp->__Vcoverage[3840]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
        = value;
    ++(vlSymsp->__Vcoverage[3841]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0;
    ++(vlSymsp->__Vcoverage[3842]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3843]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1;
    ++(vlSymsp->__Vcoverage[3844]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3845]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[3846]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[3847]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing;
    ++(vlSymsp->__Vcoverage[3848]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[3849]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_0_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_hit;
    ++(vlSymsp->__Vcoverage[3850]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_0_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_hit 
        = value;
    ++(vlSymsp->__Vcoverage[3851]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[3852]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[3853]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[3854]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[3855]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0;
    ++(vlSymsp->__Vcoverage[3856]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[3857]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1;
    ++(vlSymsp->__Vcoverage[3858]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[3859]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0;
    ++(vlSymsp->__Vcoverage[3860]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3861]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1;
    ++(vlSymsp->__Vcoverage[3862]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3863]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target;
    ++(vlSymsp->__Vcoverage[3864]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
        = value;
    ++(vlSymsp->__Vcoverage[3865]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0;
    ++(vlSymsp->__Vcoverage[3866]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3867]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1;
    ++(vlSymsp->__Vcoverage[3868]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3869]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[3870]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[3871]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing;
    ++(vlSymsp->__Vcoverage[3872]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[3873]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_1_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_hit;
    ++(vlSymsp->__Vcoverage[3874]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_1_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_hit 
        = value;
    ++(vlSymsp->__Vcoverage[3875]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[3876]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[3877]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[3878]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[3879]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0;
    ++(vlSymsp->__Vcoverage[3880]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[3881]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1;
    ++(vlSymsp->__Vcoverage[3882]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[3883]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0;
    ++(vlSymsp->__Vcoverage[3884]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3885]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1;
    ++(vlSymsp->__Vcoverage[3886]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3887]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target;
    ++(vlSymsp->__Vcoverage[3888]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
        = value;
    ++(vlSymsp->__Vcoverage[3889]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0;
    ++(vlSymsp->__Vcoverage[3890]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3891]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1;
    ++(vlSymsp->__Vcoverage[3892]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3893]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[3894]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[3895]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr;
    ++(vlSymsp->__Vcoverage[3896]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr 
        = value;
    ++(vlSymsp->__Vcoverage[3897]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_call_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_call;
    ++(vlSymsp->__Vcoverage[3898]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_call_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_call 
        = value;
    ++(vlSymsp->__Vcoverage[3899]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_ret;
    ++(vlSymsp->__Vcoverage[3900]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_ret 
        = value;
    ++(vlSymsp->__Vcoverage[3901]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call;
    ++(vlSymsp->__Vcoverage[3902]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call 
        = value;
    ++(vlSymsp->__Vcoverage[3903]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing;
    ++(vlSymsp->__Vcoverage[3904]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[3905]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_2_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_hit;
    ++(vlSymsp->__Vcoverage[3906]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_2_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_hit 
        = value;
    ++(vlSymsp->__Vcoverage[3907]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[3908]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[3909]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[3910]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[3911]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0;
    ++(vlSymsp->__Vcoverage[3912]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[3913]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1;
    ++(vlSymsp->__Vcoverage[3914]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[3915]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0;
    ++(vlSymsp->__Vcoverage[3916]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3917]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1;
    ++(vlSymsp->__Vcoverage[3918]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3919]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target;
    ++(vlSymsp->__Vcoverage[3920]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
        = value;
    ++(vlSymsp->__Vcoverage[3921]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0;
    ++(vlSymsp->__Vcoverage[3922]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3923]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1;
    ++(vlSymsp->__Vcoverage[3924]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3925]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[3926]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[3927]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr;
    ++(vlSymsp->__Vcoverage[3928]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[3929]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing;
    ++(vlSymsp->__Vcoverage[3930]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[3931]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s2_full_pred_3_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_hit;
    ++(vlSymsp->__Vcoverage[3932]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s2_full_pred_3_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_hit 
        = value;
    ++(vlSymsp->__Vcoverage[3933]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[3934]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[3935]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[3936]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[3937]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0;
    ++(vlSymsp->__Vcoverage[3938]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[3939]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1;
    ++(vlSymsp->__Vcoverage[3940]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[3941]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0;
    ++(vlSymsp->__Vcoverage[3942]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3943]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1;
    ++(vlSymsp->__Vcoverage[3944]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3945]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target;
    ++(vlSymsp->__Vcoverage[3946]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
        = value;
    ++(vlSymsp->__Vcoverage[3947]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[3948]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[3949]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr;
    ++(vlSymsp->__Vcoverage[3950]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[3951]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_multiHit;
    ++(vlSymsp->__Vcoverage[3952]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_multiHit 
        = value;
    ++(vlSymsp->__Vcoverage[3953]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing;
    ++(vlSymsp->__Vcoverage[3954]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[3955]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_0_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_hit;
    ++(vlSymsp->__Vcoverage[3956]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_0_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_hit 
        = value;
    ++(vlSymsp->__Vcoverage[3957]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[3958]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[3959]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[3960]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[3961]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0;
    ++(vlSymsp->__Vcoverage[3962]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[3963]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1;
    ++(vlSymsp->__Vcoverage[3964]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[3965]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0;
    ++(vlSymsp->__Vcoverage[3966]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3967]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1;
    ++(vlSymsp->__Vcoverage[3968]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3969]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target;
    ++(vlSymsp->__Vcoverage[3970]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
        = value;
    ++(vlSymsp->__Vcoverage[3971]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[3972]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[3973]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr;
    ++(vlSymsp->__Vcoverage[3974]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[3975]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_multiHit;
    ++(vlSymsp->__Vcoverage[3976]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_multiHit 
        = value;
    ++(vlSymsp->__Vcoverage[3977]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing;
    ++(vlSymsp->__Vcoverage[3978]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[3979]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_1_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_hit;
    ++(vlSymsp->__Vcoverage[3980]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_1_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_hit 
        = value;
    ++(vlSymsp->__Vcoverage[3981]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[3982]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[3983]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[3984]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[3985]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0;
    ++(vlSymsp->__Vcoverage[3986]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[3987]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1;
    ++(vlSymsp->__Vcoverage[3988]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[3989]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0;
    ++(vlSymsp->__Vcoverage[3990]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[3991]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1;
    ++(vlSymsp->__Vcoverage[3992]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[3993]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target;
    ++(vlSymsp->__Vcoverage[3994]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
        = value;
    ++(vlSymsp->__Vcoverage[3995]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[3996]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[3997]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr;
    ++(vlSymsp->__Vcoverage[3998]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[3999]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_multiHit;
    ++(vlSymsp->__Vcoverage[4000]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_multiHit 
        = value;
    ++(vlSymsp->__Vcoverage[4001]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr;
    ++(vlSymsp->__Vcoverage[4002]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr 
        = value;
    ++(vlSymsp->__Vcoverage[4003]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_call_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_call;
    ++(vlSymsp->__Vcoverage[4004]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_call_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_call 
        = value;
    ++(vlSymsp->__Vcoverage[4005]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_ret;
    ++(vlSymsp->__Vcoverage[4006]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_ret 
        = value;
    ++(vlSymsp->__Vcoverage[4007]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4008]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4009]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_2_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_hit;
    ++(vlSymsp->__Vcoverage[4010]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_2_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4011]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4012]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4013]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4014]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4015]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4016]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4017]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4018]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4019]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0;
    ++(vlSymsp->__Vcoverage[4020]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4021]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1;
    ++(vlSymsp->__Vcoverage[4022]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4023]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target;
    ++(vlSymsp->__Vcoverage[4024]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
        = value;
    ++(vlSymsp->__Vcoverage[4025]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0;
    ++(vlSymsp->__Vcoverage[4026]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4027]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1;
    ++(vlSymsp->__Vcoverage[4028]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4029]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4030]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4031]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr;
    ++(vlSymsp->__Vcoverage[4032]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[4033]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_multiHit;
    ++(vlSymsp->__Vcoverage[4034]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_multiHit 
        = value;
    ++(vlSymsp->__Vcoverage[4035]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4036]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4037]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_s3_full_pred_3_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_hit;
    ++(vlSymsp->__Vcoverage[4038]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_s3_full_pred_3_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4039]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall;
    ++(vlSymsp->__Vcoverage[4040]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall 
        = value;
    ++(vlSymsp->__Vcoverage[4041]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet;
    ++(vlSymsp->__Vcoverage[4042]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet 
        = value;
    ++(vlSymsp->__Vcoverage[4043]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr;
    ++(vlSymsp->__Vcoverage[4044]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr 
        = value;
    ++(vlSymsp->__Vcoverage[4045]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_valid;
    ++(vlSymsp->__Vcoverage[4046]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_valid 
        = value;
    ++(vlSymsp->__Vcoverage[4047]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset;
    ++(vlSymsp->__Vcoverage[4048]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset 
        = value;
    ++(vlSymsp->__Vcoverage[4049]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing;
    ++(vlSymsp->__Vcoverage[4050]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4051]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid;
    ++(vlSymsp->__Vcoverage[4052]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid 
        = value;
    ++(vlSymsp->__Vcoverage[4053]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_TOP(VRAS__Syms* __restrict vlSymsp, SData/*11:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower;
    ++(vlSymsp->__Vcoverage[4054]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_TOP(VRAS__Syms* __restrict vlSymsp, SData/*11:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
        = value;
    ++(vlSymsp->__Vcoverage[4055]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat;
    ++(vlSymsp->__Vcoverage[4056]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat 
        = value;
    ++(vlSymsp->__Vcoverage[4057]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset;
    ++(vlSymsp->__Vcoverage[4058]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset 
        = value;
    ++(vlSymsp->__Vcoverage[4059]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing;
    ++(vlSymsp->__Vcoverage[4060]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4061]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid;
    ++(vlSymsp->__Vcoverage[4062]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid 
        = value;
    ++(vlSymsp->__Vcoverage[4063]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_TOP(VRAS__Syms* __restrict vlSymsp, IData/*19:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower;
    ++(vlSymsp->__Vcoverage[4064]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_TOP(VRAS__Syms* __restrict vlSymsp, IData/*19:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
        = value;
    ++(vlSymsp->__Vcoverage[4065]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat;
    ++(vlSymsp->__Vcoverage[4066]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat 
        = value;
    ++(vlSymsp->__Vcoverage[4067]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr;
    ++(vlSymsp->__Vcoverage[4068]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4069]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_carry;
    ++(vlSymsp->__Vcoverage[4070]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_carry 
        = value;
    ++(vlSymsp->__Vcoverage[4071]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call;
    ++(vlSymsp->__Vcoverage[4072]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call 
        = value;
    ++(vlSymsp->__Vcoverage[4073]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0;
    ++(vlSymsp->__Vcoverage[4074]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0 
        = value;
    ++(vlSymsp->__Vcoverage[4075]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1;
    ++(vlSymsp->__Vcoverage[4076]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1 
        = value;
    ++(vlSymsp->__Vcoverage[4077]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_pc_0;
    ++(vlSymsp->__Vcoverage[4078]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_pc_0 = value;
    ++(vlSymsp->__Vcoverage[4079]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_pc_1;
    ++(vlSymsp->__Vcoverage[4080]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_pc_1 = value;
    ++(vlSymsp->__Vcoverage[4081]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_pc_2;
    ++(vlSymsp->__Vcoverage[4082]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_2_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_pc_2 = value;
    ++(vlSymsp->__Vcoverage[4083]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_pc_3_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_pc_3;
    ++(vlSymsp->__Vcoverage[4084]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_pc_3_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_pc_3 = value;
    ++(vlSymsp->__Vcoverage[4085]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4086]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4087]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4088]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4089]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4090]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4091]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4092]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4093]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_targets_0;
    ++(vlSymsp->__Vcoverage[4094]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4095]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_targets_1;
    ++(vlSymsp->__Vcoverage[4096]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4097]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_offsets_0;
    ++(vlSymsp->__Vcoverage[4098]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4099]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_offsets_1;
    ++(vlSymsp->__Vcoverage[4100]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4101]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4102]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4103]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4104]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4105]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_0_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_hit;
    ++(vlSymsp->__Vcoverage[4106]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_0_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_0_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4107]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4108]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4109]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4110]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4111]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4112]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4113]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4114]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4115]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_targets_0;
    ++(vlSymsp->__Vcoverage[4116]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4117]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_targets_1;
    ++(vlSymsp->__Vcoverage[4118]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4119]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_offsets_0;
    ++(vlSymsp->__Vcoverage[4120]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4121]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_offsets_1;
    ++(vlSymsp->__Vcoverage[4122]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4123]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4124]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4125]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4126]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4127]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_1_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_hit;
    ++(vlSymsp->__Vcoverage[4128]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_1_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_1_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4129]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4130]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4131]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4132]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4133]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4134]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4135]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4136]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4137]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_targets_0;
    ++(vlSymsp->__Vcoverage[4138]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4139]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_targets_1;
    ++(vlSymsp->__Vcoverage[4140]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4141]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_offsets_0;
    ++(vlSymsp->__Vcoverage[4142]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4143]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_offsets_1;
    ++(vlSymsp->__Vcoverage[4144]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4145]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4146]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4147]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4148]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4149]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_2_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_hit;
    ++(vlSymsp->__Vcoverage[4150]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_2_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_2_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4151]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4152]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4153]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4154]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4155]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4156]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4157]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4158]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4159]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_targets_0;
    ++(vlSymsp->__Vcoverage[4160]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4161]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_targets_1;
    ++(vlSymsp->__Vcoverage[4162]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4163]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_offsets_0;
    ++(vlSymsp->__Vcoverage[4164]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4165]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_offsets_1;
    ++(vlSymsp->__Vcoverage[4166]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4167]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4168]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4169]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_fallThroughErr;
    ++(vlSymsp->__Vcoverage[4170]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[4171]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4172]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4173]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s2_full_pred_3_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_hit;
    ++(vlSymsp->__Vcoverage[4174]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s2_full_pred_3_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s2_full_pred_3_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4175]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_pc_0;
    ++(vlSymsp->__Vcoverage[4176]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_pc_0 = value;
    ++(vlSymsp->__Vcoverage[4177]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_pc_1;
    ++(vlSymsp->__Vcoverage[4178]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_pc_1 = value;
    ++(vlSymsp->__Vcoverage[4179]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_pc_2;
    ++(vlSymsp->__Vcoverage[4180]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_2_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_2_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_pc_2 = value;
    ++(vlSymsp->__Vcoverage[4181]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_pc_3_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_pc_3;
    ++(vlSymsp->__Vcoverage[4182]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_3_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_pc_3_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_pc_3 = value;
    ++(vlSymsp->__Vcoverage[4183]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4184]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4185]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4186]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4187]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4188]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4189]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4190]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4191]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_targets_0;
    ++(vlSymsp->__Vcoverage[4192]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4193]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_targets_1;
    ++(vlSymsp->__Vcoverage[4194]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4195]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4196]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4197]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_fallThroughErr;
    ++(vlSymsp->__Vcoverage[4198]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[4199]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_multiHit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_multiHit;
    ++(vlSymsp->__Vcoverage[4200]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_multiHit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_multiHit 
        = value;
    ++(vlSymsp->__Vcoverage[4201]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4202]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4203]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_0_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_hit;
    ++(vlSymsp->__Vcoverage[4204]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_0_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_0_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4205]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4206]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4207]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4208]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4209]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4210]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4211]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4212]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4213]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_targets_0;
    ++(vlSymsp->__Vcoverage[4214]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4215]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_targets_1;
    ++(vlSymsp->__Vcoverage[4216]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4217]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4218]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4219]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_fallThroughErr;
    ++(vlSymsp->__Vcoverage[4220]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[4221]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_multiHit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_multiHit;
    ++(vlSymsp->__Vcoverage[4222]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_multiHit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_multiHit 
        = value;
    ++(vlSymsp->__Vcoverage[4223]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4224]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4225]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_1_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_hit;
    ++(vlSymsp->__Vcoverage[4226]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_1_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_1_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4227]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4228]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4229]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4230]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4231]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4232]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4233]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4234]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4235]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_targets_0;
    ++(vlSymsp->__Vcoverage[4236]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4237]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_targets_1;
    ++(vlSymsp->__Vcoverage[4238]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4239]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4240]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4241]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_fallThroughErr;
    ++(vlSymsp->__Vcoverage[4242]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[4243]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_multiHit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_multiHit;
    ++(vlSymsp->__Vcoverage[4244]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_multiHit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_multiHit 
        = value;
    ++(vlSymsp->__Vcoverage[4245]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4246]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4247]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_2_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_hit;
    ++(vlSymsp->__Vcoverage[4248]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_2_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_2_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4249]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_0;
    ++(vlSymsp->__Vcoverage[4250]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_br_taken_mask_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_br_taken_mask_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_0 
        = value;
    ++(vlSymsp->__Vcoverage[4251]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_1;
    ++(vlSymsp->__Vcoverage[4252]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_br_taken_mask_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_br_taken_mask_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_1 
        = value;
    ++(vlSymsp->__Vcoverage[4253]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_slot_valids_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_0;
    ++(vlSymsp->__Vcoverage[4254]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_slot_valids_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_slot_valids_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_0 
        = value;
    ++(vlSymsp->__Vcoverage[4255]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_slot_valids_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_1;
    ++(vlSymsp->__Vcoverage[4256]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_slot_valids_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_slot_valids_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_1 
        = value;
    ++(vlSymsp->__Vcoverage[4257]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_targets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_targets_0;
    ++(vlSymsp->__Vcoverage[4258]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_targets_0_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_targets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_targets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4259]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_targets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_targets_1;
    ++(vlSymsp->__Vcoverage[4260]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_targets_1_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_targets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_targets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4261]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_offsets_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_offsets_0;
    ++(vlSymsp->__Vcoverage[4262]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_offsets_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_offsets_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_offsets_0 
        = value;
    ++(vlSymsp->__Vcoverage[4263]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_offsets_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_offsets_1;
    ++(vlSymsp->__Vcoverage[4264]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_offsets_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_offsets_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_offsets_1 
        = value;
    ++(vlSymsp->__Vcoverage[4265]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_fallThroughAddr;
    ++(vlSymsp->__Vcoverage[4266]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_fallThroughAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_fallThroughAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_fallThroughAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4267]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_fallThroughErr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_fallThroughErr;
    ++(vlSymsp->__Vcoverage[4268]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_fallThroughErr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_fallThroughErr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_fallThroughErr 
        = value;
    ++(vlSymsp->__Vcoverage[4269]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_multiHit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_multiHit;
    ++(vlSymsp->__Vcoverage[4270]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_multiHit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_multiHit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_multiHit 
        = value;
    ++(vlSymsp->__Vcoverage[4271]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_is_br_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_is_br_sharing;
    ++(vlSymsp->__Vcoverage[4272]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_is_br_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_is_br_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_is_br_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4273]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_s3_full_pred_3_hit_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_hit;
    ++(vlSymsp->__Vcoverage[4274]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_hit_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_s3_full_pred_3_hit_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_s3_full_pred_3_hit 
        = value;
    ++(vlSymsp->__Vcoverage[4275]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_meta_TOP(VRAS__Syms* __restrict vlSymsp, VlWide<8>/*250:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_meta_TOP\n"); );
    // Init
    // Body
    value[0U] = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[0U];
    value[1U] = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[1U];
    value[2U] = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[2U];
    value[3U] = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[3U];
    value[4U] = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[4U];
    value[5U] = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[5U];
    value[6U] = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[6U];
    value[7U] = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[7U];
    ++(vlSymsp->__Vcoverage[4276]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_meta_TOP(VRAS__Syms* __restrict vlSymsp, VlWide<8>/*250:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_meta_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[0U] 
        = value[0U];
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[1U] 
        = value[1U];
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[2U] 
        = value[2U];
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[3U] 
        = value[3U];
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[4U] 
        = value[4U];
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[5U] 
        = value[5U];
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[6U] 
        = value[6U];
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_meta[7U] 
        = value[7U];
    ++(vlSymsp->__Vcoverage[4277]);
    vlSymsp->TOP.__Vm_traceActivity[1U] = 1U;
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_ssp_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_ssp;
    ++(vlSymsp->__Vcoverage[4278]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_ssp_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_ssp 
        = value;
    ++(vlSymsp->__Vcoverage[4279]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*2:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_sctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_sctr;
    ++(vlSymsp->__Vcoverage[4280]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*2:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_sctr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_sctr 
        = value;
    ++(vlSymsp->__Vcoverage[4281]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSW_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSW_flag_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_TOSW_flag;
    ++(vlSymsp->__Vcoverage[4282]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSW_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSW_flag_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_TOSW_flag 
        = value;
    ++(vlSymsp->__Vcoverage[4283]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSW_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_TOSW_value;
    ++(vlSymsp->__Vcoverage[4284]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSW_value_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_TOSW_value 
        = value;
    ++(vlSymsp->__Vcoverage[4285]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSR_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSR_flag_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_TOSR_flag;
    ++(vlSymsp->__Vcoverage[4286]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSR_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSR_flag_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_TOSR_flag 
        = value;
    ++(vlSymsp->__Vcoverage[4287]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_TOSR_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_TOSR_value;
    ++(vlSymsp->__Vcoverage[4288]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_TOSR_value_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_TOSR_value 
        = value;
    ++(vlSymsp->__Vcoverage[4289]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_NOS_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_NOS_flag_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_NOS_flag;
    ++(vlSymsp->__Vcoverage[4290]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_NOS_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_NOS_flag_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_NOS_flag 
        = value;
    ++(vlSymsp->__Vcoverage[4291]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_NOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_NOS_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_NOS_value;
    ++(vlSymsp->__Vcoverage[4292]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_NOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_NOS_value_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_NOS_value 
        = value;
    ++(vlSymsp->__Vcoverage[4293]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_topAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_spec_info_topAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_topAddr;
    ++(vlSymsp->__Vcoverage[4294]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_topAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_spec_info_topAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_spec_info_topAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4295]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isCall_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_isCall;
    ++(vlSymsp->__Vcoverage[4296]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isCall_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_isCall 
        = value;
    ++(vlSymsp->__Vcoverage[4297]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isRet_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_isRet;
    ++(vlSymsp->__Vcoverage[4298]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isRet_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_isRet 
        = value;
    ++(vlSymsp->__Vcoverage[4299]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isJalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_isJalr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_isJalr;
    ++(vlSymsp->__Vcoverage[4300]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isJalr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_isJalr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_isJalr 
        = value;
    ++(vlSymsp->__Vcoverage[4301]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_valid;
    ++(vlSymsp->__Vcoverage[4302]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_valid 
        = value;
    ++(vlSymsp->__Vcoverage[4303]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_offset_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_offset;
    ++(vlSymsp->__Vcoverage[4304]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_offset_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_offset 
        = value;
    ++(vlSymsp->__Vcoverage[4305]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_sharing;
    ++(vlSymsp->__Vcoverage[4306]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4307]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_valid;
    ++(vlSymsp->__Vcoverage[4308]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_valid 
        = value;
    ++(vlSymsp->__Vcoverage[4309]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_lower_TOP(VRAS__Syms* __restrict vlSymsp, SData/*11:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_lower_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_lower;
    ++(vlSymsp->__Vcoverage[4310]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_lower_TOP(VRAS__Syms* __restrict vlSymsp, SData/*11:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_lower_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_lower 
        = value;
    ++(vlSymsp->__Vcoverage[4311]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_brSlots_0_tarStat_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_tarStat;
    ++(vlSymsp->__Vcoverage[4312]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_brSlots_0_tarStat_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_tarStat 
        = value;
    ++(vlSymsp->__Vcoverage[4313]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_offset_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_offset;
    ++(vlSymsp->__Vcoverage[4314]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_offset_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_offset 
        = value;
    ++(vlSymsp->__Vcoverage[4315]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_sharing_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_sharing;
    ++(vlSymsp->__Vcoverage[4316]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_sharing_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_sharing_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_sharing 
        = value;
    ++(vlSymsp->__Vcoverage[4317]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_valid;
    ++(vlSymsp->__Vcoverage[4318]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_valid 
        = value;
    ++(vlSymsp->__Vcoverage[4319]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_lower_TOP(VRAS__Syms* __restrict vlSymsp, IData/*19:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_lower_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_lower;
    ++(vlSymsp->__Vcoverage[4320]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_lower_TOP(VRAS__Syms* __restrict vlSymsp, IData/*19:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_lower_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_lower 
        = value;
    ++(vlSymsp->__Vcoverage[4321]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_tailSlot_tarStat_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_tarStat;
    ++(vlSymsp->__Vcoverage[4322]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_tarStat_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_tailSlot_tarStat_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_tarStat 
        = value;
    ++(vlSymsp->__Vcoverage[4323]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_pftAddr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_pftAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_pftAddr;
    ++(vlSymsp->__Vcoverage[4324]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_pftAddr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_pftAddr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_pftAddr 
        = value;
    ++(vlSymsp->__Vcoverage[4325]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_carry_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_carry_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_carry;
    ++(vlSymsp->__Vcoverage[4326]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_carry_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_carry_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_carry 
        = value;
    ++(vlSymsp->__Vcoverage[4327]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_last_may_be_rvi_call_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_last_may_be_rvi_call;
    ++(vlSymsp->__Vcoverage[4328]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_last_may_be_rvi_call_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_last_may_be_rvi_call_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_last_may_be_rvi_call 
        = value;
    ++(vlSymsp->__Vcoverage[4329]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_always_taken_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_always_taken_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_0;
    ++(vlSymsp->__Vcoverage[4330]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_always_taken_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_always_taken_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_0 
        = value;
    ++(vlSymsp->__Vcoverage[4331]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_always_taken_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_out_last_stage_ftb_entry_always_taken_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_1;
    ++(vlSymsp->__Vcoverage[4332]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_always_taken_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_out_last_stage_ftb_entry_always_taken_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_1 
        = value;
    ++(vlSymsp->__Vcoverage[4333]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_ctrl_ras_enable_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_ctrl_ras_enable_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_ctrl_ras_enable;
    ++(vlSymsp->__Vcoverage[4334]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_ctrl_ras_enable_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_ctrl_ras_enable_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_ctrl_ras_enable = value;
    ++(vlSymsp->__Vcoverage[4335]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s0_fire_0;
    ++(vlSymsp->__Vcoverage[4336]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s0_fire_0 = value;
    ++(vlSymsp->__Vcoverage[4337]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s0_fire_1;
    ++(vlSymsp->__Vcoverage[4338]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s0_fire_1 = value;
    ++(vlSymsp->__Vcoverage[4339]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s0_fire_2;
    ++(vlSymsp->__Vcoverage[4340]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_2_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s0_fire_2 = value;
    ++(vlSymsp->__Vcoverage[4341]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s0_fire_3_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s0_fire_3;
    ++(vlSymsp->__Vcoverage[4342]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s0_fire_3_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s0_fire_3 = value;
    ++(vlSymsp->__Vcoverage[4343]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s1_fire_0;
    ++(vlSymsp->__Vcoverage[4344]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s1_fire_0 = value;
    ++(vlSymsp->__Vcoverage[4345]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s1_fire_1;
    ++(vlSymsp->__Vcoverage[4346]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s1_fire_1 = value;
    ++(vlSymsp->__Vcoverage[4347]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s1_fire_2;
    ++(vlSymsp->__Vcoverage[4348]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_2_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s1_fire_2 = value;
    ++(vlSymsp->__Vcoverage[4349]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s1_fire_3_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s1_fire_3;
    ++(vlSymsp->__Vcoverage[4350]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s1_fire_3_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s1_fire_3 = value;
    ++(vlSymsp->__Vcoverage[4351]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_0_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s2_fire_0;
    ++(vlSymsp->__Vcoverage[4352]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_0_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_0_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s2_fire_0 = value;
    ++(vlSymsp->__Vcoverage[4353]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_1_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s2_fire_1;
    ++(vlSymsp->__Vcoverage[4354]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_1_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_1_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s2_fire_1 = value;
    ++(vlSymsp->__Vcoverage[4355]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s2_fire_2;
    ++(vlSymsp->__Vcoverage[4356]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_2_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s2_fire_2 = value;
    ++(vlSymsp->__Vcoverage[4357]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s2_fire_3_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s2_fire_3;
    ++(vlSymsp->__Vcoverage[4358]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_3_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s2_fire_3_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s2_fire_3 = value;
    ++(vlSymsp->__Vcoverage[4359]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s3_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s3_fire_2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s3_fire_2;
    ++(vlSymsp->__Vcoverage[4360]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s3_fire_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s3_fire_2_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s3_fire_2 = value;
    ++(vlSymsp->__Vcoverage[4361]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s3_redirect_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_s3_redirect_2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_s3_redirect_2;
    ++(vlSymsp->__Vcoverage[4362]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s3_redirect_2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_s3_redirect_2_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_s3_redirect_2 = value;
    ++(vlSymsp->__Vcoverage[4363]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_update_valid;
    ++(vlSymsp->__Vcoverage[4364]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_valid = value;
    ++(vlSymsp->__Vcoverage[4365]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_isCall_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_update_bits_ftb_entry_isCall;
    ++(vlSymsp->__Vcoverage[4366]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_isCall_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_ftb_entry_isCall 
        = value;
    ++(vlSymsp->__Vcoverage[4367]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_isRet_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_update_bits_ftb_entry_isRet;
    ++(vlSymsp->__Vcoverage[4368]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_isRet_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_ftb_entry_isRet 
        = value;
    ++(vlSymsp->__Vcoverage[4369]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_tailSlot_offset_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset;
    ++(vlSymsp->__Vcoverage[4370]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_tailSlot_offset_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_tailSlot_offset_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset 
        = value;
    ++(vlSymsp->__Vcoverage[4371]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_ftb_entry_tailSlot_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_valid;
    ++(vlSymsp->__Vcoverage[4372]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_tailSlot_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_ftb_entry_tailSlot_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_valid 
        = value;
    ++(vlSymsp->__Vcoverage[4373]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_cfi_idx_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_cfi_idx_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_update_bits_cfi_idx_valid;
    ++(vlSymsp->__Vcoverage[4374]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_cfi_idx_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_cfi_idx_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_cfi_idx_valid 
        = value;
    ++(vlSymsp->__Vcoverage[4375]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_cfi_idx_bits_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_cfi_idx_bits_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_update_bits_cfi_idx_bits;
    ++(vlSymsp->__Vcoverage[4376]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_cfi_idx_bits_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_cfi_idx_bits_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_cfi_idx_bits 
        = value;
    ++(vlSymsp->__Vcoverage[4377]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_jmp_taken_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_jmp_taken_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_update_bits_jmp_taken;
    ++(vlSymsp->__Vcoverage[4378]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_jmp_taken_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_jmp_taken_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_jmp_taken 
        = value;
    ++(vlSymsp->__Vcoverage[4379]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_meta_TOP(VRAS__Syms* __restrict vlSymsp, VlWide<8>/*250:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_update_bits_meta_TOP\n"); );
    // Init
    // Body
    value[0U] = vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[0U];
    value[1U] = vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[1U];
    value[2U] = vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[2U];
    value[3U] = vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[3U];
    value[4U] = vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[4U];
    value[5U] = vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[5U];
    value[6U] = vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[6U];
    value[7U] = vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[7U];
    ++(vlSymsp->__Vcoverage[4380]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_meta_TOP(VRAS__Syms* __restrict vlSymsp, VlWide<8>/*250:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_update_bits_meta_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[0U] 
        = value[0U];
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[1U] 
        = value[1U];
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[2U] 
        = value[2U];
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[3U] 
        = value[3U];
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[4U] 
        = value[4U];
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[5U] 
        = value[5U];
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[6U] 
        = value[6U];
    vlSymsp->TOP.RAS_top__DOT__io_update_bits_meta[7U] 
        = value[7U];
    ++(vlSymsp->__Vcoverage[4381]);
    vlSymsp->TOP.__Vm_traceActivity[2U] = 1U;
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_valid;
    ++(vlSymsp->__Vcoverage[4382]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_valid_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_valid = value;
    ++(vlSymsp->__Vcoverage[4383]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_level_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_level_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_level;
    ++(vlSymsp->__Vcoverage[4384]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_level_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_level_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_level 
        = value;
    ++(vlSymsp->__Vcoverage[4385]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pc_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pc_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_pc;
    ++(vlSymsp->__Vcoverage[4386]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pc_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pc_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
        = value;
    ++(vlSymsp->__Vcoverage[4387]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isRVC_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isRVC_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRVC;
    ++(vlSymsp->__Vcoverage[4388]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isRVC_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isRVC_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRVC 
        = value;
    ++(vlSymsp->__Vcoverage[4389]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isCall_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isCall;
    ++(vlSymsp->__Vcoverage[4390]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isCall_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isCall 
        = value;
    ++(vlSymsp->__Vcoverage[4391]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_pd_isRet_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRet;
    ++(vlSymsp->__Vcoverage[4392]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_pd_isRet_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRet 
        = value;
    ++(vlSymsp->__Vcoverage[4393]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_ssp_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp;
    ++(vlSymsp->__Vcoverage[4394]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_ssp_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp 
        = value;
    ++(vlSymsp->__Vcoverage[4395]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_sctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_sctr;
    ++(vlSymsp->__Vcoverage[4396]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*1:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_sctr_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_sctr 
        = value;
    ++(vlSymsp->__Vcoverage[4397]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSW_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSW_flag_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_flag;
    ++(vlSymsp->__Vcoverage[4398]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSW_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSW_flag_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_flag 
        = value;
    ++(vlSymsp->__Vcoverage[4399]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSW_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value;
    ++(vlSymsp->__Vcoverage[4400]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSW_value_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value 
        = value;
    ++(vlSymsp->__Vcoverage[4401]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSR_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSR_flag_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_flag;
    ++(vlSymsp->__Vcoverage[4402]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSR_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSR_flag_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_flag 
        = value;
    ++(vlSymsp->__Vcoverage[4403]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_TOSR_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value;
    ++(vlSymsp->__Vcoverage[4404]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_TOSR_value_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value 
        = value;
    ++(vlSymsp->__Vcoverage[4405]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_NOS_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_NOS_flag_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_flag;
    ++(vlSymsp->__Vcoverage[4406]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_NOS_flag_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_NOS_flag_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_flag 
        = value;
    ++(vlSymsp->__Vcoverage[4407]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_NOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_io_redirect_bits_cfiUpdate_NOS_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value;
    ++(vlSymsp->__Vcoverage[4408]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_NOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__set_io_redirect_bits_cfiUpdate_NOS_value_TOP\n"); );
    // Init
    // Body
    vlSymsp->TOP.__Vdpi_export_trigger = 1U;
    vlSymsp->TOP.RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value 
        = value;
    ++(vlSymsp->__Vcoverage[4409]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_push_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_push_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__s3_push;
    ++(vlSymsp->__Vcoverage[4410]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_pop_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_pop_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__s3_pop;
    ++(vlSymsp->__Vcoverage[4411]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_pushed_in_s2_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s3_pushed_in_s2_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__s3_pushed_in_s2;
    ++(vlSymsp->__Vcoverage[4412]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s2_spec_push_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_s2_spec_push_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__s2_spec_push;
    ++(vlSymsp->__Vcoverage[4413]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_realPush_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_realPush_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__realPush;
    ++(vlSymsp->__Vcoverage[4414]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_TOSR_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_TOSR_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSR_value;
    ++(vlSymsp->__Vcoverage[4415]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_TOSW_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_TOSW_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSW_value;
    ++(vlSymsp->__Vcoverage[4416]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_BOS_value_TOP(VRAS__Syms* __restrict vlSymsp, CData/*4:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_BOS_value_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__BOS_value;
    ++(vlSymsp->__Vcoverage[4417]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_ssp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_ssp_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__ssp;
    ++(vlSymsp->__Vcoverage[4418]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_nsp_TOP(VRAS__Syms* __restrict vlSymsp, CData/*3:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_nsp_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__nsp;
    ++(vlSymsp->__Vcoverage[4419]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_overflowed_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_overflowed_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_overflowed;
    ++(vlSymsp->__Vcoverage[4420]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_writeBypassValid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_writeBypassValid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassValid;
    ++(vlSymsp->__Vcoverage[4421]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_timingTop_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_timingTop_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__timingTop_retAddr;
    ++(vlSymsp->__Vcoverage[4422]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_sctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*2:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_sctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__sctr;
    ++(vlSymsp->__Vcoverage[4423]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_0_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_0_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_0_retAddr;
    ++(vlSymsp->__Vcoverage[4424]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_1_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_1_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_1_retAddr;
    ++(vlSymsp->__Vcoverage[4425]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_2_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_2_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_2_retAddr;
    ++(vlSymsp->__Vcoverage[4426]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_3_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_3_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_3_retAddr;
    ++(vlSymsp->__Vcoverage[4427]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_4_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_4_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_4_retAddr;
    ++(vlSymsp->__Vcoverage[4428]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_5_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_5_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_5_retAddr;
    ++(vlSymsp->__Vcoverage[4429]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_6_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_6_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_6_retAddr;
    ++(vlSymsp->__Vcoverage[4430]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_7_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_7_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_7_retAddr;
    ++(vlSymsp->__Vcoverage[4431]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_8_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_8_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_8_retAddr;
    ++(vlSymsp->__Vcoverage[4432]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_9_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_9_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_9_retAddr;
    ++(vlSymsp->__Vcoverage[4433]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_10_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_10_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_10_retAddr;
    ++(vlSymsp->__Vcoverage[4434]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_11_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_11_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_11_retAddr;
    ++(vlSymsp->__Vcoverage[4435]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_12_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_12_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_12_retAddr;
    ++(vlSymsp->__Vcoverage[4436]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_13_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_13_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_13_retAddr;
    ++(vlSymsp->__Vcoverage[4437]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_14_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_14_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_14_retAddr;
    ++(vlSymsp->__Vcoverage[4438]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_15_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_15_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_15_retAddr;
    ++(vlSymsp->__Vcoverage[4439]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_16_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_16_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_16_retAddr;
    ++(vlSymsp->__Vcoverage[4440]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_17_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_17_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_17_retAddr;
    ++(vlSymsp->__Vcoverage[4441]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_18_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_18_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_18_retAddr;
    ++(vlSymsp->__Vcoverage[4442]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_19_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_19_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_19_retAddr;
    ++(vlSymsp->__Vcoverage[4443]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_20_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_20_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_20_retAddr;
    ++(vlSymsp->__Vcoverage[4444]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_21_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_21_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_21_retAddr;
    ++(vlSymsp->__Vcoverage[4445]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_22_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_22_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_22_retAddr;
    ++(vlSymsp->__Vcoverage[4446]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_23_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_23_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_23_retAddr;
    ++(vlSymsp->__Vcoverage[4447]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_24_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_24_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_24_retAddr;
    ++(vlSymsp->__Vcoverage[4448]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_25_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_25_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_25_retAddr;
    ++(vlSymsp->__Vcoverage[4449]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_26_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_26_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_26_retAddr;
    ++(vlSymsp->__Vcoverage[4450]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_27_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_27_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_27_retAddr;
    ++(vlSymsp->__Vcoverage[4451]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_28_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_28_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_28_retAddr;
    ++(vlSymsp->__Vcoverage[4452]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_29_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_29_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_29_retAddr;
    ++(vlSymsp->__Vcoverage[4453]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_30_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_30_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_30_retAddr;
    ++(vlSymsp->__Vcoverage[4454]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_31_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_spec_queue_31_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_31_retAddr;
    ++(vlSymsp->__Vcoverage[4455]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_0_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_0_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_0_retAddr;
    ++(vlSymsp->__Vcoverage[4456]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_1_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_1_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_1_retAddr;
    ++(vlSymsp->__Vcoverage[4457]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_2_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_2_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_2_retAddr;
    ++(vlSymsp->__Vcoverage[4458]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_3_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_3_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_3_retAddr;
    ++(vlSymsp->__Vcoverage[4459]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_4_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_4_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_4_retAddr;
    ++(vlSymsp->__Vcoverage[4460]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_5_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_5_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_5_retAddr;
    ++(vlSymsp->__Vcoverage[4461]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_6_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_6_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_6_retAddr;
    ++(vlSymsp->__Vcoverage[4462]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_7_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_7_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_7_retAddr;
    ++(vlSymsp->__Vcoverage[4463]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_8_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_8_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_8_retAddr;
    ++(vlSymsp->__Vcoverage[4464]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_9_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_9_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_9_retAddr;
    ++(vlSymsp->__Vcoverage[4465]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_10_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_10_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_10_retAddr;
    ++(vlSymsp->__Vcoverage[4466]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_11_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_11_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_11_retAddr;
    ++(vlSymsp->__Vcoverage[4467]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_12_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_12_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_12_retAddr;
    ++(vlSymsp->__Vcoverage[4468]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_13_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_13_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_13_retAddr;
    ++(vlSymsp->__Vcoverage[4469]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_14_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_14_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_14_retAddr;
    ++(vlSymsp->__Vcoverage[4470]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_15_retAddr_TOP(VRAS__Syms* __restrict vlSymsp, QData/*40:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_15_retAddr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_15_retAddr;
    ++(vlSymsp->__Vcoverage[4471]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_0_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_0_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_0_ctr;
    ++(vlSymsp->__Vcoverage[4472]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_1_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_1_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_1_ctr;
    ++(vlSymsp->__Vcoverage[4473]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_2_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_2_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_2_ctr;
    ++(vlSymsp->__Vcoverage[4474]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_3_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_3_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_3_ctr;
    ++(vlSymsp->__Vcoverage[4475]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_4_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_4_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_4_ctr;
    ++(vlSymsp->__Vcoverage[4476]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_5_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_5_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_5_ctr;
    ++(vlSymsp->__Vcoverage[4477]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_6_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_6_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_6_ctr;
    ++(vlSymsp->__Vcoverage[4478]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_7_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_7_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_7_ctr;
    ++(vlSymsp->__Vcoverage[4479]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_8_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_8_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_8_ctr;
    ++(vlSymsp->__Vcoverage[4480]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_9_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_9_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_9_ctr;
    ++(vlSymsp->__Vcoverage[4481]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_10_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_10_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_10_ctr;
    ++(vlSymsp->__Vcoverage[4482]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_11_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_11_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_11_ctr;
    ++(vlSymsp->__Vcoverage[4483]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_12_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_12_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_12_ctr;
    ++(vlSymsp->__Vcoverage[4484]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_13_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_13_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_13_ctr;
    ++(vlSymsp->__Vcoverage[4485]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_14_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_14_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_14_ctr;
    ++(vlSymsp->__Vcoverage[4486]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_15_ctr_TOP(VRAS__Syms* __restrict vlSymsp, CData/*7:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_commit_stack_15_ctr_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_15_ctr;
    ++(vlSymsp->__Vcoverage[4487]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_spec_push_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_spec_push_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__s2_spec_push;
    ++(vlSymsp->__Vcoverage[4488]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_spec_pop_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_spec_pop_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__s2_spec_pop;
    ++(vlSymsp->__Vcoverage[4489]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_commit_push_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_commit_push_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_commit_push_valid;
    ++(vlSymsp->__Vcoverage[4490]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_commit_pop_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_commit_pop_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_commit_pop_valid;
    ++(vlSymsp->__Vcoverage[4491]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_valid_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_valid_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT__redirect_next_valid_last_REG;
    ++(vlSymsp->__Vcoverage[4492]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_isCall_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_isCall_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_redirect_isCall;
    ++(vlSymsp->__Vcoverage[4493]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_isRet_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_redirect_isRet_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_redirect_isRet;
    ++(vlSymsp->__Vcoverage[4494]);
}

void VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_s3_cancel_TOP(VRAS__Syms* __restrict vlSymsp, CData/*0:0*/ &value) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root____Vdpiexp_RAS_top__DOT__get_RAS_RASStack_io_s3_cancel_TOP\n"); );
    // Init
    // Body
    value = vlSymsp->TOP.RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_s3_cancel;
    ++(vlSymsp->__Vcoverage[4495]);
}

VL_INLINE_OPT void VRAS___024root___sequent__TOP__2(VRAS___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root___sequent__TOP__2\n"); );
    // Body
    if (((IData)(vlSelf->RAS_top__DOT__io_s0_fire_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_0))) {
        ++(vlSymsp->__Vcoverage[3465]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_0 
            = vlSelf->RAS_top__DOT__io_s0_fire_0;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s0_fire_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_1))) {
        ++(vlSymsp->__Vcoverage[3466]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_1 
            = vlSelf->RAS_top__DOT__io_s0_fire_1;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s0_fire_2) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_2))) {
        ++(vlSymsp->__Vcoverage[3467]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_2 
            = vlSelf->RAS_top__DOT__io_s0_fire_2;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s0_fire_3) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_3))) {
        ++(vlSymsp->__Vcoverage[3468]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s0_fire_3 
            = vlSelf->RAS_top__DOT__io_s0_fire_3;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s1_fire_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_0))) {
        ++(vlSymsp->__Vcoverage[3469]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_0 
            = vlSelf->RAS_top__DOT__io_s1_fire_0;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s1_fire_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_1))) {
        ++(vlSymsp->__Vcoverage[3470]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_1 
            = vlSelf->RAS_top__DOT__io_s1_fire_1;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s1_fire_2) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_2))) {
        ++(vlSymsp->__Vcoverage[3471]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_2 
            = vlSelf->RAS_top__DOT__io_s1_fire_2;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s1_fire_3) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_3))) {
        ++(vlSymsp->__Vcoverage[3472]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s1_fire_3 
            = vlSelf->RAS_top__DOT__io_s1_fire_3;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s2_fire_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_0))) {
        ++(vlSymsp->__Vcoverage[3473]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_0 
            = vlSelf->RAS_top__DOT__io_s2_fire_0;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s2_fire_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_1))) {
        ++(vlSymsp->__Vcoverage[3474]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_1 
            = vlSelf->RAS_top__DOT__io_s2_fire_1;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s2_fire_3) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_3))) {
        ++(vlSymsp->__Vcoverage[3476]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_3 
            = vlSelf->RAS_top__DOT__io_s2_fire_3;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_redirect_valid) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_valid))) {
        ++(vlSymsp->__Vcoverage[3744]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_valid 
            = vlSelf->RAS_top__DOT__io_redirect_valid;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_level) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_level))) {
        ++(vlSymsp->__Vcoverage[3745]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_level 
            = vlSelf->RAS_top__DOT__io_redirect_bits_level;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRVC) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isRVC))) {
        ++(vlSymsp->__Vcoverage[3787]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isRVC 
            = vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRVC;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isCall) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isCall))) {
        ++(vlSymsp->__Vcoverage[3788]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isCall 
            = vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isCall;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRet) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isRet))) {
        ++(vlSymsp->__Vcoverage[3789]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pd_isRet 
            = vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRet;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_flag) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_flag))) {
        ++(vlSymsp->__Vcoverage[3796]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_flag 
            = vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_flag;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_flag) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_flag))) {
        ++(vlSymsp->__Vcoverage[3802]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_flag 
            = vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_flag;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_flag) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_flag))) {
        ++(vlSymsp->__Vcoverage[3808]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_flag 
            = vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_flag;
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_sctr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_sctr)))) {
        ++(vlSymsp->__Vcoverage[3794]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_sctr 
            = ((2U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_sctr)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_sctr)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_sctr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_sctr)))) {
        ++(vlSymsp->__Vcoverage[3795]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_sctr 
            = ((1U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_sctr)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_sctr)));
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0))) {
        ++(vlSymsp->__Vcoverage[202]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1))) {
        ++(vlSymsp->__Vcoverage[203]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0))) {
        ++(vlSymsp->__Vcoverage[204]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1))) {
        ++(vlSymsp->__Vcoverage[205]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing))) {
        ++(vlSymsp->__Vcoverage[378]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_is_br_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_hit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_hit))) {
        ++(vlSymsp->__Vcoverage[379]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_hit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_hit;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_hit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_hit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0))) {
        ++(vlSymsp->__Vcoverage[380]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1))) {
        ++(vlSymsp->__Vcoverage[381]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0))) {
        ++(vlSymsp->__Vcoverage[382]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1))) {
        ++(vlSymsp->__Vcoverage[383]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing))) {
        ++(vlSymsp->__Vcoverage[556]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_is_br_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_hit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_hit))) {
        ++(vlSymsp->__Vcoverage[557]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_hit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_hit;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_hit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_hit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0))) {
        ++(vlSymsp->__Vcoverage[740]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1))) {
        ++(vlSymsp->__Vcoverage[741]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0))) {
        ++(vlSymsp->__Vcoverage[742]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1))) {
        ++(vlSymsp->__Vcoverage[743]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr))) {
        ++(vlSymsp->__Vcoverage[916]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_fallThroughErr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing))) {
        ++(vlSymsp->__Vcoverage[917]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_is_br_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_hit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_hit))) {
        ++(vlSymsp->__Vcoverage[918]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_hit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_hit;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_hit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_hit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0))) {
        ++(vlSymsp->__Vcoverage[919]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1))) {
        ++(vlSymsp->__Vcoverage[920]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0))) {
        ++(vlSymsp->__Vcoverage[921]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1))) {
        ++(vlSymsp->__Vcoverage[922]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr))) {
        ++(vlSymsp->__Vcoverage[1087]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_fallThroughErr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_multiHit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_multiHit))) {
        ++(vlSymsp->__Vcoverage[1088]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_multiHit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_multiHit;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_multiHit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_multiHit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing))) {
        ++(vlSymsp->__Vcoverage[1089]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_is_br_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_hit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_hit))) {
        ++(vlSymsp->__Vcoverage[1090]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_hit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_hit;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_hit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_hit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0))) {
        ++(vlSymsp->__Vcoverage[1091]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1))) {
        ++(vlSymsp->__Vcoverage[1092]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0))) {
        ++(vlSymsp->__Vcoverage[1093]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1))) {
        ++(vlSymsp->__Vcoverage[1094]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr))) {
        ++(vlSymsp->__Vcoverage[1259]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_fallThroughErr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_multiHit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_multiHit))) {
        ++(vlSymsp->__Vcoverage[1260]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_multiHit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_multiHit;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_multiHit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_multiHit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing))) {
        ++(vlSymsp->__Vcoverage[1261]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_is_br_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_hit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_hit))) {
        ++(vlSymsp->__Vcoverage[1262]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_hit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_hit;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_hit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_hit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr))) {
        ++(vlSymsp->__Vcoverage[1431]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_fallThroughErr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_multiHit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_multiHit))) {
        ++(vlSymsp->__Vcoverage[1432]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_multiHit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_multiHit;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_multiHit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_multiHit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0))) {
        ++(vlSymsp->__Vcoverage[1438]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1))) {
        ++(vlSymsp->__Vcoverage[1439]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0))) {
        ++(vlSymsp->__Vcoverage[1440]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1))) {
        ++(vlSymsp->__Vcoverage[1441]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr))) {
        ++(vlSymsp->__Vcoverage[1614]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_fallThroughErr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_multiHit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_multiHit))) {
        ++(vlSymsp->__Vcoverage[1615]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_multiHit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_multiHit;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_multiHit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_multiHit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing))) {
        ++(vlSymsp->__Vcoverage[1616]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_is_br_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_hit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_hit))) {
        ++(vlSymsp->__Vcoverage[1617]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_hit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_hit;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_hit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_hit;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall))) {
        ++(vlSymsp->__Vcoverage[1618]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isCall 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet))) {
        ++(vlSymsp->__Vcoverage[1619]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isRet 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr))) {
        ++(vlSymsp->__Vcoverage[1620]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isJalr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_valid) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_valid))) {
        ++(vlSymsp->__Vcoverage[1621]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_valid 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_valid;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_valid 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_valid;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing))) {
        ++(vlSymsp->__Vcoverage[1626]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid))) {
        ++(vlSymsp->__Vcoverage[1627]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_valid 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing))) {
        ++(vlSymsp->__Vcoverage[1646]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid))) {
        ++(vlSymsp->__Vcoverage[1647]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_valid 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_carry) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_carry))) {
        ++(vlSymsp->__Vcoverage[1674]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_carry 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_carry;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_carry 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_carry;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call))) {
        ++(vlSymsp->__Vcoverage[1675]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_last_may_be_rvi_call 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0))) {
        ++(vlSymsp->__Vcoverage[1676]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1))) {
        ++(vlSymsp->__Vcoverage[1677]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1;
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_isCall) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_isCall))) {
        ++(vlSymsp->__Vcoverage[3480]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_isCall 
            = vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_isCall;
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp)))) {
        ++(vlSymsp->__Vcoverage[3790]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp)))) {
        ++(vlSymsp->__Vcoverage[3791]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp)))) {
        ++(vlSymsp->__Vcoverage[3792]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp)))) {
        ++(vlSymsp->__Vcoverage[3793]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_ssp)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp)));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat)))) {
        ++(vlSymsp->__Vcoverage[1640]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat 
            = ((2U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat)))) {
        ++(vlSymsp->__Vcoverage[1641]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat 
            = ((1U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat)));
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_tarStat 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat)))) {
        ++(vlSymsp->__Vcoverage[1668]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat 
            = ((2U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat)))) {
        ++(vlSymsp->__Vcoverage[1669]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat 
            = ((1U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat)));
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_tarStat 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)))) {
        ++(vlSymsp->__Vcoverage[3797]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value 
            = ((0x1eU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)))) {
        ++(vlSymsp->__Vcoverage[3798]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value 
            = ((0x1dU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)))) {
        ++(vlSymsp->__Vcoverage[3799]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value 
            = ((0x1bU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)))) {
        ++(vlSymsp->__Vcoverage[3800]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value 
            = ((0x17U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value)));
    }
    if ((0x10U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value) 
                  ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)))) {
        ++(vlSymsp->__Vcoverage[3801]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value 
            = ((0xfU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSW_value)) 
               | (0x10U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value)));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)))) {
        ++(vlSymsp->__Vcoverage[3803]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value 
            = ((0x1eU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)))) {
        ++(vlSymsp->__Vcoverage[3804]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value 
            = ((0x1dU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)))) {
        ++(vlSymsp->__Vcoverage[3805]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value 
            = ((0x1bU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)))) {
        ++(vlSymsp->__Vcoverage[3806]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value 
            = ((0x17U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value)));
    }
    if ((0x10U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value) 
                  ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)))) {
        ++(vlSymsp->__Vcoverage[3807]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value 
            = ((0xfU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_TOSR_value)) 
               | (0x10U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value)));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)))) {
        ++(vlSymsp->__Vcoverage[3809]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value 
            = ((0x1eU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)))) {
        ++(vlSymsp->__Vcoverage[3810]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value 
            = ((0x1dU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)))) {
        ++(vlSymsp->__Vcoverage[3811]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value 
            = ((0x1bU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)))) {
        ++(vlSymsp->__Vcoverage[3812]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value 
            = ((0x17U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value)));
    }
    if ((0x10U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value) 
                  ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)))) {
        ++(vlSymsp->__Vcoverage[3813]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value 
            = ((0xfU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_NOS_value)) 
               | (0x10U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value)));
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_call) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_call))) {
        ++(vlSymsp->__Vcoverage[735]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_call 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_call;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s3_fire_2) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s3_fire_2))) {
        ++(vlSymsp->__Vcoverage[3477]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s3_fire_2 
            = vlSelf->RAS_top__DOT__io_s3_fire_2;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_s3_redirect_2) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s3_redirect_2))) {
        ++(vlSymsp->__Vcoverage[3478]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s3_redirect_2 
            = vlSelf->RAS_top__DOT__io_s3_redirect_2;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1))) {
        ++(vlSymsp->__Vcoverage[561]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_hit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_hit))) {
        ++(vlSymsp->__Vcoverage[739]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_hit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_hit;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_hit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_hit;
    if (((IData)(vlSelf->RAS_top__DOT__io_s2_fire_2) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_2))) {
        ++(vlSymsp->__Vcoverage[3475]);
        vlSelf->RAS_top__DOT____Vtogcov__io_s2_fire_2 
            = vlSelf->RAS_top__DOT__io_s2_fire_2;
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[329]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[330]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[331]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[332]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0)));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_offsets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[333]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[334]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[335]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[336]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1)));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_offsets_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[507]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[508]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[509]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[510]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0)));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_offsets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[511]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[512]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[513]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[514]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1)));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_offsets_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[685]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[686]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[687]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[688]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0)));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_offsets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[689]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[690]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[691]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[692]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1)));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_offsets_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[867]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[868]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[869]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[870]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0)));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_offsets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[871]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[872]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[873]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[874]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1)));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_offsets_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[1565]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[1566]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[1567]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)))) {
        ++(vlSymsp->__Vcoverage[1568]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0)));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_offsets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[1569]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[1570]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[1571]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)))) {
        ++(vlSymsp->__Vcoverage[1572]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1)));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_offsets_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)))) {
        ++(vlSymsp->__Vcoverage[1622]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)))) {
        ++(vlSymsp->__Vcoverage[1623]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)))) {
        ++(vlSymsp->__Vcoverage[1624]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)))) {
        ++(vlSymsp->__Vcoverage[1625]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset)));
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_offset 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)))) {
        ++(vlSymsp->__Vcoverage[1642]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)))) {
        ++(vlSymsp->__Vcoverage[1643]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)))) {
        ++(vlSymsp->__Vcoverage[1644]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)))) {
        ++(vlSymsp->__Vcoverage[1645]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset)));
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_offset 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)))) {
        ++(vlSymsp->__Vcoverage[1670]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)))) {
        ++(vlSymsp->__Vcoverage[1671]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)))) {
        ++(vlSymsp->__Vcoverage[1672]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)))) {
        ++(vlSymsp->__Vcoverage[1673]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr)));
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_pftAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0))) {
        ++(vlSymsp->__Vcoverage[558]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1))) {
        ++(vlSymsp->__Vcoverage[559]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0))) {
        ++(vlSymsp->__Vcoverage[560]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0;
    vlSelf->RAS_top__DOT__RAS__DOT___s2_spec_pop_T_8 
        = ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0) 
           & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0));
    if (((IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_isRet) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_isRet))) {
        ++(vlSymsp->__Vcoverage[3481]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_isRet 
            = vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_isRet;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_update_valid) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_valid))) {
        ++(vlSymsp->__Vcoverage[3479]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_valid 
            = vlSelf->RAS_top__DOT__io_update_valid;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_valid) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_valid))) {
        ++(vlSymsp->__Vcoverage[3486]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_valid 
            = vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_valid;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_valid) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_valid))) {
        ++(vlSymsp->__Vcoverage[3487]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_valid 
            = vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_valid;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_update_bits_jmp_taken) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_jmp_taken))) {
        ++(vlSymsp->__Vcoverage[3492]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_jmp_taken 
            = vlSelf->RAS_top__DOT__io_update_bits_jmp_taken;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing))) {
        ++(vlSymsp->__Vcoverage[738]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing;
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_is_br_sharing 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing;
    vlSelf->RAS_top__DOT__RAS__DOT___s2_spec_pop_T_9 
        = ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing) 
           & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1));
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset)))) {
        ++(vlSymsp->__Vcoverage[3482]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset)))) {
        ++(vlSymsp->__Vcoverage[3483]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset)))) {
        ++(vlSymsp->__Vcoverage[3484]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset)))) {
        ++(vlSymsp->__Vcoverage[3485]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_ftb_entry_tailSlot_offset)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset)));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits)))) {
        ++(vlSymsp->__Vcoverage[3488]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits 
            = ((0xeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits)))) {
        ++(vlSymsp->__Vcoverage[3489]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits 
            = ((0xdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits)))) {
        ++(vlSymsp->__Vcoverage[3490]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits 
            = ((0xbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits)))) {
        ++(vlSymsp->__Vcoverage[3491]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits 
            = ((7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_cfi_idx_bits)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits)));
    }
    vlSelf->RAS_top__DOT__RAS__DOT___GEN_1 = ((IData)(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits) 
                                              == (IData)(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset));
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1628]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xffeU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((2U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1629]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xffdU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (2U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((4U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1630]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xffbU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (4U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((8U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1631]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xff7U & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (8U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((0x10U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
                  ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1632]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xfefU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (0x10U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((0x20U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
                  ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1633]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xfdfU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (0x20U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((0x40U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
                  ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1634]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xfbfU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (0x40U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((0x80U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
                  ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1635]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xf7fU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (0x80U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((0x100U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
                   ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1636]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xeffU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (0x100U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((0x200U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
                   ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1637]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xdffU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (0x200U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((0x400U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
                   ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1638]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0xbffU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (0x400U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    if ((0x800U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower) 
                   ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)))) {
        ++(vlSymsp->__Vcoverage[1639]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower 
            = ((0x7ffU & (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)) 
               | (0x800U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower)));
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_lower 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower;
    if ((1U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1648]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (1U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((2U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1649]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xffffdU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (2U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((4U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1650]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xffffbU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (4U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((8U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1651]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xffff7U & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (8U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x10U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1652]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xfffefU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x10U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x20U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1653]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xfffdfU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x20U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x40U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1654]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xfffbfU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x40U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x80U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1655]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xfff7fU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x80U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x100U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1656]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xffeffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x100U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x200U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1657]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xffdffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x200U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x400U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1658]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xffbffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x400U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x800U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1659]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xff7ffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x800U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x1000U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1660]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xfefffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x1000U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x2000U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1661]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xfdfffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x2000U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x4000U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1662]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xfbfffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x4000U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x8000U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1663]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xf7fffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x8000U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x10000U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1664]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xeffffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x10000U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x20000U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1665]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xdffffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x20000U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x40000U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1666]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0xbffffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x40000U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    if ((0x80000U & (vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower))) {
        ++(vlSymsp->__Vcoverage[1667]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower 
            = ((0x7ffffU & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower) 
               | (0x80000U & vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower));
    }
    vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_lower 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_reset_vector) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector)))) {
        ++(vlSymsp->__Vcoverage[2]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_reset_vector)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[3]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[4]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[5]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[6]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[7]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[8]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[9]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[10]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[11]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[12]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[13]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[14]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[15]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[16]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[17]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[18]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[19]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[20]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[21]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[22]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[23]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[24]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[25]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[26]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[27]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[28]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[29]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[30]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[31]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[32]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xfbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[33]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xf7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[34]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xeffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[35]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[36]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0xbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_reset_vector 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
                 >> 0x23U))) {
        ++(vlSymsp->__Vcoverage[37]);
        vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector 
            = ((0x7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_reset_vector) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_reset_vector 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0)))) {
        ++(vlSymsp->__Vcoverage[38]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[39]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[40]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[41]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[42]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[43]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[44]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[45]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[46]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[47]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[48]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[49]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[50]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[51]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[52]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[53]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[54]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[55]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[56]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[57]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[58]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[59]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[60]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[61]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[62]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[63]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[64]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[65]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[66]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[67]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[68]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[69]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[70]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[71]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[72]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[73]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[74]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[75]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[76]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[77]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[78]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1)))) {
        ++(vlSymsp->__Vcoverage[79]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[80]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[81]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[82]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[83]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[84]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[85]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[86]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[87]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[88]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[89]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[90]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[91]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[92]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[93]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[94]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[95]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[96]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[97]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[98]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[99]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[100]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[101]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[102]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[103]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[104]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[105]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[106]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[107]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[108]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[109]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[110]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[111]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[112]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[113]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[114]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[115]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[116]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[117]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[118]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[119]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2)))) {
        ++(vlSymsp->__Vcoverage[120]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[121]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[122]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[123]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[124]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[125]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[126]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[127]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[128]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[129]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[130]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[131]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[132]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[133]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[134]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[135]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[136]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[137]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[138]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[139]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[140]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[141]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[142]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[143]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[144]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[145]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[146]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[147]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[148]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[149]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[150]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[151]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[152]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[153]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[154]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[155]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[156]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[157]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[158]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[159]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[160]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_2) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3)))) {
        ++(vlSymsp->__Vcoverage[161]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[162]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[163]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[164]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[165]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[166]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[167]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[168]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[169]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[170]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[171]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[172]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[173]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[174]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[175]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[176]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[177]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[178]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[179]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[180]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[181]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[182]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[183]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[184]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[185]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[186]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[187]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[188]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[189]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[190]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[191]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[192]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[193]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[194]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[195]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[196]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[197]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[198]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[199]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[200]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[201]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_s0_pc_3) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc)))) {
        ++(vlSymsp->__Vcoverage[3746]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[3747]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[3748]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[3749]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[3750]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[3751]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[3752]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[3753]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[3754]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[3755]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[3756]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[3757]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[3758]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[3759]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[3760]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[3761]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[3762]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[3763]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[3764]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[3765]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[3766]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[3767]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[3768]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[3769]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[3770]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[3771]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[3772]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[3773]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[3774]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[3775]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[3776]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[3777]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[3778]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[3779]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[3780]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[3781]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[3782]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[3783]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[3784]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[3785]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[3786]);
        vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_redirect_bits_cfiUpdate_pc) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0)))) {
        ++(vlSymsp->__Vcoverage[206]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[207]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[208]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[209]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[210]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[211]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[212]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[213]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[214]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[215]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[216]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[217]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[218]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[219]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[220]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[221]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[222]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[223]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[224]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[225]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[226]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[227]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[228]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[229]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[230]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[231]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[232]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[233]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[234]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[235]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[236]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[237]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[238]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[239]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[240]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[241]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[242]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[243]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[244]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[245]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[246]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_targets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr)))) {
        ++(vlSymsp->__Vcoverage[337]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[338]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[339]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[340]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[341]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[342]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[343]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[344]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[345]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[346]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[347]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[348]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[349]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[350]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[351]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[352]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[353]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[354]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[355]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[356]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[357]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[358]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[359]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[360]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[361]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[362]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[363]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[364]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[365]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[366]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[367]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[368]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[369]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[370]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[371]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[372]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[373]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[374]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[375]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[376]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[377]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_fallThroughAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0)))) {
        ++(vlSymsp->__Vcoverage[384]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[385]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[386]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[387]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[388]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[389]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[390]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[391]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[392]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[393]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[394]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[395]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[396]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[397]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[398]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[399]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[400]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[401]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[402]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[403]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[404]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[405]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[406]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[407]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[408]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[409]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[410]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[411]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[412]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[413]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[414]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[415]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[416]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[417]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[418]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[419]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[420]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[421]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[422]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[423]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[424]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_targets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr)))) {
        ++(vlSymsp->__Vcoverage[515]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[516]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[517]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[518]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[519]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[520]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[521]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[522]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[523]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[524]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[525]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[526]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[527]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[528]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[529]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[530]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[531]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[532]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[533]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[534]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[535]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[536]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[537]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[538]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[539]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[540]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[541]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[542]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[543]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[544]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[545]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[546]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[547]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[548]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[549]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[550]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[551]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[552]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[553]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[554]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[555]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_fallThroughAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0)))) {
        ++(vlSymsp->__Vcoverage[562]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[563]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[564]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[565]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[566]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[567]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[568]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[569]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[570]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[571]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[572]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[573]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[574]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[575]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[576]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[577]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[578]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[579]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[580]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[581]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[582]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[583]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[584]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[585]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[586]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[587]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[588]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[589]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[590]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[591]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[592]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[593]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[594]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[595]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[596]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[597]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[598]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[599]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[600]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[601]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[602]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_targets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0)))) {
        ++(vlSymsp->__Vcoverage[744]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[745]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[746]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[747]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[748]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[749]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[750]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[751]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[752]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[753]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[754]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[755]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[756]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[757]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[758]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[759]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[760]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[761]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[762]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[763]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[764]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[765]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[766]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[767]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[768]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[769]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[770]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[771]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[772]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[773]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[774]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[775]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[776]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[777]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[778]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[779]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[780]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[781]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[782]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[783]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[784]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_targets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr)))) {
        ++(vlSymsp->__Vcoverage[875]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[876]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[877]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[878]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[879]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[880]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[881]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[882]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[883]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[884]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[885]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[886]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[887]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[888]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[889]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[890]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[891]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[892]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[893]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[894]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[895]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[896]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[897]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[898]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[899]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[900]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[901]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[902]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[903]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[904]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[905]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[906]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[907]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[908]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[909]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[910]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[911]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[912]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[913]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[914]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[915]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_fallThroughAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0)))) {
        ++(vlSymsp->__Vcoverage[923]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[924]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[925]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[926]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[927]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[928]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[929]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[930]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[931]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[932]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[933]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[934]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[935]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[936]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[937]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[938]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[939]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[940]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[941]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[942]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[943]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[944]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[945]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[946]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[947]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[948]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[949]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[950]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[951]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[952]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[953]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[954]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[955]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[956]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[957]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[958]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[959]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[960]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[961]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[962]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[963]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_targets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr)))) {
        ++(vlSymsp->__Vcoverage[1046]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1047]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1048]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1049]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1050]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1051]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1052]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1053]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1054]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1055]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1056]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1057]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1058]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1059]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1060]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1061]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1062]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1063]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1064]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1065]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1066]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1067]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1068]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1069]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1070]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1071]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1072]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1073]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1074]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1075]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1076]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1077]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1078]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1079]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1080]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1081]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1082]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1083]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1084]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1085]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1086]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_fallThroughAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0)))) {
        ++(vlSymsp->__Vcoverage[1095]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1096]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1097]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1098]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1099]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1100]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1101]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1102]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1103]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1104]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1105]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1106]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1107]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1108]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1109]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1110]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1111]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1112]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1113]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1114]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1115]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1116]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1117]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1118]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1119]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1120]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1121]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1122]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1123]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1124]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1125]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1126]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1127]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1128]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1129]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1130]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1131]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1132]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1133]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1134]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1135]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_targets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr)))) {
        ++(vlSymsp->__Vcoverage[1218]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1219]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1220]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1221]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1222]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1223]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1224]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1225]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1226]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1227]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1228]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1229]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1230]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1231]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1232]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1233]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1234]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1235]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1236]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1237]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1238]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1239]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1240]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1241]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1242]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1243]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1244]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1245]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1246]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1247]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1248]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1249]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1250]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1251]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1252]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1253]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1254]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1255]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1256]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1257]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1258]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_fallThroughAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0)))) {
        ++(vlSymsp->__Vcoverage[1267]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1268]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1269]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1270]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1271]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1272]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1273]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1274]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1275]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1276]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1277]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1278]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1279]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1280]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1281]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1282]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1283]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1284]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1285]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1286]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1287]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1288]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1289]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1290]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1291]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1292]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1293]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1294]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1295]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1296]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1297]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1298]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1299]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1300]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1301]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1302]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1303]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1304]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1305]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1306]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1307]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_targets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr)))) {
        ++(vlSymsp->__Vcoverage[1390]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1391]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1392]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1393]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1394]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1395]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1396]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1397]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1398]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1399]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1400]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1401]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1402]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1403]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1404]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1405]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1406]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1407]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1408]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1409]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1410]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1411]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1412]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1413]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1414]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1415]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1416]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1417]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1418]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1419]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1420]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1421]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1422]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1423]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1424]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1425]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1426]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1427]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1428]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1429]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1430]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_fallThroughAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0)))) {
        ++(vlSymsp->__Vcoverage[1442]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1443]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1444]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1445]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1446]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1447]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1448]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1449]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1450]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1451]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1452]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1453]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1454]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1455]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1456]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1457]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1458]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1459]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1460]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1461]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1462]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1463]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1464]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1465]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1466]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1467]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1468]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1469]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1470]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1471]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1472]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1473]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1474]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1475]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1476]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1477]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1478]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1479]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1480]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1481]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1482]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_0) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_targets_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr)))) {
        ++(vlSymsp->__Vcoverage[1573]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1574]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1575]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1576]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1577]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1578]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1579]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1580]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1581]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1582]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1583]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1584]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1585]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1586]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1587]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1588]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1589]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1590]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1591]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1592]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1593]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1594]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1595]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1596]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1597]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1598]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1599]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1600]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1601]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1602]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1603]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1604]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1605]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1606]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1607]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1608]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1609]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1610]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1611]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1612]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1613]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_fallThroughAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr;
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1)))) {
        ++(vlSymsp->__Vcoverage[247]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[248]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[249]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[250]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[251]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[252]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[253]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[254]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[255]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[256]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[257]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[258]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[259]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[260]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[261]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[262]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[263]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[264]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[265]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[266]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[267]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[268]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[269]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[270]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[271]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[272]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[273]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[274]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[275]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[276]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[277]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[278]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[279]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[280]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[281]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[282]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[283]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[284]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[285]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[286]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[287]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target)))) {
        ++(vlSymsp->__Vcoverage[288]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[289]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[290]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[291]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[292]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[293]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[294]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[295]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[296]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[297]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[298]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[299]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[300]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[301]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[302]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[303]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[304]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[305]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[306]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[307]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[308]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[309]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[310]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[311]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[312]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[313]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[314]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[315]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[316]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[317]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[318]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[319]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[320]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[321]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[322]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[323]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[324]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[325]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[326]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[327]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[328]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1)))) {
        ++(vlSymsp->__Vcoverage[425]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[426]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[427]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[428]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[429]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[430]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[431]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[432]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[433]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[434]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[435]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[436]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[437]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[438]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[439]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[440]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[441]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[442]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[443]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[444]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[445]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[446]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[447]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[448]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[449]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[450]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[451]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[452]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[453]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[454]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[455]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[456]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[457]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[458]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[459]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[460]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[461]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[462]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[463]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[464]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[465]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target)))) {
        ++(vlSymsp->__Vcoverage[466]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[467]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[468]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[469]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[470]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[471]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[472]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[473]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[474]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[475]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[476]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[477]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[478]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[479]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[480]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[481]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[482]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[483]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[484]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[485]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[486]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[487]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[488]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[489]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[490]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[491]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[492]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[493]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[494]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[495]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[496]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[497]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[498]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[499]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[500]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[501]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[502]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[503]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[504]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[505]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[506]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1)))) {
        ++(vlSymsp->__Vcoverage[603]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[604]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[605]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[606]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[607]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[608]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[609]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[610]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[611]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[612]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[613]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[614]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[615]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[616]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[617]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[618]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[619]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[620]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[621]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[622]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[623]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[624]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[625]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[626]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[627]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[628]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[629]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[630]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[631]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[632]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[633]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[634]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[635]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[636]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[637]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[638]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[639]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[640]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[641]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[642]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[643]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target)))) {
        ++(vlSymsp->__Vcoverage[644]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[645]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[646]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[647]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[648]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[649]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[650]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[651]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[652]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[653]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[654]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[655]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[656]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[657]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[658]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[659]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[660]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[661]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[662]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[663]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[664]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[665]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[666]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[667]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[668]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[669]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[670]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[671]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[672]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[673]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[674]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[675]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[676]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[677]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[678]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[679]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[680]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[681]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[682]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[683]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[684]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1)))) {
        ++(vlSymsp->__Vcoverage[785]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[786]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[787]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[788]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[789]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[790]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[791]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[792]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[793]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[794]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[795]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[796]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[797]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[798]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[799]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[800]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[801]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[802]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[803]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[804]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[805]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[806]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[807]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[808]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[809]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[810]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[811]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[812]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[813]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[814]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[815]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[816]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[817]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[818]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[819]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[820]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[821]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[822]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[823]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[824]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[825]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target)))) {
        ++(vlSymsp->__Vcoverage[826]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[827]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[828]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[829]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[830]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[831]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[832]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[833]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[834]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[835]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[836]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[837]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[838]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[839]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[840]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[841]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[842]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[843]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[844]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[845]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[846]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[847]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[848]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[849]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[850]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[851]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[852]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[853]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[854]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[855]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[856]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[857]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[858]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[859]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[860]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[861]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[862]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[863]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[864]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[865]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[866]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1)))) {
        ++(vlSymsp->__Vcoverage[964]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[965]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[966]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[967]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[968]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[969]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[970]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[971]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[972]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[973]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[974]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[975]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[976]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[977]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[978]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[979]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[980]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[981]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[982]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[983]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[984]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[985]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[986]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[987]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[988]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[989]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[990]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[991]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[992]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[993]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[994]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[995]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[996]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[997]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[998]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[999]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1000]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1001]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1002]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1003]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1004]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target)))) {
        ++(vlSymsp->__Vcoverage[1005]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1006]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1007]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1008]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1009]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1010]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1011]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1012]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1013]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1014]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1015]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1016]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1017]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1018]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1019]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1020]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1021]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1022]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1023]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1024]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1025]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1026]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1027]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1028]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1029]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1030]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1031]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1032]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1033]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1034]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1035]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1036]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1037]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1038]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1039]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1040]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1041]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1042]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1043]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1044]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1045]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1)))) {
        ++(vlSymsp->__Vcoverage[1136]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1137]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1138]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1139]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1140]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1141]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1142]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1143]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1144]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1145]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1146]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1147]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1148]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1149]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1150]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1151]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1152]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1153]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1154]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1155]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1156]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1157]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1158]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1159]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1160]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1161]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1162]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1163]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1164]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1165]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1166]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1167]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1168]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1169]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1170]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1171]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1172]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1173]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1174]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1175]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1176]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target)))) {
        ++(vlSymsp->__Vcoverage[1177]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1178]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1179]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1180]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1181]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1182]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1183]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1184]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1185]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1186]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1187]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1188]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1189]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1190]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1191]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1192]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1193]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1194]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1195]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1196]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1197]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1198]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1199]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1200]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1201]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1202]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1203]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1204]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1205]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1206]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1207]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1208]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1209]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1210]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1211]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1212]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1213]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1214]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1215]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1216]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1217]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1)))) {
        ++(vlSymsp->__Vcoverage[1308]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1309]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1310]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1311]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1312]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1313]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1314]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1315]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1316]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1317]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1318]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1319]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1320]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1321]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1322]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1323]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1324]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1325]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1326]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1327]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1328]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1329]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1330]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1331]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1332]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1333]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1334]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1335]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1336]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1337]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1338]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1339]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1340]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1341]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1342]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1343]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1344]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1345]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1346]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1347]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1348]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target)))) {
        ++(vlSymsp->__Vcoverage[1349]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1350]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1351]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1352]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1353]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1354]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1355]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1356]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1357]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1358]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1359]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1360]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1361]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1362]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1363]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1364]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1365]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1366]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1367]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1368]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1369]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1370]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1371]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1372]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1373]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1374]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1375]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1376]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1377]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1378]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1379]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1380]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1381]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1382]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1383]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1384]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1385]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1386]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1387]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1388]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1389]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1)))) {
        ++(vlSymsp->__Vcoverage[1483]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1484]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1485]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1486]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1487]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1488]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1489]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1490]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1491]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1492]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1493]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1494]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1495]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1496]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1497]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1498]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1499]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1500]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1501]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1502]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1503]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1504]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1505]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1506]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1507]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1508]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1509]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1510]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1511]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1512]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1513]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1514]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1515]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1516]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1517]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1518]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1519]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1520]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1521]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1522]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1523]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_targets_1) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target)))) {
        ++(vlSymsp->__Vcoverage[1524]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[1525]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[1526]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[1527]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[1528]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[1529]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[1530]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[1531]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[1532]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[1533]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[1534]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[1535]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[1536]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[1537]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[1538]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[1539]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[1540]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[1541]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[1542]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[1543]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[1544]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[1545]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[1546]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[1547]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[1548]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[1549]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[1550]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[1551]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[1552]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[1553]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[1554]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[1555]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[1556]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[1557]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[1558]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[1559]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[1560]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[1561]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[1562]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[1563]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[1564]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call))) {
        ++(vlSymsp->__Vcoverage[737]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr))) {
        ++(vlSymsp->__Vcoverage[734]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr))) {
        ++(vlSymsp->__Vcoverage[1433]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr;
    }
    if ((1U & ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr)))) {
        ++(vlSymsp->__Vcoverage[693]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffffffeULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | (IData)((IData)((1U & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr)))));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 1U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 1U))))) {
        ++(vlSymsp->__Vcoverage[694]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffffffdULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 1U))))) 
                  << 1U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 2U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 2U))))) {
        ++(vlSymsp->__Vcoverage[695]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffffffbULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 2U))))) 
                  << 2U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 3U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 3U))))) {
        ++(vlSymsp->__Vcoverage[696]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffffff7ULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 3U))))) 
                  << 3U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 4U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 4U))))) {
        ++(vlSymsp->__Vcoverage[697]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffffffefULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 4U))))) 
                  << 4U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 5U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 5U))))) {
        ++(vlSymsp->__Vcoverage[698]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffffffdfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 5U))))) 
                  << 5U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 6U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 6U))))) {
        ++(vlSymsp->__Vcoverage[699]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffffffbfULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 6U))))) 
                  << 6U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 7U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 7U))))) {
        ++(vlSymsp->__Vcoverage[700]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffffff7fULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 7U))))) 
                  << 7U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 8U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 8U))))) {
        ++(vlSymsp->__Vcoverage[701]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffffeffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 8U))))) 
                  << 8U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 9U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                           >> 9U))))) {
        ++(vlSymsp->__Vcoverage[702]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffffdffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 9U))))) 
                  << 9U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0xaU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                             >> 0xaU))))) {
        ++(vlSymsp->__Vcoverage[703]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffffbffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0xaU))))) 
                  << 0xaU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0xbU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                             >> 0xbU))))) {
        ++(vlSymsp->__Vcoverage[704]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffff7ffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0xbU))))) 
                  << 0xbU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0xcU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                             >> 0xcU))))) {
        ++(vlSymsp->__Vcoverage[705]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffffefffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0xcU))))) 
                  << 0xcU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0xdU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                             >> 0xdU))))) {
        ++(vlSymsp->__Vcoverage[706]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffffdfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0xdU))))) 
                  << 0xdU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0xeU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                             >> 0xeU))))) {
        ++(vlSymsp->__Vcoverage[707]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffffbfffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0xeU))))) 
                  << 0xeU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0xfU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                             >> 0xfU))))) {
        ++(vlSymsp->__Vcoverage[708]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffff7fffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0xfU))))) 
                  << 0xfU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x10U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x10U))))) {
        ++(vlSymsp->__Vcoverage[709]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffeffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x10U))))) 
                  << 0x10U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x11U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x11U))))) {
        ++(vlSymsp->__Vcoverage[710]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffdffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x11U))))) 
                  << 0x11U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x12U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x12U))))) {
        ++(vlSymsp->__Vcoverage[711]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffffbffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x12U))))) 
                  << 0x12U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x13U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x13U))))) {
        ++(vlSymsp->__Vcoverage[712]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffff7ffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x13U))))) 
                  << 0x13U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x14U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x14U))))) {
        ++(vlSymsp->__Vcoverage[713]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffefffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x14U))))) 
                  << 0x14U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x15U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x15U))))) {
        ++(vlSymsp->__Vcoverage[714]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffdfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x15U))))) 
                  << 0x15U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x16U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x16U))))) {
        ++(vlSymsp->__Vcoverage[715]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffffbfffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x16U))))) 
                  << 0x16U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x17U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x17U))))) {
        ++(vlSymsp->__Vcoverage[716]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffff7fffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x17U))))) 
                  << 0x17U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x18U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x18U))))) {
        ++(vlSymsp->__Vcoverage[717]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffeffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x18U))))) 
                  << 0x18U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x19U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x19U))))) {
        ++(vlSymsp->__Vcoverage[718]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffdffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x19U))))) 
                  << 0x19U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x1aU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x1aU))))) {
        ++(vlSymsp->__Vcoverage[719]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fffbffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x1aU))))) 
                  << 0x1aU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x1bU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x1bU))))) {
        ++(vlSymsp->__Vcoverage[720]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fff7ffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x1bU))))) 
                  << 0x1bU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x1cU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x1cU))))) {
        ++(vlSymsp->__Vcoverage[721]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffefffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x1cU))))) 
                  << 0x1cU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x1dU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x1dU))))) {
        ++(vlSymsp->__Vcoverage[722]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffdfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x1dU))))) 
                  << 0x1dU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x1eU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x1eU))))) {
        ++(vlSymsp->__Vcoverage[723]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ffbfffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x1eU))))) 
                  << 0x1eU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x1fU)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x1fU))))) {
        ++(vlSymsp->__Vcoverage[724]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1ff7fffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x1fU))))) 
                  << 0x1fU));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x20U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x20U))))) {
        ++(vlSymsp->__Vcoverage[725]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1feffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x20U))))) 
                  << 0x20U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x21U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x21U))))) {
        ++(vlSymsp->__Vcoverage[726]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fdffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x21U))))) 
                  << 0x21U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x22U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x22U))))) {
        ++(vlSymsp->__Vcoverage[727]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1fbffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x22U))))) 
                  << 0x22U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x23U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x23U))))) {
        ++(vlSymsp->__Vcoverage[728]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1f7ffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x23U))))) 
                  << 0x23U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x24U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x24U))))) {
        ++(vlSymsp->__Vcoverage[729]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1efffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x24U))))) 
                  << 0x24U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x25U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x25U))))) {
        ++(vlSymsp->__Vcoverage[730]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1dfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x25U))))) 
                  << 0x25U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x26U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x26U))))) {
        ++(vlSymsp->__Vcoverage[731]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x1bfffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x26U))))) 
                  << 0x26U));
    }
    if ((1U & ((IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                        >> 0x27U)) ^ (IData)((vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                              >> 0x27U))))) {
        ++(vlSymsp->__Vcoverage[732]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0x17fffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x27U))))) 
                  << 0x27U));
    }
    if ((IData)(((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
                 >> 0x28U))) {
        ++(vlSymsp->__Vcoverage[733]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
            = ((0xffffffffffULL & vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr) 
               | ((QData)((IData)((1U & (IData)((vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr 
                                                 >> 0x28U))))) 
                  << 0x28U));
    }
    vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_fallThroughAddr 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_ret) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_ret))) {
        ++(vlSymsp->__Vcoverage[736]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s2_full_pred_2_is_ret 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_ret;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_ret) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_ret))) {
        ++(vlSymsp->__Vcoverage[1435]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_ret 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_ret;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_call) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_call))) {
        ++(vlSymsp->__Vcoverage[1434]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_is_call 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_call;
    }
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1))) {
        ++(vlSymsp->__Vcoverage[1266]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_hit) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_hit))) {
        ++(vlSymsp->__Vcoverage[1437]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_hit 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_hit;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_hit 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_hit;
    if (((IData)(vlSelf->RAS_top__DOT__io_ctrl_ras_enable) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_ctrl_ras_enable))) {
        ++(vlSymsp->__Vcoverage[3464]);
        vlSelf->RAS_top__DOT____Vtogcov__io_ctrl_ras_enable 
            = vlSelf->RAS_top__DOT__io_ctrl_ras_enable;
    }
    vlSelf->RAS_top__DOT__RAS__DOT___GEN = ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_ret) 
                                            & (IData)(vlSelf->RAS_top__DOT__io_ctrl_ras_enable));
    vlSelf->RAS_top__DOT__RAS__DOT___GEN_0 = ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_ret) 
                                              & (IData)(vlSelf->RAS_top__DOT__io_ctrl_ras_enable));
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0))) {
        ++(vlSymsp->__Vcoverage[1263]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1))) {
        ++(vlSymsp->__Vcoverage[1264]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_1 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1;
    if (((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0) 
         ^ (IData)(vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0))) {
        ++(vlSymsp->__Vcoverage[1265]);
        vlSelf->RAS_top__DOT____Vtogcov__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0 
            = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0;
    }
    vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_0 
        = vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0;
    vlSelf->RAS_top__DOT__RAS__DOT___s3_pop_T_8 = ((IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0) 
                                                   & (IData)(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0));
    if ((1U & ((vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                >> 5U) ^ (IData)(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_commit_meta_TOSW_flag)))) {
        ++(vlSymsp->__Vcoverage[5475]);
        vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT____Vtogcov__io_commit_meta_TOSW_flag 
            = (1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                     >> 5U));
    }
    if ((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3493]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (1U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((2U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3494]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffffffdU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (2U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((4U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3495]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffffffbU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (4U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((8U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3496]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffffff7U & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (8U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x10U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3497]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffffffefU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x10U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x20U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3498]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffffffdfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x20U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x40U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3499]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffffffbfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x40U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x80U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3500]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffffff7fU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x80U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x100U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3501]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffffeffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x100U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x200U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3502]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffffdffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x200U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x400U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3503]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffffbffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x400U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x800U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3504]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffff7ffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x800U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x1000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3505]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffffefffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x1000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x2000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3506]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffffdfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x2000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x4000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3507]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffffbfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x4000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x8000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3508]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffff7fffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x8000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x10000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3509]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffeffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x10000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x20000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3510]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffdffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x20000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x40000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3511]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfffbffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x40000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x80000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3512]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfff7ffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x80000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x100000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3513]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffefffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x100000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x200000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3514]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffdfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x200000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x400000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3515]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xffbfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x400000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x800000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3516]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xff7fffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x800000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x1000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3517]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfeffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x1000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x2000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3518]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfdffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x2000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x4000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3519]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xfbffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x4000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x8000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3520]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xf7ffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x8000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x10000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3521]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xefffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x10000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x20000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3522]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xdfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x20000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((0x40000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]))) {
        ++(vlSymsp->__Vcoverage[3523]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0xbfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x40000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if (((vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
          ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
         >> 0x1fU)) {
        ++(vlSymsp->__Vcoverage[3524]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U] 
            = ((0x7fffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[0U]) 
               | (0x80000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[0U]));
    }
    if ((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3525]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (1U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((2U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3526]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffffffdU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (2U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((4U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3527]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffffffbU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (4U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((8U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3528]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffffff7U & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (8U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x10U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3529]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffffffefU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x10U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x20U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3530]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffffffdfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x20U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x40U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3531]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffffffbfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x40U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x80U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3532]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffffff7fU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x80U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x100U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3533]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffffeffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x100U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x200U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3534]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffffdffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x200U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x400U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3535]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffffbffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x400U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x800U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3536]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffff7ffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x800U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x1000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3537]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffffefffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x1000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x2000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3538]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffffdfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x2000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x4000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3539]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffffbfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x4000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x8000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3540]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffff7fffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x8000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x10000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3541]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffeffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x10000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x20000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3542]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffdffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x20000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x40000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3543]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfffbffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x40000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x80000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3544]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfff7ffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x80000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x100000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3545]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffefffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x100000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x200000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3546]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffdfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x200000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x400000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3547]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xffbfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x400000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x800000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3548]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xff7fffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x800000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x1000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3549]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfeffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x1000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x2000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3550]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfdffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x2000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x4000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3551]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xfbffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x4000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x8000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3552]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xf7ffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x8000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x10000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3553]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xefffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x10000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x20000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3554]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xdfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x20000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((0x40000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]))) {
        ++(vlSymsp->__Vcoverage[3555]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0xbfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x40000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if (((vlSelf->RAS_top__DOT__io_update_bits_meta[1U] 
          ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
         >> 0x1fU)) {
        ++(vlSymsp->__Vcoverage[3556]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U] 
            = ((0x7fffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[1U]) 
               | (0x80000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[1U]));
    }
    if ((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3557]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (1U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((2U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3558]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffffffdU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (2U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((4U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3559]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffffffbU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (4U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((8U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3560]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffffff7U & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (8U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x10U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3561]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffffffefU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x10U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x20U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3562]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffffffdfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x20U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x40U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3563]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffffffbfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x40U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x80U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3564]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffffff7fU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x80U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x100U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3565]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffffeffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x100U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x200U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3566]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffffdffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x200U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x400U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3567]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffffbffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x400U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x800U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3568]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffff7ffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x800U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x1000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3569]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffffefffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x1000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x2000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3570]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffffdfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x2000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x4000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3571]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffffbfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x4000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x8000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3572]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffff7fffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x8000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x10000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3573]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffeffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x10000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x20000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3574]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffdffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x20000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x40000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3575]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfffbffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x40000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x80000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3576]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfff7ffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x80000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x100000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3577]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffefffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x100000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x200000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3578]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffdfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x200000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x400000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3579]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xffbfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x400000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x800000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3580]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xff7fffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x800000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x1000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3581]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfeffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x1000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x2000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3582]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfdffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x2000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x4000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3583]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xfbffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x4000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x8000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3584]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xf7ffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x8000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x10000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3585]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xefffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x10000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x20000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3586]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xdfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x20000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((0x40000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]))) {
        ++(vlSymsp->__Vcoverage[3587]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0xbfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x40000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if (((vlSelf->RAS_top__DOT__io_update_bits_meta[2U] 
          ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
         >> 0x1fU)) {
        ++(vlSymsp->__Vcoverage[3588]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U] 
            = ((0x7fffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[2U]) 
               | (0x80000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[2U]));
    }
    if ((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3589]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (1U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((2U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3590]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffffffdU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (2U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((4U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3591]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffffffbU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (4U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((8U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3592]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffffff7U & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (8U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x10U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3593]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffffffefU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x10U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x20U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3594]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffffffdfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x20U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x40U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3595]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffffffbfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x40U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x80U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3596]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffffff7fU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x80U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x100U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3597]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffffeffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x100U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x200U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3598]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffffdffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x200U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x400U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3599]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffffbffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x400U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x800U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3600]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffff7ffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x800U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x1000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3601]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffffefffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x1000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x2000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3602]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffffdfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x2000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x4000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3603]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffffbfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x4000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x8000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3604]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffff7fffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x8000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x10000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3605]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffeffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x10000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x20000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3606]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffdffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x20000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x40000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3607]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfffbffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x40000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x80000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3608]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfff7ffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x80000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x100000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3609]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffefffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x100000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x200000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3610]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffdfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x200000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x400000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3611]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xffbfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x400000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x800000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3612]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xff7fffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x800000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x1000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3613]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfeffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x1000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x2000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3614]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfdffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x2000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x4000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3615]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xfbffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x4000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x8000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3616]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xf7ffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x8000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x10000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3617]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xefffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x10000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x20000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3618]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xdfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x20000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((0x40000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]))) {
        ++(vlSymsp->__Vcoverage[3619]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0xbfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x40000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if (((vlSelf->RAS_top__DOT__io_update_bits_meta[3U] 
          ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
         >> 0x1fU)) {
        ++(vlSymsp->__Vcoverage[3620]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U] 
            = ((0x7fffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[3U]) 
               | (0x80000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[3U]));
    }
    if ((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3621]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (1U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((2U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3622]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffffffdU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (2U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((4U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3623]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffffffbU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (4U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((8U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3624]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffffff7U & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (8U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x10U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3625]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffffffefU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x10U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x20U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3626]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffffffdfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x20U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x40U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3627]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffffffbfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x40U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x80U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3628]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffffff7fU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x80U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x100U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3629]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffffeffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x100U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x200U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3630]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffffdffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x200U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x400U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3631]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffffbffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x400U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x800U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3632]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffff7ffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x800U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x1000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3633]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffffefffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x1000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x2000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3634]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffffdfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x2000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x4000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3635]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffffbfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x4000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x8000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3636]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffff7fffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x8000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x10000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3637]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffeffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x10000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x20000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3638]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffdffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x20000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x40000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3639]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfffbffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x40000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x80000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3640]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfff7ffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x80000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x100000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3641]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffefffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x100000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x200000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3642]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffdfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x200000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x400000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3643]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xffbfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x400000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x800000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3644]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xff7fffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x800000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x1000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3645]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfeffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x1000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x2000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3646]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfdffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x2000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x4000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3647]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xfbffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x4000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x8000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3648]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xf7ffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x8000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x10000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3649]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xefffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x10000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x20000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3650]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xdfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x20000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((0x40000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]))) {
        ++(vlSymsp->__Vcoverage[3651]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0xbfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x40000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if (((vlSelf->RAS_top__DOT__io_update_bits_meta[4U] 
          ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
         >> 0x1fU)) {
        ++(vlSymsp->__Vcoverage[3652]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U] 
            = ((0x7fffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[4U]) 
               | (0x80000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[4U]));
    }
    if ((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3653]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (1U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((2U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3654]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffffffdU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (2U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((4U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3655]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffffffbU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (4U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((8U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3656]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffffff7U & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (8U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x10U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3657]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffffffefU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x10U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x20U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3658]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffffffdfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x20U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x40U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3659]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffffffbfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x40U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x80U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3660]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffffff7fU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x80U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x100U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3661]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffffeffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x100U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x200U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3662]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffffdffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x200U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x400U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3663]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffffbffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x400U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x800U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3664]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffff7ffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x800U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x1000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3665]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffffefffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x1000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x2000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3666]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffffdfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x2000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x4000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3667]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffffbfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x4000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x8000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3668]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffff7fffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x8000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x10000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3669]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffeffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x10000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x20000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3670]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffdffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x20000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x40000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3671]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfffbffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x40000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x80000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3672]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfff7ffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x80000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x100000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3673]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffefffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x100000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x200000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3674]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffdfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x200000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x400000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3675]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xffbfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x400000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x800000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3676]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xff7fffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x800000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x1000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3677]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfeffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x1000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x2000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3678]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfdffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x2000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x4000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3679]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xfbffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x4000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x8000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3680]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xf7ffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x8000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x10000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3681]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xefffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x10000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x20000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3682]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xdfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x20000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((0x40000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]))) {
        ++(vlSymsp->__Vcoverage[3683]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0xbfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x40000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if (((vlSelf->RAS_top__DOT__io_update_bits_meta[5U] 
          ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
         >> 0x1fU)) {
        ++(vlSymsp->__Vcoverage[3684]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U] 
            = ((0x7fffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[5U]) 
               | (0x80000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[5U]));
    }
    if ((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3685]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (1U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((2U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3686]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffffffdU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (2U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((4U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3687]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffffffbU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (4U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((8U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3688]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffffff7U & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (8U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x10U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3689]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffffffefU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x10U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x20U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3690]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffffffdfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x20U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x40U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3691]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffffffbfU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x40U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x80U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                  ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3692]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffffff7fU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x80U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x100U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3693]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffffeffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x100U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x200U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3694]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffffdffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x200U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x400U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3695]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffffbffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x400U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x800U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                   ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3696]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffff7ffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x800U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x1000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3697]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffffefffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x1000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x2000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3698]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffffdfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x2000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x4000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3699]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffffbfffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x4000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x8000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                    ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3700]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffff7fffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x8000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x10000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3701]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffeffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x10000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x20000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3702]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffdffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x20000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x40000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3703]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfffbffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x40000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x80000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                     ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3704]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfff7ffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x80000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x100000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3705]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffefffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x100000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x200000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3706]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffdfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x200000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x400000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3707]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xffbfffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x400000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x800000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                      ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3708]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xff7fffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x800000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x1000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3709]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfeffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x1000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x2000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3710]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfdffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x2000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x4000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3711]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xfbffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x4000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x8000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                       ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3712]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xf7ffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x8000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x10000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3713]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xefffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x10000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x20000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3714]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xdfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x20000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((0x40000000U & (vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
                        ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]))) {
        ++(vlSymsp->__Vcoverage[3715]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0xbfffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x40000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if (((vlSelf->RAS_top__DOT__io_update_bits_meta[6U] 
          ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
         >> 0x1fU)) {
        ++(vlSymsp->__Vcoverage[3716]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U] 
            = ((0x7fffffffU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[6U]) 
               | (0x80000000U & vlSelf->RAS_top__DOT__io_update_bits_meta[6U]));
    }
    if ((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[7U] 
               ^ vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[7U]))) {
        ++(vlSymsp->__Vcoverage[3717]);
        vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[7U] 
            = ((0x7fffffeU & vlSelf->RAS_top__DOT____Vtogcov__io_update_bits_meta[7U]) 
               | (1U & vlSelf->RAS_top__DOT__io_update_bits_meta[7U]));
    }
}
