// Seed: 884190399
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    output wor   id_3
);
  wire id_5 = id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd57
) (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2
    , id_21,
    output wire id_3,
    output tri id_4,
    output uwire id_5,
    input wire id_6,
    output supply1 id_7,
    output wand id_8,
    input tri _id_9,
    input uwire id_10,
    output uwire id_11,
    output uwire id_12,
    input tri1 id_13
    , id_22,
    input supply1 id_14,
    input tri1 id_15,
    output uwire id_16,
    input tri1 id_17
    , id_23,
    input supply0 id_18,
    output wire id_19
);
  wire id_24 = id_18;
  wire \id_25 ;
  ;
  logic id_26;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_11,
      id_7
  );
  assign id_12 = 1;
  assign id_11 = -1;
  assign id_26 = -1'd0 ^ -1'h0;
  logic [id_9 : (  1  )] id_27 = 1 <= -1;
  parameter id_28 = (1'b0 - 1);
  always assign id_11 = 1;
  assign id_23 = (1);
endmodule
