#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Jan 03 09:42:31 2017
# Process ID: 23812
# Current directory: D:/Users/Shana/Desktop/vivado/test/test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Users/Shana/Desktop/vivado/test/test.runs/synth_1/top.vds
# Journal file: D:/Users/Shana/Desktop/vivado/test/test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k160tfbg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 296.719 ; gain = 86.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/display.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/clkdiv.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'clkdiv' does not match port width (32) of module 'clkdiv' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/display.v:47]
INFO: [Synth 8-638] synthesizing module 'vgaSync' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/vgaSync.v:21]
	Parameter HActive bound to: 10'b1010000000 
	Parameter HFront bound to: 10'b0000010000 
	Parameter HPulse bound to: 10'b0001100000 
	Parameter HBack bound to: 10'b0000110000 
	Parameter HWhole bound to: 10'b1100100000 
	Parameter VActive bound to: 10'b0111100000 
	Parameter VFront bound to: 10'b0000001010 
	Parameter VPulse bound to: 10'b0000000010 
	Parameter VBack bound to: 10'b0000100001 
	Parameter VWhole bound to: 10'b1000001101 
INFO: [Synth 8-256] done synthesizing module 'vgaSync' (2#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/vgaSync.v:21]
INFO: [Synth 8-638] synthesizing module 'addMap' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/addMap.v:23]
	Parameter Height bound to: 480 - type: integer 
	Parameter Weight bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addMap' (3#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/addMap.v:23]
INFO: [Synth 8-638] synthesizing module 'mouseDisp' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/mouseDisp.v:45]
	Parameter white bound to: 12'b111111111111 
	Parameter black bound to: 12'b000000000000 
WARNING: [Synth 8-3848] Net pix in module/entity mouseDisp does not have driver. [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/mouseDisp.v:58]
INFO: [Synth 8-256] done synthesizing module 'mouseDisp' (4#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/mouseDisp.v:45]
INFO: [Synth 8-638] synthesizing module 'nestDisp' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/nestDisp.v:23]
INFO: [Synth 8-256] done synthesizing module 'nestDisp' (5#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/nestDisp.v:23]
INFO: [Synth 8-256] done synthesizing module 'display' (6#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/display.v:23]
INFO: [Synth 8-638] synthesizing module 'mode' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/mode.v:23]
INFO: [Synth 8-256] done synthesizing module 'mode' (7#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/mode.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'cellradius' does not match port width (5) of module 'mode' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:56]
INFO: [Synth 8-638] synthesizing module 'nest' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/nest.v:23]
INFO: [Synth 8-256] done synthesizing module 'nest' (8#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/nest.v:23]
INFO: [Synth 8-638] synthesizing module 'initialNest' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/initialNest.v:23]
INFO: [Synth 8-638] synthesizing module 'aroundCell' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/aroundCell.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/aroundCell.v:34]
INFO: [Synth 8-256] done synthesizing module 'aroundCell' (9#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/aroundCell.v:23]
INFO: [Synth 8-638] synthesizing module 'random' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/random.v:23]
INFO: [Synth 8-256] done synthesizing module 'random' (10#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/random.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/initialNest.v:80]
INFO: [Synth 8-256] done synthesizing module 'initialNest' (11#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/initialNest.v:23]
INFO: [Synth 8-638] synthesizing module 'chnest' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:86]
INFO: [Synth 8-638] synthesizing module 'tocell' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/tocell.v:23]
	Parameter width bound to: 10'b1010000000 
	Parameter height bound to: 10'b0111100000 
INFO: [Synth 8-256] done synthesizing module 'tocell' (12#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/tocell.v:23]
WARNING: [Synth 8-350] instance 'readcell' of module 'tocell' requires 10 connections, but only 9 given [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:151]
WARNING: [Synth 8-350] instance 'mousecell' of module 'tocell' requires 10 connections, but only 7 given [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:161]
WARNING: [Synth 8-3848] Net acount in module/entity chnest does not have driver. [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:71]
INFO: [Synth 8-256] done synthesizing module 'chnest' (13#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'cellradius' does not match port width (5) of module 'chnest' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:109]
WARNING: [Synth 8-689] width (10) of port connection 'mouseX' does not match port width (12) of module 'chnest' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:110]
WARNING: [Synth 8-689] width (10) of port connection 'mouseY' does not match port width (12) of module 'chnest' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:111]
WARNING: [Synth 8-689] width (10) of port connection 'readX' does not match port width (12) of module 'chnest' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:115]
WARNING: [Synth 8-689] width (10) of port connection 'readY' does not match port width (12) of module 'chnest' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:116]
WARNING: [Synth 8-3848] Net xpos in module/entity top does not have driver. [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:28]
WARNING: [Synth 8-3848] Net ypos in module/entity top does not have driver. [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:28]
WARNING: [Synth 8-3848] Net btn in module/entity top does not have driver. [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:29]
WARNING: [Synth 8-3848] Net done in module/entity top does not have driver. [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:30]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design tocell has unconnected port clk
WARNING: [Synth 8-3331] design chnest has unconnected port mouseDone
WARNING: [Synth 8-3331] design nestDisp has unconnected port clk
WARNING: [Synth 8-3331] design nestDisp has unconnected port rst_n
WARNING: [Synth 8-3331] design nestDisp has unconnected port dx[5]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dx[4]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dx[3]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dx[2]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dx[1]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dx[0]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dy[5]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dy[4]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dy[3]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dy[2]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dy[1]
WARNING: [Synth 8-3331] design nestDisp has unconnected port dy[0]
WARNING: [Synth 8-3331] design mouseDisp has unconnected port clk
WARNING: [Synth 8-3331] design mouseDisp has unconnected port rst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 334.266 ; gain = 124.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin readaround:index[2] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:170]
WARNING: [Synth 8-3295] tying undriven pin readaround:index[1] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:170]
WARNING: [Synth 8-3295] tying undriven pin readaround:index[0] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:170]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[9] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[8] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[7] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[6] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[5] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[4] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[3] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[2] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[1] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseX[0] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[9] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[8] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[7] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[6] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[5] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[4] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[3] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[2] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[1] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin display:mouseY[0] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[9] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[8] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[7] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[6] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[5] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[4] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[3] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[2] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[1] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseX[0] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[9] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[8] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[7] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[6] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[5] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[4] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[3] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[2] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[1] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:mouseY[0] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:btn[2] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:btn[1] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin chnest:btn[0] to constant 0 [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/top.v:104]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 334.266 ; gain = 124.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/Shana/Desktop/vivado/test/test.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [D:/Users/Shana/Desktop/vivado/test/test.srcs/constrs_1/new/xdc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 652.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 652.184 ; gain = 442.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 652.184 ; gain = 442.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 652.184 ; gain = 442.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "HSync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "YCnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VSync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "length" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cellradius" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "total" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/new/aroundCell.v:34]
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wen" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ret" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:86]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/chnest.v:86]
INFO: [Synth 8-5546] ROM "nestcell" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'cellx_reg' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/tocell.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'celly_reg' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/tocell.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'dx_reg' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/tocell.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'dy_reg' [D:/Users/Shana/Desktop/vivado/test/test.srcs/sources_1/imports/new/tocell.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 652.184 ; gain = 442.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	  10 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   7 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vgaSync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module mouseDisp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
Module nestDisp 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module mode 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module nest 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module aroundCell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module random 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module initialNest 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 11    
Module tocell 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module chnest 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 000002D4F1E9F3F0
DSP Report: Generating DSP cellx6, operation Mode is: A*B.
DSP Report: operator cellx6 is absorbed into DSP cellx6.
DSP Report: Generating DSP cellx4, operation Mode is: PCIN+A*B.
DSP Report: operator cellx4 is absorbed into DSP cellx4.
DSP Report: operator cellx6 is absorbed into DSP cellx4.
DSP Report: Generating DSP cellx4, operation Mode is: PCIN-A*B.
DSP Report: operator cellx4 is absorbed into DSP cellx4.
DSP Report: operator cellx5 is absorbed into DSP cellx4.
DSP Report: Generating DSP cellx6, operation Mode is: A*B.
DSP Report: operator cellx6 is absorbed into DSP cellx6.
DSP Report: Generating DSP cellx3, operation Mode is: PCIN+A*B.
DSP Report: operator cellx3 is absorbed into DSP cellx3.
DSP Report: operator cellx6 is absorbed into DSP cellx3.
DSP Report: Generating DSP cellx3, operation Mode is: PCIN+A:B.
DSP Report: operator cellx3 is absorbed into DSP cellx3.
DSP Report: Generating DSP cellx3, operation Mode is: PCIN-A*B.
DSP Report: operator cellx3 is absorbed into DSP cellx3.
DSP Report: operator cellx5 is absorbed into DSP cellx3.
DSP Report: Generating DSP cellx2, operation Mode is: C+A*B.
DSP Report: operator cellx2 is absorbed into DSP cellx2.
DSP Report: operator cellx6 is absorbed into DSP cellx2.
DSP Report: Generating DSP cellx2, operation Mode is: PCIN+A*B.
DSP Report: operator cellx2 is absorbed into DSP cellx2.
DSP Report: operator cellx5 is absorbed into DSP cellx2.
DSP Report: Generating DSP cellx2, operation Mode is: PCIN-A*B.
DSP Report: operator cellx2 is absorbed into DSP cellx2.
DSP Report: operator cellx4 is absorbed into DSP cellx2.
DSP Report: Generating DSP cellx6, operation Mode is: A*B.
DSP Report: operator cellx6 is absorbed into DSP cellx6.
DSP Report: Generating DSP cellx4, operation Mode is: PCIN+A*B.
DSP Report: operator cellx4 is absorbed into DSP cellx4.
DSP Report: operator cellx6 is absorbed into DSP cellx4.
DSP Report: Generating DSP cellx4, operation Mode is: PCIN-A*B.
DSP Report: operator cellx4 is absorbed into DSP cellx4.
DSP Report: operator cellx5 is absorbed into DSP cellx4.
DSP Report: Generating DSP cellx6, operation Mode is: A*B.
DSP Report: operator cellx6 is absorbed into DSP cellx6.
DSP Report: Generating DSP cellx3, operation Mode is: PCIN+A*B.
DSP Report: operator cellx3 is absorbed into DSP cellx3.
DSP Report: operator cellx6 is absorbed into DSP cellx3.
DSP Report: Generating DSP cellx3, operation Mode is: PCIN+A:B.
DSP Report: operator cellx3 is absorbed into DSP cellx3.
DSP Report: Generating DSP cellx3, operation Mode is: PCIN-A*B.
DSP Report: operator cellx3 is absorbed into DSP cellx3.
DSP Report: operator cellx5 is absorbed into DSP cellx3.
DSP Report: Generating DSP cellx2, operation Mode is: C+A*B.
DSP Report: operator cellx2 is absorbed into DSP cellx2.
DSP Report: operator cellx6 is absorbed into DSP cellx2.
DSP Report: Generating DSP cellx2, operation Mode is: PCIN+A*B.
DSP Report: operator cellx2 is absorbed into DSP cellx2.
DSP Report: operator cellx5 is absorbed into DSP cellx2.
DSP Report: Generating DSP cellx2, operation Mode is: PCIN-A*B.
DSP Report: operator cellx2 is absorbed into DSP cellx2.
DSP Report: operator cellx4 is absorbed into DSP cellx2.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display/vgaSync/YCnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design tocell has unconnected port clk
WARNING: [Synth 8-3331] design chnest has unconnected port mouseDone
INFO: [Synth 8-3886] merging instance 'chnest/rbtn_reg[0]' (FDC) to 'chnest/mbtn_reg[0]'
INFO: [Synth 8-3886] merging instance 'chnest/mbtn_reg[1]' (FDC) to 'chnest/rbtn_reg[1]'
INFO: [Synth 8-3886] merging instance 'chnest/mbtn_reg[0]' (FDC) to 'chnest/lbtn_reg[0]'
INFO: [Synth 8-3886] merging instance 'chnest/lbtn_reg[1]' (FDC) to 'chnest/rbtn_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chnest/\lbtn_reg[0] )
INFO: [Synth 8-3886] merging instance 'chnest/return_reg[1]' (FDCE) to 'chnest/return_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chnest/\return_reg[4] )
WARNING: [Synth 8-3332] Sequential element (readcell/cellx_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/cellx_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/cellx_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/cellx_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/celly_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/celly_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/celly_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/celly_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dx_reg[5]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dx_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dx_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dx_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dx_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dx_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dy_reg[5]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dy_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dy_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dy_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dy_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readcell/dy_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/cellx_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/cellx_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/cellx_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/cellx_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/celly_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/celly_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/celly_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/celly_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dx_reg[5]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dx_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dx_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dx_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dx_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dx_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dy_reg[5]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dy_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dy_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dy_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dy_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (mousecell/dy_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/addr_reg[7]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/addr_reg[6]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/addr_reg[5]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/addr_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/addr_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/addr_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/addr_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/addr_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (readaround/valid_reg) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (i_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (i_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (i_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (i_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (clicked_reg) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (return_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (return_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (return_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (return_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (wen_reg) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (addr_reg[7]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (addr_reg[6]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (addr_reg[5]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (addr_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (addr_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (addr_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (addr_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (nestcell_reg[4]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (nestcell_reg[3]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (rbtn_reg[1]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (lbtn_reg[0]) is unused and will be removed from module chnest.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (display/clkdiv/clkdiv_reg[24]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 652.184 ; gain = 442.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nest        | data_reg   | 256 x 6(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tocell      | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN+A*B    | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN-A*B    | 14     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN+A*B    | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN+A:B    | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN-A*B    | 14     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | C+A*B       | 12     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|tocell      | PCIN+A*B    | 12     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN-A*B    | 14     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN+A*B    | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN-A*B    | 14     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN+A*B    | 12     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN+A:B    | 7      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN-A*B    | 14     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | C+A*B       | 12     | 12     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|tocell      | PCIN+A*B    | 12     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tocell      | PCIN-A*B    | 14     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 668.910 ; gain = 458.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 668.945 ; gain = 458.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance nest/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 695.199 ; gain = 485.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 695.199 ; gain = 485.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 695.199 ; gain = 485.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 695.199 ; gain = 485.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 695.199 ; gain = 485.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 695.199 ; gain = 485.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 695.199 ; gain = 485.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    92|
|3     |DSP48E1   |     8|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    47|
|7     |LUT2      |   235|
|8     |LUT3      |    61|
|9     |LUT4      |    60|
|10    |LUT5      |    58|
|11    |LUT6      |    87|
|12    |RAMB18E1  |     1|
|13    |XORCY     |    27|
|14    |FDCE      |    75|
|15    |FDPE      |     2|
|16    |FDRE      |     9|
|17    |IBUF      |     2|
|18    |OBUF      |    12|
+------+----------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |   779|
|2     |  chnest       |chnest      |   303|
|3     |    readcell   |tocell      |   299|
|4     |  display      |display     |   226|
|5     |    clkdiv     |clkdiv      |     5|
|6     |    mouseDisp  |mouseDisp   |     6|
|7     |    vgaSync    |vgaSync     |   215|
|8     |  initialNest  |initialNest |   218|
|9     |    aroundCell |aroundCell  |   117|
|10    |    random     |random      |    25|
|11    |  nest         |nest        |     5|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 695.199 ; gain = 485.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 695.199 ; gain = 155.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 695.199 ; gain = 485.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 695.199 ; gain = 481.207
INFO: [Common 17-1381] The checkpoint 'D:/Users/Shana/Desktop/vivado/test/test.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 695.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 03 09:43:17 2017...
