{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476582323659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476582323666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 02:45:23 2016 " "Processing started: Sun Oct 16 02:45:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476582323666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582323666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FISC -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582323667 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582324449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-RTL " "Found design unit 1: Flags-RTL" {  } { { "../../../../../rtl/flags.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/flags.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352546 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "../../../../../rtl/flags.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage5_writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage5_writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage5_Writeback-RTL " "Found design unit 1: Stage5_Writeback-RTL" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage5_writeback.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage5_Writeback " "Found entity 1: Stage5_Writeback" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage5_writeback.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage4_memory_access.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage4_memory_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-RTL " "Found design unit 1: Data_Memory-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352553 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage4_Memory_Access-RTL " "Found design unit 2: Stage4_Memory_Access-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352553 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage4_Memory_Access " "Found entity 2: Stage4_Memory_Access" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage3_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage3_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage3_Execute-RTL " "Found design unit 1: Stage3_Execute-RTL" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage3_Execute " "Found entity 1: Stage3_Execute" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352560 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RTL " "Found design unit 1: RegFile-RTL" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352563 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-RTL " "Found design unit 1: Instruction_Memory-RTL" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352567 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/top_synth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/top_synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_synth-RTL " "Found design unit 1: top_synth-RTL" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352570 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_synth " "Found entity 1: top_synth" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage2_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage2_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_Decode-RTL " "Found design unit 1: Stage2_Decode-RTL" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352573 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_Decode " "Found entity 1: Stage2_Decode" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage1_fetch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage1_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-RTL " "Found design unit 1: Program_Counter-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352577 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage1_Fetch-RTL " "Found design unit 2: Stage1_Fetch-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352577 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage1_Fetch " "Found entity 2: Stage1_Fetch" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/microcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/microcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcode-RTL " "Found design unit 1: Microcode-RTL" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcode " "Found entity 1: Microcode" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/fisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/fisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC-RTL " "Found design unit 1: FISC-RTL" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352585 ""} { "Info" "ISGN_ENTITY_NAME" "1 FISC " "Found entity 1: FISC" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/defines.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/defines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC_DEFINES " "Found design unit 1: FISC_DEFINES" {  } { { "../../../../../rtl/defines.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/defines.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582352589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synth " "Elaborating entity \"top_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476582352721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FISC FISC:FISC_CORE " "Elaborating entity \"FISC\" for hierarchy \"FISC:FISC_CORE\"" {  } { { "../../../../../rtl/top_synth.vhd" "FISC_CORE" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage1_Fetch FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1 " "Elaborating entity \"Stage1_Fetch\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage1_Fetch1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1 " "Elaborating entity \"Program_Counter\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\"" {  } { { "../../../../../rtl/stage1_fetch.vhd" "Program_Counter1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Instruction_Memory:Instruction_Memory1 " "Elaborating entity \"Instruction_Memory\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Instruction_Memory:Instruction_Memory1\"" {  } { { "../../../../../rtl/stage1_fetch.vhd" "Instruction_Memory1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352739 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "imem instruction_memory.vhd(40) " "VHDL Signal Declaration warning at instruction_memory.vhd(40): used explicit default value for signal \"imem\" because signal was never assigned a value" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476582352746 "|top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Instruction_Memory:Instruction_Memory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_Decode FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1 " "Elaborating entity \"Stage2_Decode\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage2_Decode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_zero_flag stage2_decode.vhd(52) " "Verilog HDL or VHDL warning at stage2_decode.vhd(52): object \"reg1_zero_flag\" assigned a value but never read" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476582352795 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[0\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[0\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352795 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[1\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[1\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352795 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[2\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[2\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352795 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[3\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[3\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352795 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[4\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[4\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352795 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[5\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[5\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352795 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[6\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[6\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352795 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[7\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[7\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[8\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[8\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[9\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[9\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[10\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[10\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[11\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[11\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[12\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[12\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[13\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[13\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[14\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[14\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[15\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[15\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[16\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[16\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[17\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[17\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352796 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[18\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[18\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[19\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[19\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[20\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[20\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[21\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[21\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[22\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[22\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[23\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[23\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[24\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[24\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[25\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[25\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[26\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[26\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[27\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[27\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[28\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[28\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[29\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[29\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352797 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[30\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[30\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[31\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[31\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[32\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[32\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[33\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[33\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[34\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[34\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[35\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[35\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[36\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[36\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[37\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[37\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[38\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[38\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[39\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[39\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[40\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[40\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352798 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[41\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[41\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[42\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[42\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[43\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[43\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[44\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[44\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[45\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[45\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[46\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[46\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[47\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[47\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[48\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[48\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[49\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[49\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[50\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[50\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[51\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[51\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352799 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[52\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[52\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[53\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[53\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[54\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[54\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[55\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[55\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[56\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[56\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[57\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[57\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[58\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[58\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[59\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[59\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[60\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[60\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[61\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[61\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[62\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[62\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352800 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[63\] stage2_decode.vhd(101) " "Inferred latch for \"sign_ext_reg\[63\]\" at stage2_decode.vhd(101)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352801 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_src stage2_decode.vhd(76) " "Inferred latch for \"pc_src\" at stage2_decode.vhd(76)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352801 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcode FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1 " "Elaborating entity \"Microcode\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "Microcode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eos microcode.vhd(158) " "Verilog HDL or VHDL warning at microcode.vhd(158): object \"eos\" assigned a value but never read" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476582352805 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1 " "Elaborating entity \"RegFile\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "RegFile1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage3_Execute FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1 " "Elaborating entity \"Stage3_Execute\" for hierarchy \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage3_Execute1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\"" {  } { { "../../../../../rtl/stage3_execute.vhd" "ALU1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352914 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func alu.vhd(68) " "VHDL Process Statement warning at alu.vhd(68): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476582352922 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opB_ext alu.vhd(69) " "VHDL Process Statement warning at alu.vhd(69): signal \"opB_ext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476582352922 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func alu.vhd(73) " "VHDL Process Statement warning at alu.vhd(73): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opB_ext alu.vhd(74) " "VHDL Process Statement warning at alu.vhd(74): signal \"opB_ext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func alu.vhd(79) " "VHDL Process Statement warning at alu.vhd(79): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opB_ext alu.vhd(80) " "VHDL Process Statement warning at alu.vhd(80): signal \"opB_ext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opB_exponent alu.vhd(63) " "VHDL Process Statement warning at alu.vhd(63): inferring latch(es) for signal or variable \"opB_exponent\", which holds its previous value in one or more paths through the process" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[0\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[0\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[1\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[1\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[2\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[2\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[3\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[3\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352923 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[4\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[4\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[5\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[5\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[6\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[6\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[7\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[7\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[8\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[8\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[9\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[9\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[10\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[10\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[11\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[11\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[12\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[12\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[13\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[13\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[14\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[14\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[15\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[15\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352924 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[16\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[16\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[17\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[17\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[18\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[18\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[19\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[19\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[20\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[20\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[21\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[21\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[22\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[22\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[23\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[23\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[24\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[24\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[25\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[25\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[26\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[26\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[27\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[27\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[28\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[28\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352925 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[29\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[29\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[30\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[30\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opB_exponent\[31\] alu.vhd(63) " "Inferred latch for \"opB_exponent\[31\]\" at alu.vhd(63)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[0\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[0\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[1\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[1\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[2\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[2\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[3\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[3\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[4\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[4\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[5\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[5\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352926 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[6\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[6\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[7\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[7\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[8\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[8\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[9\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[9\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[10\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[10\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[11\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[11\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[12\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[12\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[13\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[13\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[14\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[14\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[15\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[15\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[16\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[16\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[17\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[17\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[18\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[18\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352927 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[19\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[19\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[20\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[20\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[21\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[21\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[22\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[22\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[23\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[23\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[24\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[24\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[25\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[25\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[26\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[26\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[27\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[27\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[28\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[28\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[29\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[29\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[30\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[30\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352928 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[31\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[31\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[32\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[32\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[33\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[33\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[34\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[34\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[35\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[35\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[36\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[36\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[37\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[37\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[38\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[38\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[39\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[39\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[40\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[40\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[41\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[41\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[42\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[42\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352929 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[43\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[43\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[44\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[44\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[45\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[45\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[46\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[46\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[47\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[47\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[48\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[48\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[49\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[49\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[50\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[50\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[51\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[51\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[52\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[52\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[53\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[53\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352930 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[54\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[54\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[55\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[55\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[56\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[56\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[57\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[57\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[58\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[58\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[59\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[59\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[60\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[60\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[61\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[61\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[62\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[62\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[63\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[63\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[64\] alu.vhd(42) " "Inferred latch for \"result_reg_ext\[64\]\" at alu.vhd(42)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582352931 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage4_Memory_Access FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1 " "Elaborating entity \"Stage4_Memory_Access\" for hierarchy \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage4_Memory_Access1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1 " "Elaborating entity \"Data_Memory\" for hierarchy \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\"" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "Data_Memory1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582352939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage5_Writeback FISC:FISC_CORE\|Stage5_Writeback:Stage5_Writeback1 " "Elaborating entity \"Stage5_Writeback\" for hierarchy \"FISC:FISC_CORE\|Stage5_Writeback:Stage5_Writeback1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage5_Writeback1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582353083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags FISC:FISC_CORE\|Flags:Flags1 " "Elaborating entity \"Flags\" for hierarchy \"FISC:FISC_CORE\|Flags:Flags1\"" {  } { { "../../../../../rtl/fisc.vhd" "Flags1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582353087 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[0\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[1\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[2\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[3\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[4\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[5\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[6\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[7\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[8\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[9\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[10\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[11\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[12\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[13\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[14\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[15\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[16\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[17\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[18\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[19\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[20\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[21\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[22\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[23\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[24\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[25\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[26\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[27\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[28\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[29\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[30\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[31\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[32\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[32\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[33\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[33\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[34\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[34\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[35\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[35\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[36\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[36\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[37\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[37\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[38\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[38\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[39\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[39\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[40\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[40\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[41\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[41\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[42\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[42\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[43\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[43\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[44\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[44\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[45\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[45\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[46\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[46\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[47\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[47\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[48\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[48\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[49\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[49\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[50\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[50\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[51\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[51\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[52\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[52\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[53\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[53\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[54\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[54\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[55\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[55\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[56\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[56\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[57\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[57\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[58\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[58\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[59\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[59\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[60\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[60\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[61\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[61\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[62\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[62\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[63\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[63\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1476582358435 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1476582358435 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|code " "RAM logic \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|code\" is uninferred due to asynchronous read logic" {  } { { "../../../../../rtl/microcode.vhd" "code" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 44 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1476582375002 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|seg_start " "RAM logic \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|seg_start\" is uninferred due to inappropriate RAM size" {  } { { "../../../../../rtl/microcode.vhd" "seg_start" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 98 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1476582375002 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1476582375002 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "47 128 0 1 1 " "47 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "81 127 " "Addresses ranging from 81 to 127 are not initialized" {  } { { "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1476582375010 ""}  } { { "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1476582375010 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1476582375023 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "47 128 0 1 1 " "47 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "81 127 " "Addresses ranging from 81 to 127 are not initialized" {  } { { "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1476582375030 ""}  } { { "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1476582375030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[0\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[0\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[64\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[64\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[63\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[63\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[1\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[1\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[2\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[2\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[3\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[3\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[62\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[62\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[61\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[61\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[60\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[60\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[59\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[59\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[58\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[58\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[57\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[57\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[56\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[56\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[55\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[55\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[54\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[54\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[53\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[53\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[52\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[52\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[51\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[51\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[50\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[50\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[49\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[49\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[48\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[48\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[47\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[47\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[46\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[46\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[45\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[45\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[44\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[44\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[43\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[43\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[42\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[42\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[41\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[41\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[40\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[40\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[39\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[39\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[38\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[38\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[37\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[37\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[36\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[36\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[35\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[35\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[34\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[34\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[33\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[33\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[32\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[32\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[31\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[31\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[30\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[30\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[29\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[29\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[28\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[28\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[27\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[27\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[26\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[26\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[25\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[25\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[24\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[24\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[23\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[23\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[22\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[22\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[21\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[21\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[20\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[20\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[19\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[19\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[18\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[18\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[17\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[17\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[16\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[16\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[15\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[15\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[14\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[14\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[13\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[13\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[12\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[12\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[11\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[11\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[10\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[10\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[9\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[9\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[8\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[8\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[7\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[7\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[6\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[6\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[5\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[5\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[4\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[4\]\" is permanently enabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582376816 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Div0\"" {  } { { "../../../../../rtl/alu.vhd" "Div0" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582377399 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1476582377399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div0\"" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582377485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div0 " "Instantiated megafunction \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582377486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582377486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582377486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582377486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582377486 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476582377486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582377569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582377569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582377591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582377591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582377742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582377742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582377866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582377866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582377955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582377955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476582377975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582377975 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1476582379154 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1476582379154 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[19\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[19\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[20\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[20\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[21\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[21\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[22\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[22\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[23\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[23\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[24\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[24\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[18\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[18\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[16\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[16\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[17\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[17\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[5\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[5\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[4\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[4\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[3\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[3\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[8\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[8\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[0\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[0\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[9\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[9\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[7\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[7\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[6\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[6\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[1\] FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[2\] " "Duplicate LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[1\]\" merged with LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[2\]\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1476582379172 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1476582379172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[31\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379232 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[6\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379232 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[5\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379232 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[4\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379233 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[3\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379233 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[2\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379233 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[1\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379233 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[0\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379234 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[8\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379234 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[9\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379235 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[10\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379235 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[11\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379235 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[12\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379236 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[13\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379236 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[14\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379236 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[15\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379236 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[16\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379237 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[17\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379237 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[18\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379237 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[19\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379237 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[20\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379238 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[21\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379238 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[22\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379238 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[23\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379238 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[24\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379238 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[25\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379239 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[26\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379239 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[27\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379239 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[28\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379239 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[29\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379240 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[30\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379240 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[7\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379240 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[3\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[3\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379241 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379241 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[15\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379241 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[14\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379241 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[13\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379241 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[12\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379242 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[11\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379242 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379242 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[2\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\|latched_addr\[2\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1476582379242 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1476582379242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[11\] " "LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[11\]\" is permanently enabled" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\]\" is permanently enabled" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[2\] " "LATCH primitive \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[2\]\" is permanently enabled" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 101 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[31\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[31\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[6\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[6\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[5\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[5\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[4\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[4\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[3\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[3\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[2\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[2\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[1\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[1\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[0\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[0\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[8\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[8\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[9\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[9\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[10\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[10\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[11\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[11\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[12\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[12\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[13\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[13\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[14\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[14\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[15\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[15\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[16\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[16\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[17\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[17\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[18\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[18\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[19\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[19\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[20\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[20\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[21\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[21\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[22\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[22\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[23\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[23\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[24\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[24\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[25\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[25\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[26\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[26\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[27\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[27\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[28\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[28\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[29\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[29\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[30\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[30\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[7\] " "LATCH primitive \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|opB_exponent\[7\]\" is permanently disabled" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1476582379840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476582380095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "185 " "185 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476582381188 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[62\]~28 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[62\]~28\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[62\]~28" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[61\]~29 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[61\]~29\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[61\]~29" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[60\]~30 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[60\]~30\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[60\]~30" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[59\]~31 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[59\]~31\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[59\]~31" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[58\]~32 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[58\]~32\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[58\]~32" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[57\]~33 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[57\]~33\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[57\]~33" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[56\]~34 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[56\]~34\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[56\]~34" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[55\]~35 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[55\]~35\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[55\]~35" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[54\]~36 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[54\]~36\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[54\]~36" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[53\]~37 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[53\]~37\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[53\]~37" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[52\]~38 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[52\]~38\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[52\]~38" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[51\]~39 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[51\]~39\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[51\]~39" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[50\]~40 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[50\]~40\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[50\]~40" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[49\]~41 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[49\]~41\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[49\]~41" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[48\]~42 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[48\]~42\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[48\]~42" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[47\]~43 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[47\]~43\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[47\]~43" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[46\]~44 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[46\]~44\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[46\]~44" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[45\]~45 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[45\]~45\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[45\]~45" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[44\]~46 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[44\]~46\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[44\]~46" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[43\]~47 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[43\]~47\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[43\]~47" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[42\]~48 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[42\]~48\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[42\]~48" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[41\]~49 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[41\]~49\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[41\]~49" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[40\]~50 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[40\]~50\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[40\]~50" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[39\]~51 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[39\]~51\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[39\]~51" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[38\]~52 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[38\]~52\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[38\]~52" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[37\]~53 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[37\]~53\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[37\]~53" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[36\]~54 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[36\]~54\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[36\]~54" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[35\]~55 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[35\]~55\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[35\]~55" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[34\]~56 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[34\]~56\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[34\]~56" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[33\]~57 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[33\]~57\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[33\]~57" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[32\]~58 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[32\]~58\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[32\]~58" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[31\]~59 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[31\]~59\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[31\]~59" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[30\]~0 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[30\]~0\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[30\]~0" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[29\]~1 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[29\]~1\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[29\]~1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[28\]~2 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[28\]~2\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[28\]~2" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[27\]~3 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[27\]~3\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[27\]~3" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[26\]~4 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[26\]~4\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[26\]~4" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[25\]~5 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[25\]~5\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[25\]~5" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[24\]~6 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[24\]~6\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[24\]~6" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[23\]~7 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[23\]~7\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[23\]~7" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[22\]~8 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[22\]~8\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[22\]~8" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[21\]~9 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[21\]~9\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[21\]~9" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[20\]~10 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[20\]~10\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[20\]~10" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[19\]~11 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[19\]~11\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[19\]~11" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[18\]~12 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[18\]~12\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[18\]~12" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[17\]~13 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[17\]~13\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[17\]~13" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[16\]~14 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[16\]~14\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[16\]~14" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[15\]~15 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[15\]~15\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[15\]~15" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[14\]~16 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[14\]~16\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[14\]~16" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[13\]~17 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[13\]~17\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[13\]~17" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[12\]~18 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[12\]~18\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[12\]~18" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[11\]~19 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[11\]~19\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[11\]~19" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[10\]~20 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[10\]~20\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[10\]~20" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[9\]~21 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[9\]~21\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[9\]~21" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[8\]~22 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[8\]~22\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[8\]~22" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[7\]~23 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[7\]~23\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[7\]~23" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[6\]~24 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[6\]~24\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[6\]~24" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[5\]~25 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[5\]~25\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[5\]~25" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""} { "Info" "ISCL_SCL_CELL_NAME" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[4\]~26 " "Logic cell \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\|regfile\[0\]\[4\]~26\"" {  } { { "../../../../../rtl/registers.vhd" "regfile\[0\]\[4\]~26" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381226 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1476582381226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476582381717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476582381717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476582381941 "|top_synth|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476582381941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476582381941 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476582381941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476582381941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476582381941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 264 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 264 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476582382111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 02:46:22 2016 " "Processing ended: Sun Oct 16 02:46:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476582382111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476582382111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476582382111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476582382111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1476582384209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476582384217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 02:46:23 2016 " "Processing started: Sun Oct 16 02:46:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476582384217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1476582384217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FISC -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1476582384217 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1476582384401 ""}
{ "Info" "0" "" "Project  = FISC" {  } {  } 0 0 "Project  = FISC" 0 0 "Fitter" 0 0 1476582384402 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1476582384402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1476582384555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1476582384569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476582384721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476582384721 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1476582384969 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1476582384978 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476582385173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476582385173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476582385173 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1476582385173 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 762 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476582385181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 764 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476582385181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 766 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476582385181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 768 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476582385181 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1476582385181 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1476582385184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1476582386242 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1476582386243 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1476582386252 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1476582386252 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1476582386253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476582386314 ""}  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 757 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476582386314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1476582386697 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476582386698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476582386699 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476582386701 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476582386702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1476582386704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1476582386704 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1476582386705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1476582386705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1476582386706 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1476582386706 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCLK " "Node \"ADCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCSN " "Node \"ADCSN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCSN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDAT " "Node \"ADDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP1 " "Node \"BP1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_A " "Node \"DS_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_B " "Node \"DS_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_E " "Node \"DS_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_EN1 " "Node \"DS_EN1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_EN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_EN2 " "Node \"DS_EN2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_EN2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_EN3 " "Node \"DS_EN3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_EN3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_EN4 " "Node \"DS_EN4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_EN4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_F " "Node \"DS_F\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_F" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDI " "Node \"EPCS_ASDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA " "Node \"EPCS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCS " "Node \"EPCS_NCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EP_DCLK " "Node \"EP_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EP_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CLK " "Node \"FLASH_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CS " "Node \"FLASH_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DI " "Node \"FLASH_DI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DO " "Node \"FLASH_DO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TCK " "Node \"F_TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDI " "Node \"F_TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDO " "Node \"F_TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TMS " "Node \"F_TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H_SYNC " "Node \"H_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA " "Node \"IRDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY4 " "Node \"KEY4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A0 " "Node \"SDRAM_A0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A1 " "Node \"SDRAM_A1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A10 " "Node \"SDRAM_A10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A11 " "Node \"SDRAM_A11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A12 " "Node \"SDRAM_A12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A2 " "Node \"SDRAM_A2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A3 " "Node \"SDRAM_A3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A4 " "Node \"SDRAM_A4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A5 " "Node \"SDRAM_A5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A6 " "Node \"SDRAM_A6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A7 " "Node \"SDRAM_A7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A8 " "Node \"SDRAM_A8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A9 " "Node \"SDRAM_A9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA0 " "Node \"SDRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA1 " "Node \"SDRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_N " "Node \"SDRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_N " "Node \"SDRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ0 " "Node \"SDRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ1 " "Node \"SDRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ10 " "Node \"SDRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ11 " "Node \"SDRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ12 " "Node \"SDRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ13 " "Node \"SDRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ14 " "Node \"SDRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ15 " "Node \"SDRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ2 " "Node \"SDRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ3 " "Node \"SDRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ4 " "Node \"SDRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ5 " "Node \"SDRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ6 " "Node \"SDRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ7 " "Node \"SDRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ8 " "Node \"SDRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ9 " "Node \"SDRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMH " "Node \"SDRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_N " "Node \"SDRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_N " "Node \"SDRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD " "Node \"TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[0\] " "Node \"V_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[1\] " "Node \"V_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[2\] " "Node \"V_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[3\] " "Node \"V_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[4\] " "Node \"V_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[0\] " "Node \"V_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[1\] " "Node \"V_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[2\] " "Node \"V_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[3\] " "Node \"V_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[4\] " "Node \"V_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[5\] " "Node \"V_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[0\] " "Node \"V_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[1\] " "Node \"V_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[2\] " "Node \"V_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[3\] " "Node \"V_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[4\] " "Node \"V_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_SYNC " "Node \"V_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1476582386731 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1476582386731 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476582386739 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1476582386747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1476582387862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476582387966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1476582387991 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1476582389929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476582389930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1476582390369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1476582391451 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1476582391451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1476582392676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1476582392676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476582392681 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1476582392985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476582392995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476582393299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476582393300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476582393613 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476582394298 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1476582394927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/top.fit.smsg " "Generated suppressed messages file C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1476582395019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 95 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1094 " "Peak virtual memory: 1094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476582395750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 02:46:35 2016 " "Processing ended: Sun Oct 16 02:46:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476582395750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476582395750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476582395750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1476582395750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1476582397798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476582397806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 02:46:37 2016 " "Processing started: Sun Oct 16 02:46:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476582397806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1476582397806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FISC -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1476582397806 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1476582398958 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1476582398994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476582399247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 02:46:39 2016 " "Processing ended: Sun Oct 16 02:46:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476582399247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476582399247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476582399247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1476582399247 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1476582399987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1476582401384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476582401392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 02:46:40 2016 " "Processing started: Sun Oct 16 02:46:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476582401392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582401392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FISC -c top " "Command: quartus_sta FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582401393 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1476582401574 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582401826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582401977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582401977 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402342 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1476582402345 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402351 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1476582402353 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476582402377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1476582402499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.667 " "Worst-case setup slack is -10.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.667            -690.991 CLK  " "  -10.667            -690.991 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.843 " "Worst-case hold slack is 0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 CLK  " "    0.843               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.090 CLK  " "   -3.000            -107.090 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582402528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402528 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476582402608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582402655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403187 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1476582403203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.479 " "Worst-case setup slack is -9.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.479            -612.718 CLK  " "   -9.479            -612.718 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.786 " "Worst-case hold slack is 0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 CLK  " "    0.786               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -107.090 CLK  " "   -3.000            -107.090 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403234 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1476582403320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1476582403528 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.196 " "Worst-case setup slack is -4.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.196            -269.574 CLK  " "   -4.196            -269.574 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 CLK  " "    0.349               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -78.650 CLK  " "   -3.000             -78.650 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1476582403564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582403564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582404305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582404310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476582404408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 02:46:44 2016 " "Processing ended: Sun Oct 16 02:46:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476582404408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476582404408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476582404408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582404408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476582406186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476582406195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 02:46:45 2016 " "Processing started: Sun Oct 16 02:46:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476582406195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1476582406195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FISC -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1476582406195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476582407350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476582407454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476582407558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top.vo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476582407678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_v_slow.sdo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476582407763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_v_slow.sdo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476582407846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476582407927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476582408013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476582408092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 02:46:48 2016 " "Processing ended: Sun Oct 16 02:46:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476582408092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476582408092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476582408092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1476582408092 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 364 s " "Quartus Prime Full Compilation was successful. 0 errors, 364 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1476582408878 ""}
