Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 23 16:09:41 2016
| Host         : LAPTOP-50QHPPJG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -rpx Nexys4fpga_timing_summary_routed.rpx
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.160        0.000                      0                 1656        0.051        0.000                      0                 1656        3.750        0.000                       0                   626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.160        0.000                      0                 1656        0.051        0.000                      0                 1656        3.750        0.000                       0                   626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 3.442ns (41.015%)  route 4.950ns (58.985%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.427     8.915    APPCPU/lower_reg_banks/ADDRC1
    SLICE_X6Y75          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.068 f  APPCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.243    10.310    APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.357    10.667 f  APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.998    11.665    APPCPU/data_path_loop[4].small_spm.spm_flop_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.328    11.993 r  APPCPU/led[15]_i_3/O
                         net (fo=2, routed)           0.650    12.643    APPCPU/led[15]_i_3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.793 r  APPCPU/led[7]_i_1/O
                         net (fo=8, routed)           0.632    13.425    N4IF/write_strobe_flop_0[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.590    14.776    N4IF/JA_OBUF[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[1]/C
                         clock pessimism              0.252    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.407    14.585    N4IF/led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 3.442ns (41.015%)  route 4.950ns (58.985%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.427     8.915    APPCPU/lower_reg_banks/ADDRC1
    SLICE_X6Y75          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.068 f  APPCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.243    10.310    APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.357    10.667 f  APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.998    11.665    APPCPU/data_path_loop[4].small_spm.spm_flop_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.328    11.993 r  APPCPU/led[15]_i_3/O
                         net (fo=2, routed)           0.650    12.643    APPCPU/led[15]_i_3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.793 r  APPCPU/led[7]_i_1/O
                         net (fo=8, routed)           0.632    13.425    N4IF/write_strobe_flop_0[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.590    14.776    N4IF/JA_OBUF[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[2]/C
                         clock pessimism              0.252    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.407    14.585    N4IF/led_reg[2]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 3.442ns (41.015%)  route 4.950ns (58.985%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.427     8.915    APPCPU/lower_reg_banks/ADDRC1
    SLICE_X6Y75          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.068 f  APPCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.243    10.310    APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.357    10.667 f  APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.998    11.665    APPCPU/data_path_loop[4].small_spm.spm_flop_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.328    11.993 r  APPCPU/led[15]_i_3/O
                         net (fo=2, routed)           0.650    12.643    APPCPU/led[15]_i_3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.793 r  APPCPU/led[7]_i_1/O
                         net (fo=8, routed)           0.632    13.425    N4IF/write_strobe_flop_0[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.590    14.776    N4IF/JA_OBUF[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[3]/C
                         clock pessimism              0.252    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.407    14.585    N4IF/led_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/led_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 3.442ns (41.015%)  route 4.950ns (58.985%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.427     8.915    APPCPU/lower_reg_banks/ADDRC1
    SLICE_X6Y75          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.068 f  APPCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.243    10.310    APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.357    10.667 f  APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.998    11.665    APPCPU/data_path_loop[4].small_spm.spm_flop_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.328    11.993 r  APPCPU/led[15]_i_3/O
                         net (fo=2, routed)           0.650    12.643    APPCPU/led[15]_i_3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.793 r  APPCPU/led[7]_i_1/O
                         net (fo=8, routed)           0.632    13.425    N4IF/write_strobe_flop_0[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.590    14.776    N4IF/JA_OBUF[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[4]/C
                         clock pessimism              0.252    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.407    14.585    N4IF/led_reg[4]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/led_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 3.442ns (41.015%)  route 4.950ns (58.985%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.427     8.915    APPCPU/lower_reg_banks/ADDRC1
    SLICE_X6Y75          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.068 f  APPCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.243    10.310    APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.357    10.667 f  APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.998    11.665    APPCPU/data_path_loop[4].small_spm.spm_flop_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.328    11.993 r  APPCPU/led[15]_i_3/O
                         net (fo=2, routed)           0.650    12.643    APPCPU/led[15]_i_3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.793 r  APPCPU/led[7]_i_1/O
                         net (fo=8, routed)           0.632    13.425    N4IF/write_strobe_flop_0[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.590    14.776    N4IF/JA_OBUF[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[6]/C
                         clock pessimism              0.252    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.407    14.585    N4IF/led_reg[6]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/led_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 3.442ns (41.015%)  route 4.950ns (58.985%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.427     8.915    APPCPU/lower_reg_banks/ADDRC1
    SLICE_X6Y75          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.068 f  APPCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.243    10.310    APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.357    10.667 f  APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.998    11.665    APPCPU/data_path_loop[4].small_spm.spm_flop_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.328    11.993 r  APPCPU/led[15]_i_3/O
                         net (fo=2, routed)           0.650    12.643    APPCPU/led[15]_i_3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.793 r  APPCPU/led[7]_i_1/O
                         net (fo=8, routed)           0.632    13.425    N4IF/write_strobe_flop_0[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.590    14.776    N4IF/JA_OBUF[0]
    SLICE_X1Y76          FDRE                                         r  N4IF/led_reg[7]/C
                         clock pessimism              0.252    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.407    14.585    N4IF/led_reg[7]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 3.442ns (42.403%)  route 4.675ns (57.597%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.427     8.915    APPCPU/lower_reg_banks/ADDRC1
    SLICE_X6Y75          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.068 f  APPCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.243    10.310    APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.357    10.667 f  APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.998    11.665    APPCPU/data_path_loop[4].small_spm.spm_flop_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.328    11.993 r  APPCPU/led[15]_i_3/O
                         net (fo=2, routed)           0.650    12.643    APPCPU/led[15]_i_3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.793 r  APPCPU/led[7]_i_1/O
                         net (fo=8, routed)           0.358    13.150    N4IF/write_strobe_flop_0[0]
    SLICE_X2Y75          FDRE                                         r  N4IF/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.588    14.774    N4IF/JA_OBUF[0]
    SLICE_X2Y75          FDRE                                         r  N4IF/led_reg[0]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X2Y75          FDRE (Setup_fdre_C_CE)      -0.371    14.619    N4IF/led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/led_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 3.442ns (42.403%)  route 4.675ns (57.597%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.427     8.915    APPCPU/lower_reg_banks/ADDRC1
    SLICE_X6Y75          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.068 f  APPCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.243    10.310    APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.357    10.667 f  APPCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.998    11.665    APPCPU/data_path_loop[4].small_spm.spm_flop_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.328    11.993 r  APPCPU/led[15]_i_3/O
                         net (fo=2, routed)           0.650    12.643    APPCPU/led[15]_i_3_n_0
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    12.793 r  APPCPU/led[7]_i_1/O
                         net (fo=8, routed)           0.358    13.150    N4IF/write_strobe_flop_0[0]
    SLICE_X2Y75          FDRE                                         r  N4IF/led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.588    14.774    N4IF/JA_OBUF[0]
    SLICE_X2Y75          FDRE                                         r  N4IF/led_reg[5]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X2Y75          FDRE (Setup_fdre_C_CE)      -0.371    14.619    N4IF/led_reg[5]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 4.277ns (50.480%)  route 4.196ns (49.520%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          1.431     8.919    APPCPU/move_type_lut/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.043 f  APPCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           1.029    10.072    APPCPU/push_pop_lut/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.150    10.222 f  APPCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.705    10.926    APPCPU/pop_stack
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.355    11.281 r  APPCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.281    APPCPU/half_pointer_value_1
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.831 r  APPCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    11.840    APPCPU/stack_pointer_carry_3
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.111 r  APPCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           1.022    13.133    APPCPU/reset_lut/I2
    SLICE_X10Y72         LUT6 (Prop_lut6_I2_O)        0.373    13.506 r  APPCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.506    APPCPU/internal_reset_value
    SLICE_X10Y72         FDRE                                         r  APPCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.513    14.699    APPCPU/JA_OBUF[1]
    SLICE_X10Y72         FDRE                                         r  APPCPU/internal_reset_flop/C
                         clock pessimism              0.252    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.077    14.992    APPCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 4.301ns (50.619%)  route 4.196ns (49.381%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.675     5.033    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y15         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.487 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          1.431     8.919    APPCPU/move_type_lut/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.043 f  APPCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           1.029    10.072    APPCPU/push_pop_lut/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.150    10.222 f  APPCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.705    10.926    APPCPU/pop_stack
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.355    11.281 r  APPCPU/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.281    APPCPU/half_pointer_value_1
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.831 r  APPCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    11.840    APPCPU/stack_pointer_carry_3
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.111 f  APPCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           1.022    13.133    APPCPU/reset_lut/I2
    SLICE_X10Y72         LUT5 (Prop_lut5_I2_O)        0.397    13.530 r  APPCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.530    APPCPU/run_value
    SLICE_X10Y72         FDRE                                         r  APPCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         1.513    14.699    APPCPU/JA_OBUF[1]
    SLICE_X10Y72         FDRE                                         r  APPCPU/run_flop/C
                         clock pessimism              0.252    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.118    15.033    APPCPU/run_flop
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  1.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 APPCPU/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X11Y74         FDRE                                         r  APPCPU/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.070     1.607    APPCPU/stack_ram_high/DIA0
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.490     1.408    
    SLICE_X10Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.555    APPCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.570     1.403    ROJO/BOTSIMCPU/JA_OBUF[0]
    SLICE_X11Y66         FDRE                                         r  ROJO/BOTSIMCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.544 r  ROJO/BOTSIMCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.189     1.733    ROJO/BOTSIMPGM/address[6]
    RAMB18_X0Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.879     1.948    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X0Y26         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.469     1.479    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.662    ROJO/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X9Y74          FDRE                                         r  APPCPU/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.220     1.756    APPCPU/stack_ram_high/ADDRD3
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.469     1.429    
    SLICE_X10Y74         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.669    APPCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X9Y74          FDRE                                         r  APPCPU/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.220     1.756    APPCPU/stack_ram_high/ADDRD3
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.469     1.429    
    SLICE_X10Y74         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.669    APPCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X9Y74          FDRE                                         r  APPCPU/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.220     1.756    APPCPU/stack_ram_high/ADDRD3
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.469     1.429    
    SLICE_X10Y74         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.669    APPCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X9Y74          FDRE                                         r  APPCPU/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.220     1.756    APPCPU/stack_ram_high/ADDRD3
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.469     1.429    
    SLICE_X10Y74         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.669    APPCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X9Y74          FDRE                                         r  APPCPU/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.220     1.756    APPCPU/stack_ram_high/ADDRD3
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.469     1.429    
    SLICE_X10Y74         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.669    APPCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X9Y74          FDRE                                         r  APPCPU/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.220     1.756    APPCPU/stack_ram_high/ADDRD3
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMD32                                       r  APPCPU/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.469     1.429    
    SLICE_X10Y74         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.669    APPCPU/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X9Y74          FDRE                                         r  APPCPU/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.220     1.756    APPCPU/stack_ram_high/ADDRD3
    SLICE_X10Y74         RAMS32                                       r  APPCPU/stack_ram_high/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMS32                                       r  APPCPU/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.469     1.429    
    SLICE_X10Y74         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.669    APPCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 APPCPU/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.562     1.395    APPCPU/JA_OBUF[1]
    SLICE_X9Y74          FDRE                                         r  APPCPU/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.536 r  APPCPU/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.220     1.756    APPCPU/stack_ram_high/ADDRD3
    SLICE_X10Y74         RAMS32                                       r  APPCPU/stack_ram_high/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=626, routed)         0.830     1.899    APPCPU/stack_ram_high/WCLK
    SLICE_X10Y74         RAMS32                                       r  APPCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.469     1.429    
    SLICE_X10Y74         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.669    APPCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  JA_OBUF_BUFG[7]_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y76    APPCPU/active_interrupt_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y73    APPCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y75    APPCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y75    APPCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y75     APPCPU/data_path_loop[4].low_hwbuild.shift_rotate_flop/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73    APPCPU/stack_ram_low/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73    APPCPU/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73    APPCPU/stack_ram_low/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73    APPCPU/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73    APPCPU/stack_ram_low/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73    APPCPU/stack_ram_low/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73    APPCPU/stack_ram_low/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73    APPCPU/stack_ram_low/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y74    APPCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y74    APPCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y67     ROJO/BOTSIMCPU/upper_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y67     ROJO/BOTSIMCPU/upper_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y67     ROJO/BOTSIMCPU/upper_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y67     ROJO/BOTSIMCPU/upper_reg_banks/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y67     ROJO/BOTSIMCPU/upper_reg_banks/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y67     ROJO/BOTSIMCPU/upper_reg_banks/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67    ROJO/BOTSIMCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67    ROJO/BOTSIMCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y67    ROJO/BOTSIMCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y67     ROJO/BOTSIMCPU/upper_reg_banks/RAMD/CLK



