<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.03.08.12:04:02"
 outputDirectory="C:/intelFPGA_pro/18.1/PROJECTS/resonance_control_fpga_rev_pr1/FIFO/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX105YF672E5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <interface name="fifo_input" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="data" direction="input" role="datain" width="57" />
   <port name="wrreq" direction="input" role="wrreq" width="1" />
   <port name="rdreq" direction="input" role="rdreq" width="1" />
   <port name="wrclk" direction="input" role="wrclk" width="1" />
   <port name="rdclk" direction="input" role="rdclk" width="1" />
  </interface>
  <interface name="fifo_output" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="q" direction="output" role="dataout" width="57" />
   <port name="rdempty" direction="output" role="rdempty" width="1" />
   <port name="wrfull" direction="output" role="wrfull" width="1" />
  </interface>
 </perimeter>
 <entity kind="FIFO" version="1.0" name="FIFO">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX105YF672E5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\FIFO\synth\FIFO.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\FIFO\synth\FIFO.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/PROJECTS/resonance_control_fpga_rev_pr1/FIFO.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file path="C:/intelfpga_pro/18.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="FIFO">"Generating: FIFO"</message>
   <message level="Info" culprit="FIFO">"Generating: FIFO_fifo_181_73iislq"</message>
  </messages>
 </entity>
 <entity kind="fifo" version="18.1" name="FIFO_fifo_181_73iislq">
  <parameter name="GUI_Full" value="true" />
  <parameter name="GUI_RdUsedw_width" value="8" />
  <parameter name="GUI_AlmostFullThr" value="1" />
  <parameter name="GUI_AlmostEmpty" value="false" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="Auto" />
  <parameter name="GUI_Empty" value="true" />
  <parameter name="GUI_wsEmpty" value="false" />
  <parameter name="GUI_msb_usedw" value="false" />
  <parameter name="GUI_WrUsedw_width" value="8" />
  <parameter name="GUI_rsEmpty" value="true" />
  <parameter name="GUI_Optimize" value="0" />
  <parameter name="GUI_Depth" value="256" />
  <parameter name="GUI_LE_BasedFIFO" value="false" />
  <parameter name="GUI_UsedW" value="true" />
  <parameter name="GUI_wsUsedW" value="false" />
  <parameter name="GUI_LegacyRREQ" value="1" />
  <parameter name="GUI_Usedw_width" value="8" />
  <parameter name="GUI_Optimize_max" value="0" />
  <parameter name="GUI_CLOCKS_ARE_SYNCHRONIZED" value="0" />
  <parameter name="GUI_rsUsedW" value="false" />
  <parameter name="GUI_read_aclr_synch" value="false" />
  <parameter name="GUI_AlmostFull" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_OVERFLOW_CHECKING" value="false" />
  <parameter name="GUI_UNDERFLOW_CHECKING" value="false" />
  <parameter name="GUI_output_width" value="8" />
  <parameter name="GUI_delaypipe" value="4" />
  <parameter name="GUI_wsFull" value="true" />
  <parameter name="GUI_ENABLE_ECC" value="false" />
  <parameter name="GUI_Clock" value="4" />
  <parameter name="GUI_dc_aclr" value="false" />
  <parameter name="GUI_rsFull" value="false" />
  <parameter name="GUI_sc_sclr" value="false" />
  <parameter name="GUI_diff_widths" value="false" />
  <parameter name="GUI_MAX_DEPTH_BY_9" value="false" />
  <parameter name="GUI_AlmostEmptyThr" value="1" />
  <parameter name="GUI_TESTBENCH" value="false" />
  <parameter name="GUI_synStage" value="3" />
  <parameter name="GUI_write_aclr_synch" value="false" />
  <parameter name="GUI_sc_aclr" value="false" />
  <parameter name="GUI_DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT" value="true" />
  <parameter name="GUI_Width" value="57" />
  <generatedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\FIFO\fifo_181\synth\FIFO_fifo_181_73iislq.v"
       attributes="" />
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\FIFO\fifo_181\synth\FIFO_fifo_181_73iislq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\FIFO\fifo_181\synth\FIFO_fifo_181_73iislq.v"
       attributes="" />
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\FIFO\fifo_181\synth\FIFO_fifo_181_73iislq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/intelfpga_pro/18.1/ip/altera/megafunctions/fifo/fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="FIFO" as="fifo_0" />
  <messages>
   <message level="Info" culprit="FIFO">"Generating: FIFO_fifo_181_73iislq"</message>
  </messages>
 </entity>
</deploy>
