// Seed: 3233808952
module module_0;
  wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
  wire id_11;
  id_12(
      .id_0(id_11),
      .id_1(id_6),
      .id_2(id_10),
      .id_3(1'h0 & {id_4{-1}}),
      .min(-1 == 1),
      .id_4(id_1),
      .id_5(1),
      .id_6(1'd0),
      .id_7(1)
  );
  or primCall (id_1, id_2, id_3, id_4, id_6, id_7, id_9);
endmodule
