<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>rvpipeline_ledController_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">clk</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">142857143</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">rvpipeline_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ledController</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:16:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4d4ae059</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4d4ae059</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>rvpipeline_ledController_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:16:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4d4ae059</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ledController</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:16:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ada02dd6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>rvpipeline_ledController_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 13:16:30 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ada02dd6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 28 17:21:46 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4d4ae059</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>instr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>WriteData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DataAdr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f4b5/src/ledController.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/rvpipeline_ledController_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f4b5/src/ledController.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/rvpipeline_ledController_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rvpipeline_ledController_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvpipeline_ledController_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvpipeline_ledController_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvpipeline_ledController_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>rvpipeline_ledController_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ledController_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rvpipeline_ledController_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ledController_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24eb569c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d53edd9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcf394e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae4f933_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58be8486_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ec983b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4960c1b3_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee1bfd6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c34065_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db7ed5d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5e3da7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148f6d8d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412b5d5a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f4af68_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1164d2b7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c381172_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ccdfed7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693c8ac6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429dede5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f772308_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a5040f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8d2968_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2e9ab5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dcdf76_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97339fc_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8f9eac_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcd1df4_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f04dbb_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5093490e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eaeecbb_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af79f4a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a57380a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cffcb45_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71694bb5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d0af2c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d027eea_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29979cc_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac395dd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6433065_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16df68d8_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e53e58f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17005bb_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31423490_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1515ef20_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cec23f7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d506f11_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110470a9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6f6207_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4021e71a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4a047_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c85c59_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad38d28_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ce7332_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a716b02_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ad23bf_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401ca78d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189e6e25_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a9bd14_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b75fac7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e933721_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d32489_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de185ed_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1256a3_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e03d060_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5426e15e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3d0b55_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fa019e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590b6c85_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f2e5c6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fab523_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a561480_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6248066a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d0fe07_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604b563f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1634791a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6abcf2_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625ec86d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f434b09_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf58809_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a43bab0_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d464eb6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28be6765_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21de0f6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b750db_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cd86b7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d3aa8b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc91aa0_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ff0896_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a5a7c9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d972_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7958058e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389a979c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75453804_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675521f9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4bde85_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229a3e76_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1240c5c7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1cb6f3_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b996af0_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1702d37a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541dc9a5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150ee629_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f19aaea_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c6ad37_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ecb9cf_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa88832_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ee6cd5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9726581_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561f0cb2_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15474795_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75016018_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521dcc40_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfcd838_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6819fa_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543fca8e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46117d13_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2c54f9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be3e9db_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de3c26e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ed34e3_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaed433_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272a3409_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ba2545_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a0c3ca_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7468af_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187afaca_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec9e341_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faa9558_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4cb02e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fda9fd2_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774894b2_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351e1e57_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64596575_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186c0945_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d61f8f_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b49df14_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d208176_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef7d4dc_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82eea59_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a0f9ec_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58858a5f_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b7531c_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2563c305_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9fc349_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c80a5d_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f040b9_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693f9a00_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c963e88_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f7248f_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fc699e_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef3370c_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b934ea_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4f7913_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be39e16_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6088cdae_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b9b5ec_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b405f1_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274c108a_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ee8991_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77430781_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4025a144_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0e1d8_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5b2f2e_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aab7eb4_ARCHIVE_LOCATION">/home/duarterod/Documents/riscv-processor/ips/ledController</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f57a1537"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f01f383b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0898b57e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7b139f3a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
