INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/ip/dist_mem_gen_10_1/sim/dist_mem_gen_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.srcs/sources_1/new/SCPU_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_file/12.21test/12.21test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
