;redcode
;assert 1
	SPL 0, #2
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-0
	JMZ 0, <2
	SUB #72, @200
	SUB #72, @200
	SUB @121, 106
	SUB @-127, 100
	SUB @121, 106
	JMZ @0, -0
	SUB 270, 40
	CMP @127, 106
	CMP 100, 610
	ADD 570, 5
	CMP @-127, 100
	JMN <121, 106
	SPL 0, #2
	DAT #270, #5
	SPL 140, 644
	SPL @-0, <2
	SPL 140, 644
	SPL <-126, 109
	SUB @121, 106
	SUB @121, 106
	SUB #72, @200
	ADD 0, @-0
	SUB @127, 106
	SPL <-126, 109
	JMP <121, 106
	CMP 120, 1
	SUB <121, 106
	JMP 0, <2
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB 2, @10
	JMZ <327, 106
	ADD 270, -205
	ADD 270, -205
	SUB @127, 106
	SUB @-127, 100
	JMP @72, #200
	JMP @72, #200
	MOV -7, <-20
	SUB #0, -0
	SUB @127, 106
	JMP 500, <42
	SUB 100, 610
	MOV -7, <-20
	JMP 500, <42
	CMP -217, <-120
	CMP -217, <120
