Classic Timing Analyzer report for SyncCntr
Wed Sep 27 10:09:02 2023
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.803 ns                                       ; dir           ; Trig_Array[7] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.828 ns                                       ; Trig_Array[3] ; q[3]          ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.075 ns                                      ; rst           ; Trig_Array[7] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[7] ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[6] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[1] ; Trig_Array[7] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[5] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[1] ; Trig_Array[6] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[2] ; Trig_Array[7] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[4] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[1] ; Trig_Array[5] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[2] ; Trig_Array[6] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[3] ; Trig_Array[7] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[1] ; Trig_Array[4] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[2] ; Trig_Array[5] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[3] ; Trig_Array[6] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[4] ; Trig_Array[7] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[1] ; Trig_Array[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[2] ; Trig_Array[4] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[3] ; Trig_Array[5] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[4] ; Trig_Array[6] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[5] ; Trig_Array[7] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[1] ; Trig_Array[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[2] ; Trig_Array[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[3] ; Trig_Array[4] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[4] ; Trig_Array[5] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[5] ; Trig_Array[6] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[6] ; Trig_Array[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[0] ; Trig_Array[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[1] ; Trig_Array[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[2] ; Trig_Array[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[3] ; Trig_Array[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[4] ; Trig_Array[4] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[5] ; Trig_Array[5] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[6] ; Trig_Array[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Trig_Array[7] ; Trig_Array[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 3.803 ns   ; dir  ; Trig_Array[7] ; clk      ;
; N/A   ; None         ; 3.768 ns   ; dir  ; Trig_Array[6] ; clk      ;
; N/A   ; None         ; 3.733 ns   ; dir  ; Trig_Array[5] ; clk      ;
; N/A   ; None         ; 3.698 ns   ; dir  ; Trig_Array[4] ; clk      ;
; N/A   ; None         ; 3.663 ns   ; dir  ; Trig_Array[3] ; clk      ;
; N/A   ; None         ; 3.628 ns   ; dir  ; Trig_Array[2] ; clk      ;
; N/A   ; None         ; 3.565 ns   ; dir  ; Trig_Array[1] ; clk      ;
; N/A   ; None         ; 3.314 ns   ; rst  ; Trig_Array[0] ; clk      ;
; N/A   ; None         ; 3.314 ns   ; rst  ; Trig_Array[1] ; clk      ;
; N/A   ; None         ; 3.314 ns   ; rst  ; Trig_Array[2] ; clk      ;
; N/A   ; None         ; 3.314 ns   ; rst  ; Trig_Array[3] ; clk      ;
; N/A   ; None         ; 3.314 ns   ; rst  ; Trig_Array[4] ; clk      ;
; N/A   ; None         ; 3.314 ns   ; rst  ; Trig_Array[5] ; clk      ;
; N/A   ; None         ; 3.314 ns   ; rst  ; Trig_Array[6] ; clk      ;
; N/A   ; None         ; 3.314 ns   ; rst  ; Trig_Array[7] ; clk      ;
+-------+--------------+------------+------+---------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+---------------+------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To   ; From Clock ;
+-------+--------------+------------+---------------+------+------------+
; N/A   ; None         ; 6.828 ns   ; Trig_Array[3] ; q[3] ; clk        ;
; N/A   ; None         ; 6.598 ns   ; Trig_Array[1] ; q[1] ; clk        ;
; N/A   ; None         ; 5.641 ns   ; Trig_Array[5] ; q[5] ; clk        ;
; N/A   ; None         ; 5.611 ns   ; Trig_Array[7] ; q[7] ; clk        ;
; N/A   ; None         ; 5.586 ns   ; Trig_Array[6] ; q[6] ; clk        ;
; N/A   ; None         ; 5.553 ns   ; Trig_Array[4] ; q[4] ; clk        ;
; N/A   ; None         ; 5.374 ns   ; Trig_Array[0] ; q[0] ; clk        ;
; N/A   ; None         ; 5.355 ns   ; Trig_Array[2] ; q[2] ; clk        ;
+-------+--------------+------------+---------------+------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -3.075 ns ; rst  ; Trig_Array[0] ; clk      ;
; N/A           ; None        ; -3.075 ns ; rst  ; Trig_Array[1] ; clk      ;
; N/A           ; None        ; -3.075 ns ; rst  ; Trig_Array[2] ; clk      ;
; N/A           ; None        ; -3.075 ns ; rst  ; Trig_Array[3] ; clk      ;
; N/A           ; None        ; -3.075 ns ; rst  ; Trig_Array[4] ; clk      ;
; N/A           ; None        ; -3.075 ns ; rst  ; Trig_Array[5] ; clk      ;
; N/A           ; None        ; -3.075 ns ; rst  ; Trig_Array[6] ; clk      ;
; N/A           ; None        ; -3.075 ns ; rst  ; Trig_Array[7] ; clk      ;
; N/A           ; None        ; -3.322 ns ; dir  ; Trig_Array[6] ; clk      ;
; N/A           ; None        ; -3.322 ns ; dir  ; Trig_Array[7] ; clk      ;
; N/A           ; None        ; -3.324 ns ; dir  ; Trig_Array[4] ; clk      ;
; N/A           ; None        ; -3.324 ns ; dir  ; Trig_Array[5] ; clk      ;
; N/A           ; None        ; -3.326 ns ; dir  ; Trig_Array[1] ; clk      ;
; N/A           ; None        ; -3.326 ns ; dir  ; Trig_Array[2] ; clk      ;
; N/A           ; None        ; -3.326 ns ; dir  ; Trig_Array[3] ; clk      ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Sep 27 10:09:01 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SyncCntr -c SyncCntr --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 16 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "Trig_Array[0]" and destination register "Trig_Array[7]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.890 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 3; REG Node = 'Trig_Array[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X9_Y5_N0; Fanout = 2; COMB Node = 'Add0~164'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X9_Y5_N2; Fanout = 2; COMB Node = 'Add0~168'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X9_Y5_N4; Fanout = 2; COMB Node = 'Add0~172'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X9_Y5_N6; Fanout = 2; COMB Node = 'Add0~176'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X9_Y5_N8; Fanout = 2; COMB Node = 'Add0~180'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X9_Y5_N10; Fanout = 2; COMB Node = 'Add0~184'
            Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X9_Y5_N12; Fanout = 1; COMB Node = 'Add0~188'
            Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.793 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 1; COMB Node = 'Add0~191'
            Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.890 ns; Loc. = LCFF_X9_Y5_N15; Fanout = 2; REG Node = 'Trig_Array[7]'
            Info: Total cell delay = 0.890 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.486 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N15; Fanout = 2; REG Node = 'Trig_Array[7]'
                Info: Total cell delay = 1.472 ns ( 59.21 % )
                Info: Total interconnect delay = 1.014 ns ( 40.79 % )
            Info: - Longest clock path from clock "clk" to source register is 2.486 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 3; REG Node = 'Trig_Array[0]'
                Info: Total cell delay = 1.472 ns ( 59.21 % )
                Info: Total interconnect delay = 1.014 ns ( 40.79 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "Trig_Array[7]" (data pin = "dir", clock pin = "clk") is 3.803 ns
    Info: + Longest pin to register delay is 6.199 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_C14; Fanout = 13; PIN Node = 'dir'
        Info: 2: + IC(4.656 ns) + CELL(0.309 ns) = 5.802 ns; Loc. = LCCOMB_X9_Y5_N2; Fanout = 2; COMB Node = 'Add0~168'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.837 ns; Loc. = LCCOMB_X9_Y5_N4; Fanout = 2; COMB Node = 'Add0~172'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.872 ns; Loc. = LCCOMB_X9_Y5_N6; Fanout = 2; COMB Node = 'Add0~176'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.907 ns; Loc. = LCCOMB_X9_Y5_N8; Fanout = 2; COMB Node = 'Add0~180'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.942 ns; Loc. = LCCOMB_X9_Y5_N10; Fanout = 2; COMB Node = 'Add0~184'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.977 ns; Loc. = LCCOMB_X9_Y5_N12; Fanout = 1; COMB Node = 'Add0~188'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 6.102 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 1; COMB Node = 'Add0~191'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 6.199 ns; Loc. = LCFF_X9_Y5_N15; Fanout = 2; REG Node = 'Trig_Array[7]'
        Info: Total cell delay = 1.543 ns ( 24.89 % )
        Info: Total interconnect delay = 4.656 ns ( 75.11 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N15; Fanout = 2; REG Node = 'Trig_Array[7]'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
Info: tco from clock "clk" to destination pin "q[3]" through register "Trig_Array[3]" is 6.828 ns
    Info: + Longest clock path from clock "clk" to source register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N7; Fanout = 3; REG Node = 'Trig_Array[3]'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N7; Fanout = 3; REG Node = 'Trig_Array[3]'
        Info: 2: + IC(2.296 ns) + CELL(1.952 ns) = 4.248 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'q[3]'
        Info: Total cell delay = 1.952 ns ( 45.95 % )
        Info: Total interconnect delay = 2.296 ns ( 54.05 % )
Info: th for register "Trig_Array[0]" (data pin = "rst", clock pin = "clk") is -3.075 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 3; REG Node = 'Trig_Array[0]'
        Info: Total cell delay = 1.472 ns ( 59.21 % )
        Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H20; Fanout = 8; PIN Node = 'rst'
        Info: 2: + IC(4.503 ns) + CELL(0.397 ns) = 5.710 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 3; REG Node = 'Trig_Array[0]'
        Info: Total cell delay = 1.207 ns ( 21.14 % )
        Info: Total interconnect delay = 4.503 ns ( 78.86 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Wed Sep 27 10:09:02 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


