INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Processor_Logic_Design/Processor_Logic_Design.sim/sim_1/synth/timing/xsim/Test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-311] analyzing module D_FF_0
INFO: [VRFC 10-311] analyzing module D_FF_1
INFO: [VRFC 10-311] analyzing module D_FF_11
INFO: [VRFC 10-311] analyzing module D_FF_12
INFO: [VRFC 10-311] analyzing module D_FF_13
INFO: [VRFC 10-311] analyzing module D_FF_14
INFO: [VRFC 10-311] analyzing module D_FF_15
INFO: [VRFC 10-311] analyzing module D_FF_16
INFO: [VRFC 10-311] analyzing module D_FF_17
INFO: [VRFC 10-311] analyzing module D_FF_18
INFO: [VRFC 10-311] analyzing module D_FF_19
INFO: [VRFC 10-311] analyzing module D_FF_2
INFO: [VRFC 10-311] analyzing module D_FF_20
INFO: [VRFC 10-311] analyzing module D_FF_21
INFO: [VRFC 10-311] analyzing module D_FF_22
INFO: [VRFC 10-311] analyzing module D_FF_23
INFO: [VRFC 10-311] analyzing module D_FF_24
INFO: [VRFC 10-311] analyzing module D_FF_25
INFO: [VRFC 10-311] analyzing module D_FF_26
INFO: [VRFC 10-311] analyzing module D_FF_27
INFO: [VRFC 10-311] analyzing module D_FF_28
INFO: [VRFC 10-311] analyzing module D_FF_29
INFO: [VRFC 10-311] analyzing module D_FF_3
INFO: [VRFC 10-311] analyzing module D_FF_30
INFO: [VRFC 10-311] analyzing module D_FF_31
INFO: [VRFC 10-311] analyzing module D_FF_32
INFO: [VRFC 10-311] analyzing module D_FF_33
INFO: [VRFC 10-311] analyzing module D_FF_34
INFO: [VRFC 10-311] analyzing module D_FF_4
INFO: [VRFC 10-311] analyzing module D_FF_5
INFO: [VRFC 10-311] analyzing module D_FF_6
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-311] analyzing module Processor_Logic
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-311] analyzing module Stat_Reg
INFO: [VRFC 10-311] analyzing module Temp_Reg
INFO: [VRFC 10-311] analyzing module Temp_Reg_10
INFO: [VRFC 10-311] analyzing module Temp_Reg_7
INFO: [VRFC 10-311] analyzing module Temp_Reg_8
INFO: [VRFC 10-311] analyzing module Temp_Reg_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Processor_Logic_Design/Processor_Logic_Design.srcs/sim_1/new/Processor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
