

================================================================
== Vivado HLS Report for 'fe_copy'
================================================================
* Date:           Thu Sep 28 12:40:39 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: f_9_read_8 (11)  [1/1] 0.00ns
:0  %f_9_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_9_read)

ST_1: f_8_read_8 (12)  [1/1] 0.00ns
:1  %f_8_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_8_read)

ST_1: f_7_read_8 (13)  [1/1] 0.00ns
:2  %f_7_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_7_read)

ST_1: f_6_read_8 (14)  [1/1] 0.00ns
:3  %f_6_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_6_read)

ST_1: f_5_read_8 (15)  [1/1] 0.00ns
:4  %f_5_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_5_read)

ST_1: f_4_read_8 (16)  [1/1] 0.00ns
:5  %f_4_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_4_read)

ST_1: f_3_read_7 (17)  [1/1] 0.00ns
:6  %f_3_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_3_read)

ST_1: f_2_read_7 (18)  [1/1] 0.00ns
:7  %f_2_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_2_read)

ST_1: f_1_read_7 (19)  [1/1] 0.00ns
:8  %f_1_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_1_read)

ST_1: f_0_read_7 (20)  [1/1] 0.00ns
:9  %f_0_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_0_read)

ST_1: StgValue_12 (21)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:303
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str75, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_13 (22)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:304
:11  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str277, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_14 (23)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:305
:12  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str378, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_15 (24)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:306
:13  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str479, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_16 (25)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:307
:14  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str580, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_17 (26)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:308
:15  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str681, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: StgValue_18 (27)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:309
:16  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str782, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

ST_1: mrv (28)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:17  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %f_0_read_7, 0

ST_1: mrv_1 (29)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:18  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %f_1_read_7, 1

ST_1: mrv_2 (30)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:19  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %f_2_read_7, 2

ST_1: mrv_3 (31)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:20  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %f_3_read_7, 3

ST_1: mrv_4 (32)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:21  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %f_4_read_8, 4

ST_1: mrv_5 (33)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:22  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %f_5_read_8, 5

ST_1: mrv_6 (34)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:23  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %f_6_read_8, 6

ST_1: mrv_7 (35)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:24  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %f_7_read_8, 7

ST_1: mrv_8 (36)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:25  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %f_8_read_8, 8

ST_1: mrv_9 (37)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:26  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %f_9_read_8, 9

ST_1: StgValue_29 (38)  [1/1] 0.00ns  loc: ed25519/src/fe.cpp:331
:27  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
