# Reading D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do Exercise1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/WS3/Exercise1 {C:/Users/cassi/Desktop/verilog code/WS3/Exercise1/MyMUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:45 on Mar 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/WS3/Exercise1" C:/Users/cassi/Desktop/verilog code/WS3/Exercise1/MyMUX.v 
# -- Compiling module MyMUX
# 
# Top level modules:
# 	MyMUX
# End time: 15:55:45 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/WS3/Exercise1 {C:/Users/cassi/Desktop/verilog code/WS3/Exercise1/test_MyMUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:45 on Mar 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/WS3/Exercise1" C:/Users/cassi/Desktop/verilog code/WS3/Exercise1/test_MyMUX.v 
# -- Compiling module test_MyMUX
# 
# Top level modules:
# 	test_MyMUX
# End time: 15:55:45 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_MyMUX
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_MyMUX 
# Start time: 15:55:45 on Mar 25,2021
# Loading work.test_MyMUX
# Loading work.MyMUX
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/test_MyMUX/MUX_test/N1
add wave -position end  sim:/test_MyMUX/MUX_test/N2
add wave -position end  sim:/test_MyMUX/MUX_test/N3
restart -f
run -all
# End time: 15:59:26 on Mar 25,2021, Elapsed time: 0:03:41
# Errors: 0, Warnings: 0
