// Seed: 1782820767
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output tri id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri id_7,
    output wire id_8,
    input wire id_9,
    input supply0 id_10
    , id_23,
    output uwire id_11,
    input wor id_12,
    output tri id_13,
    input tri id_14,
    input tri0 id_15,
    input wor id_16,
    input wire id_17,
    output tri0 id_18,
    output wor id_19,
    input wand id_20,
    input tri0 id_21
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output wor id_2,
    output wire id_3
);
  module_0(
      id_1,
      id_1,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1
  );
  always @(1) id_2 = 1;
  wire id_5, id_6, id_7, id_8;
  wire id_9;
endmodule
