{
  "Top": "conv_mdc",
  "RtlTop": "conv_mdc",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "width": {
      "index": "0",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "width"
      }
    },
    "height": {
      "index": "1",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "height"
      }
    },
    "src": {
      "index": "2",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "src_V",
        "portRef": "TDATA"
      }
    },
    "dst": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "dst_V",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.66",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "6",
    "Uncertainty": "0.8325"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.660 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_mdc",
    "Version": "1.0",
    "DisplayName": "Conv_mdc",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/conv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/conv_mdc_entry7.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d3_A.vhd",
      "impl\/vhdl\/Loop_Border_proc.vhd",
      "impl\/vhdl\/Loop_Border_proc_lbW.vhd",
      "impl\/vhdl\/Loop_HConvH_proc6.vhd",
      "impl\/vhdl\/Loop_VConvH_proc.vhd",
      "impl\/vhdl\/Loop_VConvH_proc_bkb.vhd",
      "impl\/vhdl\/Loop_VConvH_proc_cud.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/start_for_Block_pmb6.vhd",
      "impl\/vhdl\/start_for_Loop_Boncg.vhd",
      "impl\/vhdl\/start_for_Loop_VCocq.vhd",
      "impl\/vhdl\/conv_mdc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/conv_mdc_entry7.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d3_A.v",
      "impl\/verilog\/Loop_Border_proc.v",
      "impl\/verilog\/Loop_Border_proc_lbW.v",
      "impl\/verilog\/Loop_HConvH_proc6.v",
      "impl\/verilog\/Loop_VConvH_proc.v",
      "impl\/verilog\/Loop_VConvH_proc_bkb.v",
      "impl\/verilog\/Loop_VConvH_proc_bkb_ram.dat",
      "impl\/verilog\/Loop_VConvH_proc_cud.v",
      "impl\/verilog\/Loop_VConvH_proc_cud_ram.dat",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/start_for_Block_pmb6.v",
      "impl\/verilog\/start_for_Loop_Boncg.v",
      "impl\/verilog\/start_for_Loop_VCocq.v",
      "impl\/verilog\/conv_mdc.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/gbellocchi\/workspace_pulp\/genacc\/genacc\/acc_lib\/conv_mdc\/hls\/genacc\/proj_conv\/solution1\/.autopilot\/db\/conv_mdc.design.xml",
    "DebugDir": "\/home\/gbellocchi\/workspace_pulp\/genacc\/genacc\/acc_lib\/conv_mdc\/hls\/genacc\/proj_conv\/solution1\/.debug",
    "ProtoInst": [
      "\/home\/gbellocchi\/workspace_pulp\/genacc\/genacc\/acc_lib\/conv_mdc\/hls\/genacc\/proj_conv\/solution1\/.debug\/filter11x11_strm.protoinst",
      "\/home\/gbellocchi\/workspace_pulp\/genacc\/genacc\/acc_lib\/conv_mdc\/hls\/genacc\/proj_conv\/solution1\/.debug\/conv_mdc.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "src_V dst_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "dst_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "height": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "height",
      "bundle_role": "default"
    },
    "src_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "width": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "width",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "width": {
      "dir": "in",
      "width": "32"
    },
    "height": {
      "dir": "in",
      "width": "32"
    },
    "src_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "src_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dst_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv_mdc",
      "Instances": [
        {
          "ModuleName": "Loop_VConvH_proc",
          "InstanceName": "Loop_VConvH_proc_U0"
        },
        {
          "ModuleName": "Loop_HConvH_proc6",
          "InstanceName": "Loop_HConvH_proc6_U0"
        },
        {
          "ModuleName": "Loop_Border_proc",
          "InstanceName": "Loop_Border_proc_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        },
        {
          "ModuleName": "conv_mdc_entry7",
          "InstanceName": "conv_mdc_entry7_U0"
        }
      ]
    },
    "Info": {
      "conv_mdc_entry7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Loop_HConvH_proc6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VConvH_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_Border_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_mdc": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv_mdc_entry7": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "3",
          "LUT": "56",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "3.585"
        },
        "Area": {
          "FF": "3",
          "LUT": "97",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Loop_HConvH_proc6": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "2070603",
          "PipelineIIMin": "2",
          "PipelineIIMax": "2070603",
          "PipelineII": "2 ~ 2070603",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.301"
        },
        "Loops": [{
            "Name": "HConvH_HConvW",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2070601",
            "Latency": "0 ~ 2070601",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP48E": "22",
          "FF": "593",
          "LUT": "852",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "Loop_VConvH_proc": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "2059814",
          "PipelineIIMin": "2",
          "PipelineIIMax": "2059814",
          "PipelineII": "2 ~ 2059814",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.728"
        },
        "Loops": [{
            "Name": "VConvH_VConvW",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2059812",
            "Latency": "0 ~ 2059812",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "40",
          "DSP48E": "22",
          "FF": "495",
          "LUT": "918",
          "URAM": "0"
        }
      },
      "Loop_Border_proc": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "2070606",
          "PipelineIIMin": "2",
          "PipelineIIMax": "2070606",
          "PipelineII": "2 ~ 2070606",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "4.628"
        },
        "Loops": [{
            "Name": "Border_L",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2070604",
            "Latency": "0 ~ 2070604",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "4",
          "FF": "636",
          "LUT": "838",
          "URAM": "0"
        }
      },
      "conv_mdc": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "",
          "LatencyWorst": "2070610",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2070607",
          "PipelineII": "3 ~ 2070607",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "5.728"
        },
        "Area": {
          "BRAM_18K": "44",
          "DSP48E": "48",
          "FF": "1785",
          "LUT": "3245",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv_mdc",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-11-05 09:20:05 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2.1"
  }
}
