// Seed: 652686189
module module_0 (
    output wor id_0,
    output wire id_1,
    output wor id_2,
    output supply0 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    input wand id_7,
    input tri1 id_8,
    output supply1 id_9,
    output supply1 id_10,
    output uwire id_11,
    output tri1 id_12
);
  wire id_14;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1
    , id_5,
    input supply1 id_2,
    input tri1 id_3
);
  assign id_0 = 1 > {-1 != -1 < 1, id_2};
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_7;
endmodule
