

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_77_7'
================================================================
* Date:           Thu Dec 26 18:43:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.833 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_7  |        6|        6|         2|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_55_read = read i192 @_ssdm_op_Read.ap_auto.i192, i192 %p_Result_55"   --->   Operation 6 'read' 'p_Result_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_54_read = read i192 @_ssdm_op_Read.ap_auto.i192, i192 %p_Result_54"   --->   Operation 7 'read' 'p_Result_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_29 = load i3 %i" [module.cpp:77]   --->   Operation 10 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln77 = icmp_eq  i3 %i_29, i3 6" [module.cpp:77]   --->   Operation 12 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%i_30 = add i3 %i_29, i3 1" [module.cpp:77]   --->   Operation 14 'add' 'i_30' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split, void %.exitStub" [module.cpp:77]   --->   Operation 15 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_29, i5 0" [module.cpp:78]   --->   Operation 16 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln708 = or i8 %shl_ln3, i8 31"   --->   Operation 17 'or' 'or_ln708' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln708 = icmp_ugt  i8 %shl_ln3, i8 %or_ln708"   --->   Operation 18 'icmp' 'icmp_ln708' <Predicate = (!icmp_ln77)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%tmp = partselect i192 @llvm.part.select.i192, i192 %p_Result_54_read, i32 191, i32 0"   --->   Operation 19 'partselect' 'tmp' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%sub_ln708 = sub i8 %shl_ln3, i8 %or_ln708"   --->   Operation 20 'sub' 'sub_ln708' <Predicate = (!icmp_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%sub_ln708_1 = sub i8 191, i8 %shl_ln3"   --->   Operation 21 'sub' 'sub_ln708_1' <Predicate = (!icmp_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%sub_ln708_2 = sub i8 %or_ln708, i8 %shl_ln3"   --->   Operation 22 'sub' 'sub_ln708_2' <Predicate = (!icmp_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln708_3)   --->   "%select_ln708 = select i1 %icmp_ln708, i8 %sub_ln708, i8 %sub_ln708_2"   --->   Operation 23 'select' 'select_ln708' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%select_ln708_1 = select i1 %icmp_ln708, i192 %tmp, i192 %p_Result_54_read"   --->   Operation 24 'select' 'select_ln708_1' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%select_ln708_2 = select i1 %icmp_ln708, i8 %sub_ln708_1, i8 %shl_ln3"   --->   Operation 25 'select' 'select_ln708_2' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln708_3 = sub i8 191, i8 %select_ln708"   --->   Operation 26 'sub' 'sub_ln708_3' <Predicate = (!icmp_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%zext_ln708 = zext i8 %select_ln708_2"   --->   Operation 27 'zext' 'zext_ln708' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (4.91ns) (out node of the LUT)   --->   "%lshr_ln708 = lshr i192 %select_ln708_1, i192 %zext_ln708"   --->   Operation 28 'lshr' 'lshr_ln708' <Predicate = (!icmp_ln77)> <Delay = 4.91> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln708_1 = icmp_ugt  i8 %shl_ln3, i8 %or_ln708"   --->   Operation 29 'icmp' 'icmp_ln708_1' <Predicate = (!icmp_ln77)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%tmp_12 = partselect i192 @llvm.part.select.i192, i192 %p_Result_55_read, i32 191, i32 0"   --->   Operation 30 'partselect' 'tmp_12' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%sub_ln708_4 = sub i8 %shl_ln3, i8 %or_ln708"   --->   Operation 31 'sub' 'sub_ln708_4' <Predicate = (!icmp_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%sub_ln708_5 = sub i8 191, i8 %shl_ln3"   --->   Operation 32 'sub' 'sub_ln708_5' <Predicate = (!icmp_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.91ns)   --->   "%sub_ln708_6 = sub i8 %or_ln708, i8 %shl_ln3"   --->   Operation 33 'sub' 'sub_ln708_6' <Predicate = (!icmp_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node sub_ln708_7)   --->   "%select_ln708_3 = select i1 %icmp_ln708_1, i8 %sub_ln708_4, i8 %sub_ln708_6"   --->   Operation 34 'select' 'select_ln708_3' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%select_ln708_4 = select i1 %icmp_ln708_1, i192 %tmp_12, i192 %p_Result_55_read"   --->   Operation 35 'select' 'select_ln708_4' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%select_ln708_5 = select i1 %icmp_ln708_1, i8 %sub_ln708_5, i8 %shl_ln3"   --->   Operation 36 'select' 'select_ln708_5' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln708_7 = sub i8 191, i8 %select_ln708_3"   --->   Operation 37 'sub' 'sub_ln708_7' <Predicate = (!icmp_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%zext_ln708_2 = zext i8 %select_ln708_5"   --->   Operation 38 'zext' 'zext_ln708_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (4.91ns) (out node of the LUT)   --->   "%lshr_ln708_2 = lshr i192 %select_ln708_4, i192 %zext_ln708_2"   --->   Operation 39 'lshr' 'lshr_ln708_2' <Predicate = (!icmp_ln77)> <Delay = 4.91> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln77 = store i3 %i_30, i3 %i" [module.cpp:77]   --->   Operation 40 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.47>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln78_cast15 = zext i3 %i_29" [module.cpp:77]   --->   Operation 41 'zext' 'trunc_ln78_cast15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [module.cpp:77]   --->   Operation 42 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln708_1 = zext i8 %sub_ln708_3"   --->   Operation 43 'zext' 'zext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln708_1 = lshr i192 6277101735386680763835789423207666416102355444464034512895, i192 %zext_ln708_1"   --->   Operation 44 'lshr' 'lshr_ln708_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (3.14ns) (out node of the LUT)   --->   "%p_Result_s = and i192 %lshr_ln708, i192 %lshr_ln708_1"   --->   Operation 45 'and' 'p_Result_s' <Predicate = true> <Delay = 3.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i192 %p_Result_s" [module.cpp:78]   --->   Operation 46 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%buff2_addr = getelementptr i32 %buff2, i64 0, i64 %trunc_ln78_cast15" [module.cpp:78]   --->   Operation 47 'getelementptr' 'buff2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln78 = store i32 %trunc_ln78, i3 %buff2_addr" [module.cpp:78]   --->   Operation 48 'store' 'store_ln78' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Result_30)   --->   "%zext_ln708_3 = zext i8 %sub_ln708_7"   --->   Operation 49 'zext' 'zext_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Result_30)   --->   "%lshr_ln708_3 = lshr i192 6277101735386680763835789423207666416102355444464034512895, i192 %zext_ln708_3"   --->   Operation 50 'lshr' 'lshr_ln708_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (3.14ns) (out node of the LUT)   --->   "%p_Result_30 = and i192 %lshr_ln708_2, i192 %lshr_ln708_3"   --->   Operation 51 'and' 'p_Result_30' <Predicate = true> <Delay = 3.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i192 %p_Result_30" [module.cpp:79]   --->   Operation 52 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buff3_addr = getelementptr i32 %buff3, i64 0, i64 %trunc_ln78_cast15" [module.cpp:79]   --->   Operation 53 'getelementptr' 'buff3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln79 = store i32 %trunc_ln79, i3 %buff3_addr" [module.cpp:79]   --->   Operation 54 'store' 'store_ln79' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_Result_54]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_Result_55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
p_Result_55_read  (read             ) [ 000]
p_Result_54_read  (read             ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_29              (load             ) [ 011]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln77         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
i_30              (add              ) [ 000]
br_ln77           (br               ) [ 000]
shl_ln3           (bitconcatenate   ) [ 000]
or_ln708          (or               ) [ 000]
icmp_ln708        (icmp             ) [ 000]
tmp               (partselect       ) [ 000]
sub_ln708         (sub              ) [ 000]
sub_ln708_1       (sub              ) [ 000]
sub_ln708_2       (sub              ) [ 000]
select_ln708      (select           ) [ 000]
select_ln708_1    (select           ) [ 000]
select_ln708_2    (select           ) [ 000]
sub_ln708_3       (sub              ) [ 011]
zext_ln708        (zext             ) [ 000]
lshr_ln708        (lshr             ) [ 011]
icmp_ln708_1      (icmp             ) [ 000]
tmp_12            (partselect       ) [ 000]
sub_ln708_4       (sub              ) [ 000]
sub_ln708_5       (sub              ) [ 000]
sub_ln708_6       (sub              ) [ 000]
select_ln708_3    (select           ) [ 000]
select_ln708_4    (select           ) [ 000]
select_ln708_5    (select           ) [ 000]
sub_ln708_7       (sub              ) [ 011]
zext_ln708_2      (zext             ) [ 000]
lshr_ln708_2      (lshr             ) [ 011]
store_ln77        (store            ) [ 000]
trunc_ln78_cast15 (zext             ) [ 000]
specloopname_ln77 (specloopname     ) [ 000]
zext_ln708_1      (zext             ) [ 000]
lshr_ln708_1      (lshr             ) [ 000]
p_Result_s        (and              ) [ 000]
trunc_ln78        (trunc            ) [ 000]
buff2_addr        (getelementptr    ) [ 000]
store_ln78        (store            ) [ 000]
zext_ln708_3      (zext             ) [ 000]
lshr_ln708_3      (lshr             ) [ 000]
p_Result_30       (and              ) [ 000]
trunc_ln79        (trunc            ) [ 000]
buff3_addr        (getelementptr    ) [ 000]
store_ln79        (store            ) [ 000]
br_ln0            (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_Result_54">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_Result_55">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i192"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i192"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_Result_55_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="192" slack="0"/>
<pin id="56" dir="0" index="1" bw="192" slack="0"/>
<pin id="57" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_55_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_Result_54_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="192" slack="0"/>
<pin id="62" dir="0" index="1" bw="192" slack="0"/>
<pin id="63" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_54_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buff2_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff2_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln78_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="buff3_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff3_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln79_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_29_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_29/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln77_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_30_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="shl_ln3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="or_ln708_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln708/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln708_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln708/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="192" slack="0"/>
<pin id="134" dir="0" index="1" bw="192" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sub_ln708_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sub_ln708_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sub_ln708_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln708_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln708/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln708_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="192" slack="0"/>
<pin id="171" dir="0" index="2" bw="192" slack="0"/>
<pin id="172" dir="1" index="3" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln708_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln708_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln708_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sub_ln708_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln708_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="lshr_ln708_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="192" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln708/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln708_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln708_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_12_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="192" slack="0"/>
<pin id="208" dir="0" index="1" bw="192" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="0"/>
<pin id="210" dir="0" index="3" bw="1" slack="0"/>
<pin id="211" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sub_ln708_4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub_ln708_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708_5/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln708_6_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708_6/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln708_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln708_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln708_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="192" slack="0"/>
<pin id="245" dir="0" index="2" bw="192" slack="0"/>
<pin id="246" dir="1" index="3" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln708_4/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln708_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln708_5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sub_ln708_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708_7/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln708_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="lshr_ln708_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="192" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln708_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln77_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln78_cast15_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln78_cast15/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln708_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="lshr_ln708_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln708_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_s_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="192" slack="1"/>
<pin id="295" dir="0" index="1" bw="192" slack="0"/>
<pin id="296" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln78_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="192" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln708_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_3/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lshr_ln708_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln708_3/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_30_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="192" slack="1"/>
<pin id="314" dir="0" index="1" bw="192" slack="0"/>
<pin id="315" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_30/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln79_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="192" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_29_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="1"/>
<pin id="331" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="337" class="1005" name="sub_ln708_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln708_3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="lshr_ln708_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="192" slack="1"/>
<pin id="344" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln708 "/>
</bind>
</comp>

<comp id="347" class="1005" name="sub_ln708_7_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln708_7 "/>
</bind>
</comp>

<comp id="352" class="1005" name="lshr_ln708_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="192" slack="1"/>
<pin id="354" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln708_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="48" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="97" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="112" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="120" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="60" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="146"><net_src comp="112" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="120" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="112" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="120" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="112" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="126" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="142" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="154" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="126" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="132" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="60" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="126" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="148" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="112" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="160" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="176" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="168" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="112" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="120" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="54" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="220"><net_src comp="112" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="120" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="112" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="120" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="112" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="200" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="216" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="200" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="206" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="54" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="200" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="222" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="112" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="234" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="250" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="242" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="106" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="325"><net_src comp="50" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="332"><net_src comp="97" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="340"><net_src comp="184" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="345"><net_src comp="194" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="350"><net_src comp="258" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="355"><net_src comp="268" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="312" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff2 | {2 }
	Port: buff3 | {2 }
 - Input state : 
	Port: Radix2wECC_Pipeline_VITIS_LOOP_77_7 : p_Result_54 | {1 }
	Port: Radix2wECC_Pipeline_VITIS_LOOP_77_7 : p_Result_55 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_29 : 1
		icmp_ln77 : 2
		i_30 : 2
		br_ln77 : 3
		shl_ln3 : 2
		or_ln708 : 3
		icmp_ln708 : 3
		sub_ln708 : 3
		sub_ln708_1 : 3
		sub_ln708_2 : 3
		select_ln708 : 4
		select_ln708_1 : 4
		select_ln708_2 : 4
		sub_ln708_3 : 5
		zext_ln708 : 5
		lshr_ln708 : 6
		icmp_ln708_1 : 3
		sub_ln708_4 : 3
		sub_ln708_5 : 3
		sub_ln708_6 : 3
		select_ln708_3 : 4
		select_ln708_4 : 4
		select_ln708_5 : 4
		sub_ln708_7 : 5
		zext_ln708_2 : 5
		lshr_ln708_2 : 6
		store_ln77 : 3
	State 2
		lshr_ln708_1 : 1
		p_Result_s : 2
		trunc_ln78 : 2
		buff2_addr : 1
		store_ln78 : 3
		lshr_ln708_3 : 1
		p_Result_30 : 2
		trunc_ln79 : 2
		buff3_addr : 1
		store_ln79 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      lshr_ln708_fu_194      |    0    |   686   |
|   lshr   |     lshr_ln708_2_fu_268     |    0    |   686   |
|          |     lshr_ln708_1_fu_287     |    0    |    17   |
|          |     lshr_ln708_3_fu_306     |    0    |    17   |
|----------|-----------------------------|---------|---------|
|          |     select_ln708_fu_160     |    0    |    8    |
|          |    select_ln708_1_fu_168    |    0    |   192   |
|  select  |    select_ln708_2_fu_176    |    0    |    8    |
|          |    select_ln708_3_fu_234    |    0    |    8    |
|          |    select_ln708_4_fu_242    |    0    |   192   |
|          |    select_ln708_5_fu_250    |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    and   |      p_Result_s_fu_293      |    0    |   192   |
|          |      p_Result_30_fu_312     |    0    |   192   |
|----------|-----------------------------|---------|---------|
|          |       sub_ln708_fu_142      |    0    |    15   |
|          |      sub_ln708_1_fu_148     |    0    |    15   |
|          |      sub_ln708_2_fu_154     |    0    |    15   |
|    sub   |      sub_ln708_3_fu_184     |    0    |    15   |
|          |      sub_ln708_4_fu_216     |    0    |    15   |
|          |      sub_ln708_5_fu_222     |    0    |    15   |
|          |      sub_ln708_6_fu_228     |    0    |    15   |
|          |      sub_ln708_7_fu_258     |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln77_fu_100      |    0    |    8    |
|   icmp   |      icmp_ln708_fu_126      |    0    |    11   |
|          |     icmp_ln708_1_fu_200     |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    add   |         i_30_fu_106         |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   | p_Result_55_read_read_fu_54 |    0    |    0    |
|          | p_Result_54_read_read_fu_60 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln3_fu_112       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln708_fu_120       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_132         |    0    |    0    |
|          |        tmp_12_fu_206        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln708_fu_190      |    0    |    0    |
|          |     zext_ln708_2_fu_264     |    0    |    0    |
|   zext   |   trunc_ln78_cast15_fu_279  |    0    |    0    |
|          |     zext_ln708_1_fu_284     |    0    |    0    |
|          |     zext_ln708_3_fu_303     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln78_fu_298      |    0    |    0    |
|          |      trunc_ln79_fu_317      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   2367  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i_29_reg_329    |    3   |
|      i_reg_322     |    3   |
|lshr_ln708_2_reg_352|   192  |
| lshr_ln708_reg_342 |   192  |
| sub_ln708_3_reg_337|    8   |
| sub_ln708_7_reg_347|    8   |
+--------------------+--------+
|        Total       |   406  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2367  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   406  |    -   |
+-----------+--------+--------+
|   Total   |   406  |  2367  |
+-----------+--------+--------+
