Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 07:18:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file ./report/rendering_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (106)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (106)
--------------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.199        0.000                      0                 4929        0.193        0.000                      0                 4929        1.520        0.000                       0                  2902  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.199        0.000                      0                 4929        0.193        0.000                      0                 4929        1.520        0.000                       0                  2902  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/k_fu_84_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.149ns (45.850%)  route 2.538ns (54.150%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/k_fu_84_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/k_fu_84_reg[3]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/k_fu_84[3]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_40/O
                         net (fo=1, unplaced)         0.902     3.512    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_40_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     3.636 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_20/O
                         net (fo=1, unplaced)         0.000     3.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_20_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.169 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.178    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_7_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.295 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.295    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.547 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_2/CO[2]
                         net (fo=3, unplaced)         0.470     5.017    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/icmp_ln174_fu_319_p2
                         LUT2 (Prop_lut2_I1_O)        0.310     5.327 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32_i_1/O
                         net (fo=1, unplaced)         0.333     5.660    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/grp_rendering_Pipeline_RAST2_fu_178_ap_ready
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030     5.859    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter40_reg_reg_srl8/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32_n_3
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter40_reg_reg_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter40_reg_reg_srl8/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter40_reg_reg_srl8
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108                bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520                bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520                bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK



