// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/29/2022 02:55:49"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SOC_golden_top (
	ADC_CONVST,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	FAN_CTRL,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
output 	ADC_CONVST;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	FAN_CTRL;
output 	FPGA_I2C_SCLK;
inout 	FPGA_I2C_SDAT;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
inout 	PS2_CLK;
inout 	PS2_CLK2;
inout 	PS2_DAT;
inout 	PS2_DAT2;
input 	[9:0] SW;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// ADC_CONVST	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_DIN	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_DOUT	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FAN_CTRL	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IRDA_RXD	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TD_VS	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[26]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK2	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT2	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_DOUT~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \GPIO_0[25]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \writeEN~feeder_combout ;
wire \writeEN~q ;
wire \uart_v2|uart_baud|Add1~1_sumout ;
wire \uart_v2|uart_baud|Add1~18 ;
wire \uart_v2|uart_baud|Add1~5_sumout ;
wire \uart_v2|uart_baud|Add1~6 ;
wire \uart_v2|uart_baud|Add1~9_sumout ;
wire \uart_v2|uart_baud|Add1~10 ;
wire \uart_v2|uart_baud|Add1~25_sumout ;
wire \uart_v2|uart_baud|Add1~26 ;
wire \uart_v2|uart_baud|Add1~29_sumout ;
wire \uart_v2|uart_baud|Add1~30 ;
wire \uart_v2|uart_baud|Add1~13_sumout ;
wire \uart_v2|uart_baud|Add1~14 ;
wire \uart_v2|uart_baud|Add1~21_sumout ;
wire \uart_v2|uart_baud|Add1~22 ;
wire \uart_v2|uart_baud|Add1~33_sumout ;
wire \uart_v2|uart_baud|Equal1~0_combout ;
wire \uart_v2|uart_baud|Equal3~0_combout ;
wire \uart_v2|uart_baud|Add1~2 ;
wire \uart_v2|uart_baud|Add1~17_sumout ;
wire \uart_v2|uart_baud|Equal1~1_combout ;
wire \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ;
wire \uart_v2|uart_tx|state.STATE_STOP~q ;
wire \uart_v2|uart_tx|Selector3~2_combout ;
wire \uart_v2|uart_tx|state.STATE_STOP~DUPLICATE_q ;
wire \uart_v2|uart_tx|state.STATE_IDLE~q ;
wire \uart_v2|uart_tx|Selector0~2_combout ;
wire \uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE_q ;
wire \uart_v2|uart_tx|data[7]~0_combout ;
wire \uart_v2|uart_tx|bitpos[0]~2_combout ;
wire \uart_v2|uart_tx|bitpos[0]~DUPLICATE_q ;
wire \uart_v2|uart_baud|Equal1~2_combout ;
wire \uart_v2|uart_tx|bitpos[2]~DUPLICATE_q ;
wire \uart_v2|uart_tx|bitpos[1]~1_combout ;
wire \uart_v2|uart_tx|Add0~0_combout ;
wire \uart_v2|uart_tx|bitpos[2]~0_combout ;
wire \uart_v2|uart_tx|state~11_combout ;
wire \uart_v2|uart_tx|Selector1~0_combout ;
wire \uart_v2|uart_tx|state.STATE_START~q ;
wire \uart_v2|uart_tx|Selector2~0_combout ;
wire \uart_v2|uart_tx|state.STATE_DATA~q ;
wire \uart_v2|uart_tx|state.STATE_START~DUPLICATE_q ;
wire \uart_v2|uart_tx|Selector7~0_combout ;
wire \uart_v2|uart_baud|rx_acc[0]~4_combout ;
wire \uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ;
wire \uart_v2|uart_baud|rx_acc[1]~0_combout ;
wire \uart_v2|uart_baud|rx_acc[1]~DUPLICATE_q ;
wire \uart_v2|uart_baud|rx_acc~2_combout ;
wire \uart_v2|uart_baud|rx_acc[3]~DUPLICATE_q ;
wire \uart_v2|uart_baud|rx_acc~3_combout ;
wire \uart_v2|uart_baud|rx_acc[4]~DUPLICATE_q ;
wire \uart_v2|uart_baud|rx_acc~1_combout ;
wire \uart_v2|uart_baud|rx_acc[2]~DUPLICATE_q ;
wire \uart_v2|uart_baud|Equal0~0_combout ;
wire \uart_v2|uart_rx|state.RX_STATE_DATA~0_combout ;
wire \GPIO_0[24]~input_o ;
wire \uart_v2|uart_rx|sample[1]~7_combout ;
wire \uart_v2|uart_rx|sample[1]~1_combout ;
wire \uart_v2|uart_rx|sample[0]~6_combout ;
wire \uart_v2|uart_rx|data[0]~1_combout ;
wire \uart_v2|uart_rx|Add0~0_combout ;
wire \uart_v2|uart_rx|sample[2]~5_combout ;
wire \uart_v2|uart_rx|sample[3]~3_combout ;
wire \uart_v2|uart_rx|sample[1]~2_combout ;
wire \uart_v2|uart_rx|sample[3]~4_combout ;
wire \uart_v2|uart_rx|Selector10~0_combout ;
wire \uart_v2|uart_rx|Equal1~0_combout ;
wire \uart_v2|uart_rx|bitpos[0]~0_combout ;
wire \uart_v2|uart_rx|bitpos[0]~DUPLICATE_q ;
wire \uart_v2|uart_rx|Selector9~0_combout ;
wire \uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ;
wire \uart_v2|uart_rx|Selector8~0_combout ;
wire \uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ;
wire \uart_v2|uart_rx|Selector7~0_combout ;
wire \uart_v2|uart_rx|state~8_combout ;
wire \uart_v2|uart_rx|sample[1]~0_combout ;
wire \uart_v2|uart_rx|state~9_combout ;
wire \uart_v2|uart_rx|state.RX_STATE_DATA~q ;
wire \uart_v2|uart_rx|state.RX_STATE_STOP~q ;
wire \uart_v2|uart_rx|state.RX_STATE_START~0_combout ;
wire \uart_v2|uart_rx|state.RX_STATE_START~q ;
wire \uart_v2|uart_rx|scratch[0]~0_combout ;
wire \uart_v2|uart_rx|scratch[5]~11_combout ;
wire \uart_v2|uart_rx|scratch[5]~12_combout ;
wire \uart_v2|uart_rx|data[0]~0_combout ;
wire \rdyClr~0_combout ;
wire \rdyClr~q ;
wire \uart_v2|uart_rx|rdy~0_combout ;
wire \uart_v2|uart_rx|rdy~1_combout ;
wire \uart_v2|uart_rx|rdy~q ;
wire \data[7]~0_combout ;
wire \uart_v2|uart_rx|scratch[6]~13_combout ;
wire \uart_v2|uart_rx|scratch[6]~14_combout ;
wire \uart_v2|uart_rx|data[6]~feeder_combout ;
wire \data[6]~feeder_combout ;
wire \uart_v2|uart_rx|scratch[7]~15_combout ;
wire \uart_v2|uart_rx|scratch[7]~16_combout ;
wire \uart_v2|uart_rx|data[7]~feeder_combout ;
wire \uart_v2|uart_rx|scratch[2]~5_combout ;
wire \uart_v2|uart_rx|scratch[2]~6_combout ;
wire \uart_v2|uart_rx|scratch[3]~7_combout ;
wire \uart_v2|uart_rx|scratch[3]~8_combout ;
wire \uart_v2|uart_rx|scratch[1]~3_combout ;
wire \uart_v2|uart_rx|scratch[1]~4_combout ;
wire \uart_v2|uart_rx|scratch[0]~1_combout ;
wire \uart_v2|uart_rx|scratch[0]~2_combout ;
wire \uart_v2|uart_rx|data[0]~feeder_combout ;
wire \uart_v2|uart_tx|data[0]~feeder_combout ;
wire \uart_v2|uart_tx|Mux0~4_combout ;
wire \uart_v2|uart_rx|scratch[4]~9_combout ;
wire \uart_v2|uart_rx|scratch[4]~10_combout ;
wire \data[4]~feeder_combout ;
wire \uart_v2|uart_tx|Mux0~0_combout ;
wire \uart_v2|uart_tx|Selector7~1_combout ;
wire \uart_v2|uart_tx|tx~q ;
wire [8:0] \uart_v2|uart_baud|tx_acc ;
wire [3:0] \uart_v2|uart_rx|sample ;
wire [7:0] \uart_v2|uart_rx|data ;
wire [4:0] \uart_v2|uart_baud|rx_acc ;
wire [7:0] \uart_v2|uart_rx|scratch ;
wire [7:0] \uart_v2|uart_tx|data ;
wire [3:0] \uart_v2|uart_rx|bitpos ;
wire [2:0] \uart_v2|uart_tx|bitpos ;
wire [7:0] data;


// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \FAN_CTRL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN_CTRL),
	.obar());
// synopsys translate_off
defparam \FAN_CTRL~output .bus_hold = "false";
defparam \FAN_CTRL~output .open_drain_output = "false";
defparam \FAN_CTRL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\uart_v2|uart_rx|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\uart_v2|uart_rx|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\uart_v2|uart_rx|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\uart_v2|uart_rx|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\uart_v2|uart_rx|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\uart_v2|uart_rx|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\uart_v2|uart_rx|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\uart_v2|uart_rx|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\uart_v2|uart_rx|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\uart_v2|uart_rx|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\uart_v2|uart_rx|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\uart_v2|uart_rx|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\uart_v2|uart_rx|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\uart_v2|uart_rx|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\uart_v2|uart_rx|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(!\uart_v2|uart_tx|tx~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "false";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \writeEN~feeder (
// Equation(s):
// \writeEN~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeEN~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeEN~feeder .extended_lut = "off";
defparam \writeEN~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \writeEN~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N26
dffeas writeEN(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writeEN~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writeEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam writeEN.is_wysiwyg = "true";
defparam writeEN.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~1 (
// Equation(s):
// \uart_v2|uart_baud|Add1~1_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [0] ) + ( VCC ) + ( !VCC ))
// \uart_v2|uart_baud|Add1~2  = CARRY(( \uart_v2|uart_baud|tx_acc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~1_sumout ),
	.cout(\uart_v2|uart_baud|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~1 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \uart_v2|uart_baud|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N3
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~17 (
// Equation(s):
// \uart_v2|uart_baud|Add1~17_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [1] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~2  ))
// \uart_v2|uart_baud|Add1~18  = CARRY(( \uart_v2|uart_baud|tx_acc [1] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_v2|uart_baud|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~17_sumout ),
	.cout(\uart_v2|uart_baud|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~17 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_v2|uart_baud|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~5 (
// Equation(s):
// \uart_v2|uart_baud|Add1~5_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [2] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~18  ))
// \uart_v2|uart_baud|Add1~6  = CARRY(( \uart_v2|uart_baud|tx_acc [2] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_v2|uart_baud|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~5_sumout ),
	.cout(\uart_v2|uart_baud|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~5 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_v2|uart_baud|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N8
dffeas \uart_v2|uart_baud|tx_acc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[2] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N9
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~9 (
// Equation(s):
// \uart_v2|uart_baud|Add1~9_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [3] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~6  ))
// \uart_v2|uart_baud|Add1~10  = CARRY(( \uart_v2|uart_baud|tx_acc [3] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_v2|uart_baud|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~9_sumout ),
	.cout(\uart_v2|uart_baud|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~9 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_v2|uart_baud|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N11
dffeas \uart_v2|uart_baud|tx_acc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[3] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~25 (
// Equation(s):
// \uart_v2|uart_baud|Add1~25_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [4] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~10  ))
// \uart_v2|uart_baud|Add1~26  = CARRY(( \uart_v2|uart_baud|tx_acc [4] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_v2|uart_baud|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~25_sumout ),
	.cout(\uart_v2|uart_baud|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~25 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_v2|uart_baud|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N14
dffeas \uart_v2|uart_baud|tx_acc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[4] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N15
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~29 (
// Equation(s):
// \uart_v2|uart_baud|Add1~29_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [5] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~26  ))
// \uart_v2|uart_baud|Add1~30  = CARRY(( \uart_v2|uart_baud|tx_acc [5] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_v2|uart_baud|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~29_sumout ),
	.cout(\uart_v2|uart_baud|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~29 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_v2|uart_baud|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N17
dffeas \uart_v2|uart_baud|tx_acc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[5] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~13 (
// Equation(s):
// \uart_v2|uart_baud|Add1~13_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [6] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~30  ))
// \uart_v2|uart_baud|Add1~14  = CARRY(( \uart_v2|uart_baud|tx_acc [6] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_v2|uart_baud|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~13_sumout ),
	.cout(\uart_v2|uart_baud|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~13 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_v2|uart_baud|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N20
dffeas \uart_v2|uart_baud|tx_acc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[6] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~21 (
// Equation(s):
// \uart_v2|uart_baud|Add1~21_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [7] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~14  ))
// \uart_v2|uart_baud|Add1~22  = CARRY(( \uart_v2|uart_baud|tx_acc [7] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_v2|uart_baud|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~21_sumout ),
	.cout(\uart_v2|uart_baud|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~21 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_v2|uart_baud|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N23
dffeas \uart_v2|uart_baud|tx_acc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[7] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \uart_v2|uart_baud|Add1~33 (
// Equation(s):
// \uart_v2|uart_baud|Add1~33_sumout  = SUM(( \uart_v2|uart_baud|tx_acc [8] ) + ( GND ) + ( \uart_v2|uart_baud|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|tx_acc [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_v2|uart_baud|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_v2|uart_baud|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Add1~33 .extended_lut = "off";
defparam \uart_v2|uart_baud|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_v2|uart_baud|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N26
dffeas \uart_v2|uart_baud|tx_acc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[8] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \uart_v2|uart_baud|Equal1~0 (
// Equation(s):
// \uart_v2|uart_baud|Equal1~0_combout  = ( !\uart_v2|uart_baud|tx_acc [0] & ( !\uart_v2|uart_baud|tx_acc [2] & ( (!\uart_v2|uart_baud|tx_acc [6] & !\uart_v2|uart_baud|tx_acc [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_v2|uart_baud|tx_acc [6]),
	.datad(!\uart_v2|uart_baud|tx_acc [3]),
	.datae(!\uart_v2|uart_baud|tx_acc [0]),
	.dataf(!\uart_v2|uart_baud|tx_acc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Equal1~0 .extended_lut = "off";
defparam \uart_v2|uart_baud|Equal1~0 .lut_mask = 64'hF000000000000000;
defparam \uart_v2|uart_baud|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \uart_v2|uart_baud|Equal3~0 (
// Equation(s):
// \uart_v2|uart_baud|Equal3~0_combout  = ( \uart_v2|uart_baud|tx_acc [1] & ( \uart_v2|uart_baud|Equal1~0_combout  & ( (\uart_v2|uart_baud|tx_acc [8] & (\uart_v2|uart_baud|tx_acc [4] & (\uart_v2|uart_baud|tx_acc [7] & \uart_v2|uart_baud|tx_acc [5]))) ) ) )

	.dataa(!\uart_v2|uart_baud|tx_acc [8]),
	.datab(!\uart_v2|uart_baud|tx_acc [4]),
	.datac(!\uart_v2|uart_baud|tx_acc [7]),
	.datad(!\uart_v2|uart_baud|tx_acc [5]),
	.datae(!\uart_v2|uart_baud|tx_acc [1]),
	.dataf(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Equal3~0 .extended_lut = "off";
defparam \uart_v2|uart_baud|Equal3~0 .lut_mask = 64'h0000000000000001;
defparam \uart_v2|uart_baud|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N2
dffeas \uart_v2|uart_baud|tx_acc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[0] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N5
dffeas \uart_v2|uart_baud|tx_acc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_v2|uart_baud|Equal3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|tx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|tx_acc[1] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|tx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \uart_v2|uart_baud|Equal1~1 (
// Equation(s):
// \uart_v2|uart_baud|Equal1~1_combout  = ( !\uart_v2|uart_baud|tx_acc [7] & ( !\uart_v2|uart_baud|tx_acc [4] & ( (!\uart_v2|uart_baud|tx_acc [1] & (!\uart_v2|uart_baud|tx_acc [5] & !\uart_v2|uart_baud|tx_acc [8])) ) ) )

	.dataa(!\uart_v2|uart_baud|tx_acc [1]),
	.datab(!\uart_v2|uart_baud|tx_acc [5]),
	.datac(!\uart_v2|uart_baud|tx_acc [8]),
	.datad(gnd),
	.datae(!\uart_v2|uart_baud|tx_acc [7]),
	.dataf(!\uart_v2|uart_baud|tx_acc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Equal1~1 .extended_lut = "off";
defparam \uart_v2|uart_baud|Equal1~1 .lut_mask = 64'h8080000000000000;
defparam \uart_v2|uart_baud|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N8
dffeas \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N53
dffeas \uart_v2|uart_tx|state.STATE_STOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|state.STATE_STOP .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N51
cyclonev_lcell_comb \uart_v2|uart_tx|Selector3~2 (
// Equation(s):
// \uart_v2|uart_tx|Selector3~2_combout  = ( \uart_v2|uart_baud|Equal1~0_combout  & ( (!\uart_v2|uart_baud|Equal1~1_combout  & (((\uart_v2|uart_tx|state.STATE_STOP~q )))) # (\uart_v2|uart_baud|Equal1~1_combout  & (\uart_v2|uart_tx|state~11_combout  & 
// (\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ))) ) ) # ( !\uart_v2|uart_baud|Equal1~0_combout  & ( \uart_v2|uart_tx|state.STATE_STOP~q  ) )

	.dataa(!\uart_v2|uart_tx|state~11_combout ),
	.datab(!\uart_v2|uart_baud|Equal1~1_combout ),
	.datac(!\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ),
	.datad(!\uart_v2|uart_tx|state.STATE_STOP~q ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Selector3~2 .extended_lut = "off";
defparam \uart_v2|uart_tx|Selector3~2 .lut_mask = 64'h00FF00FF01CD01CD;
defparam \uart_v2|uart_tx|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N52
dffeas \uart_v2|uart_tx|state.STATE_STOP~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|state.STATE_STOP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|state.STATE_STOP~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|state.STATE_STOP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N4
dffeas \uart_v2|uart_tx|state.STATE_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|state.STATE_IDLE .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N3
cyclonev_lcell_comb \uart_v2|uart_tx|Selector0~2 (
// Equation(s):
// \uart_v2|uart_tx|Selector0~2_combout  = ( \uart_v2|uart_tx|state.STATE_IDLE~q  & ( \uart_v2|uart_baud|Equal1~1_combout  & ( (!\uart_v2|uart_tx|state.STATE_STOP~DUPLICATE_q ) # (!\uart_v2|uart_baud|Equal1~0_combout ) ) ) ) # ( 
// !\uart_v2|uart_tx|state.STATE_IDLE~q  & ( \uart_v2|uart_baud|Equal1~1_combout  & ( (\writeEN~q  & ((!\uart_v2|uart_tx|state.STATE_STOP~DUPLICATE_q ) # (!\uart_v2|uart_baud|Equal1~0_combout ))) ) ) ) # ( \uart_v2|uart_tx|state.STATE_IDLE~q  & ( 
// !\uart_v2|uart_baud|Equal1~1_combout  ) ) # ( !\uart_v2|uart_tx|state.STATE_IDLE~q  & ( !\uart_v2|uart_baud|Equal1~1_combout  & ( \writeEN~q  ) ) )

	.dataa(!\writeEN~q ),
	.datab(gnd),
	.datac(!\uart_v2|uart_tx|state.STATE_STOP~DUPLICATE_q ),
	.datad(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datae(!\uart_v2|uart_tx|state.STATE_IDLE~q ),
	.dataf(!\uart_v2|uart_baud|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Selector0~2 .extended_lut = "off";
defparam \uart_v2|uart_tx|Selector0~2 .lut_mask = 64'h5555FFFF5550FFF0;
defparam \uart_v2|uart_tx|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N5
dffeas \uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \uart_v2|uart_tx|data[7]~0 (
// Equation(s):
// \uart_v2|uart_tx|data[7]~0_combout  = ( !\uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE_q  & ( \writeEN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE_q ),
	.dataf(!\writeEN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|data[7]~0 .extended_lut = "off";
defparam \uart_v2|uart_tx|data[7]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \uart_v2|uart_tx|data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N55
dffeas \uart_v2|uart_tx|bitpos[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|bitpos[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|bitpos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|bitpos[0] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|bitpos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N54
cyclonev_lcell_comb \uart_v2|uart_tx|bitpos[0]~2 (
// Equation(s):
// \uart_v2|uart_tx|bitpos[0]~2_combout  = ( \uart_v2|uart_tx|bitpos [0] & ( \uart_v2|uart_baud|Equal1~0_combout  & ( (!\uart_v2|uart_tx|data[7]~0_combout  & ((!\uart_v2|uart_baud|Equal1~1_combout ) # ((!\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ) # 
// (\uart_v2|uart_tx|state~11_combout )))) ) ) ) # ( !\uart_v2|uart_tx|bitpos [0] & ( \uart_v2|uart_baud|Equal1~0_combout  & ( (\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q  & (((\uart_v2|uart_baud|Equal1~1_combout  & !\uart_v2|uart_tx|state~11_combout )) # 
// (\uart_v2|uart_tx|data[7]~0_combout ))) ) ) ) # ( \uart_v2|uart_tx|bitpos [0] & ( !\uart_v2|uart_baud|Equal1~0_combout  & ( !\uart_v2|uart_tx|data[7]~0_combout  ) ) ) # ( !\uart_v2|uart_tx|bitpos [0] & ( !\uart_v2|uart_baud|Equal1~0_combout  & ( 
// (\uart_v2|uart_tx|data[7]~0_combout  & \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ) ) ) )

	.dataa(!\uart_v2|uart_tx|data[7]~0_combout ),
	.datab(!\uart_v2|uart_baud|Equal1~1_combout ),
	.datac(!\uart_v2|uart_tx|state~11_combout ),
	.datad(!\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ),
	.datae(!\uart_v2|uart_tx|bitpos [0]),
	.dataf(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|bitpos[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|bitpos[0]~2 .extended_lut = "off";
defparam \uart_v2|uart_tx|bitpos[0]~2 .lut_mask = 64'h0055AAAA0075AA8A;
defparam \uart_v2|uart_tx|bitpos[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N56
dffeas \uart_v2|uart_tx|bitpos[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|bitpos[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|bitpos[0]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|bitpos[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \uart_v2|uart_baud|Equal1~2 (
// Equation(s):
// \uart_v2|uart_baud|Equal1~2_combout  = ( \uart_v2|uart_baud|Equal1~1_combout  & ( \uart_v2|uart_baud|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uart_v2|uart_baud|Equal1~1_combout ),
	.dataf(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Equal1~2 .extended_lut = "off";
defparam \uart_v2|uart_baud|Equal1~2 .lut_mask = 64'h000000000000FFFF;
defparam \uart_v2|uart_baud|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N25
dffeas \uart_v2|uart_tx|bitpos[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|bitpos[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|bitpos[2]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|bitpos[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \uart_v2|uart_tx|bitpos[1]~1 (
// Equation(s):
// \uart_v2|uart_tx|bitpos[1]~1_combout  = ( \uart_v2|uart_tx|bitpos [1] & ( \uart_v2|uart_tx|bitpos[2]~DUPLICATE_q  & ( (!\uart_v2|uart_tx|data[7]~0_combout ) # ((\uart_v2|uart_tx|state.STATE_DATA~q  & !\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q )) ) ) ) # ( 
// !\uart_v2|uart_tx|bitpos [1] & ( \uart_v2|uart_tx|bitpos[2]~DUPLICATE_q  & ( (\uart_v2|uart_tx|state.STATE_DATA~q  & (\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q  & ((\uart_v2|uart_baud|Equal1~2_combout ) # (\uart_v2|uart_tx|data[7]~0_combout )))) ) ) ) # ( 
// \uart_v2|uart_tx|bitpos [1] & ( !\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q  & ( (!\uart_v2|uart_tx|state.STATE_DATA~q  & (!\uart_v2|uart_tx|data[7]~0_combout )) # (\uart_v2|uart_tx|state.STATE_DATA~q  & ((!\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q ) # 
// ((!\uart_v2|uart_tx|data[7]~0_combout  & !\uart_v2|uart_baud|Equal1~2_combout )))) ) ) ) # ( !\uart_v2|uart_tx|bitpos [1] & ( !\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q  & ( (\uart_v2|uart_tx|state.STATE_DATA~q  & (\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q  & 
// ((\uart_v2|uart_baud|Equal1~2_combout ) # (\uart_v2|uart_tx|data[7]~0_combout )))) ) ) )

	.dataa(!\uart_v2|uart_tx|state.STATE_DATA~q ),
	.datab(!\uart_v2|uart_tx|data[7]~0_combout ),
	.datac(!\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_baud|Equal1~2_combout ),
	.datae(!\uart_v2|uart_tx|bitpos [1]),
	.dataf(!\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|bitpos[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|bitpos[1]~1 .extended_lut = "off";
defparam \uart_v2|uart_tx|bitpos[1]~1 .lut_mask = 64'h0105DCD80105DCDC;
defparam \uart_v2|uart_tx|bitpos[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N13
dffeas \uart_v2|uart_tx|bitpos[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|bitpos[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|bitpos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|bitpos[1] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|bitpos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \uart_v2|uart_tx|Add0~0 (
// Equation(s):
// \uart_v2|uart_tx|Add0~0_combout  = ( \uart_v2|uart_tx|bitpos [1] & ( \uart_v2|uart_tx|bitpos [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uart_v2|uart_tx|bitpos [1]),
	.dataf(!\uart_v2|uart_tx|bitpos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Add0~0 .extended_lut = "off";
defparam \uart_v2|uart_tx|Add0~0 .lut_mask = 64'h000000000000FFFF;
defparam \uart_v2|uart_tx|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \uart_v2|uart_tx|bitpos[2]~0 (
// Equation(s):
// \uart_v2|uart_tx|bitpos[2]~0_combout  = ( \uart_v2|uart_tx|bitpos [2] & ( \uart_v2|uart_baud|Equal1~0_combout  & ( (!\uart_v2|uart_tx|data[7]~0_combout ) # ((!\uart_v2|uart_tx|Add0~0_combout  & \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q )) ) ) ) # ( 
// !\uart_v2|uart_tx|bitpos [2] & ( \uart_v2|uart_baud|Equal1~0_combout  & ( (\uart_v2|uart_tx|Add0~0_combout  & (\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q  & ((\uart_v2|uart_baud|Equal1~1_combout ) # (\uart_v2|uart_tx|data[7]~0_combout )))) ) ) ) # ( 
// \uart_v2|uart_tx|bitpos [2] & ( !\uart_v2|uart_baud|Equal1~0_combout  & ( (!\uart_v2|uart_tx|data[7]~0_combout ) # ((!\uart_v2|uart_tx|Add0~0_combout  & \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q )) ) ) ) # ( !\uart_v2|uart_tx|bitpos [2] & ( 
// !\uart_v2|uart_baud|Equal1~0_combout  & ( (\uart_v2|uart_tx|data[7]~0_combout  & (\uart_v2|uart_tx|Add0~0_combout  & \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q )) ) ) )

	.dataa(!\uart_v2|uart_tx|data[7]~0_combout ),
	.datab(!\uart_v2|uart_baud|Equal1~1_combout ),
	.datac(!\uart_v2|uart_tx|Add0~0_combout ),
	.datad(!\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ),
	.datae(!\uart_v2|uart_tx|bitpos [2]),
	.dataf(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|bitpos[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|bitpos[2]~0 .extended_lut = "off";
defparam \uart_v2|uart_tx|bitpos[2]~0 .lut_mask = 64'h0005AAFA0007AAFA;
defparam \uart_v2|uart_tx|bitpos[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N26
dffeas \uart_v2|uart_tx|bitpos[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|bitpos[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|bitpos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|bitpos[2] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|bitpos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \uart_v2|uart_tx|state~11 (
// Equation(s):
// \uart_v2|uart_tx|state~11_combout  = ( \uart_v2|uart_tx|bitpos [1] & ( (\uart_v2|uart_tx|bitpos [2] & \uart_v2|uart_tx|bitpos[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_v2|uart_tx|bitpos [2]),
	.datad(!\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_tx|bitpos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|state~11 .extended_lut = "off";
defparam \uart_v2|uart_tx|state~11 .lut_mask = 64'h00000000000F000F;
defparam \uart_v2|uart_tx|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N3
cyclonev_lcell_comb \uart_v2|uart_tx|Selector1~0 (
// Equation(s):
// \uart_v2|uart_tx|Selector1~0_combout  = ( \uart_v2|uart_tx|state.STATE_START~q  & ( \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q  & ( (!\uart_v2|uart_baud|Equal1~1_combout ) # ((!\uart_v2|uart_baud|Equal1~0_combout ) # 
// ((!\uart_v2|uart_tx|state~11_combout  & \uart_v2|uart_tx|data[7]~0_combout ))) ) ) ) # ( !\uart_v2|uart_tx|state.STATE_START~q  & ( \uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q  & ( (\uart_v2|uart_tx|data[7]~0_combout  & 
// ((!\uart_v2|uart_tx|state~11_combout ) # ((!\uart_v2|uart_baud|Equal1~1_combout ) # (!\uart_v2|uart_baud|Equal1~0_combout )))) ) ) ) # ( \uart_v2|uart_tx|state.STATE_START~q  & ( !\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q  & ( 
// (!\uart_v2|uart_baud|Equal1~1_combout ) # ((!\uart_v2|uart_baud|Equal1~0_combout ) # (\uart_v2|uart_tx|data[7]~0_combout )) ) ) ) # ( !\uart_v2|uart_tx|state.STATE_START~q  & ( !\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q  & ( 
// \uart_v2|uart_tx|data[7]~0_combout  ) ) )

	.dataa(!\uart_v2|uart_tx|state~11_combout ),
	.datab(!\uart_v2|uart_baud|Equal1~1_combout ),
	.datac(!\uart_v2|uart_tx|data[7]~0_combout ),
	.datad(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datae(!\uart_v2|uart_tx|state.STATE_START~q ),
	.dataf(!\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Selector1~0 .extended_lut = "off";
defparam \uart_v2|uart_tx|Selector1~0 .lut_mask = 64'h0F0FFFCF0F0EFFCE;
defparam \uart_v2|uart_tx|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N4
dffeas \uart_v2|uart_tx|state.STATE_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|state.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|state.STATE_START .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|state.STATE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \uart_v2|uart_tx|Selector2~0 (
// Equation(s):
// \uart_v2|uart_tx|Selector2~0_combout  = ( \uart_v2|uart_tx|state.STATE_DATA~q  & ( \uart_v2|uart_baud|Equal1~0_combout  & ( (!\uart_v2|uart_baud|Equal1~1_combout ) # ((!\uart_v2|uart_tx|state.STATE_STOP~q  & ((!\uart_v2|uart_tx|state~11_combout ) # 
// (\uart_v2|uart_tx|state.STATE_START~q )))) ) ) ) # ( !\uart_v2|uart_tx|state.STATE_DATA~q  & ( \uart_v2|uart_baud|Equal1~0_combout  & ( (\uart_v2|uart_tx|state.STATE_START~q  & (!\uart_v2|uart_tx|state.STATE_STOP~q  & \uart_v2|uart_baud|Equal1~1_combout 
// )) ) ) ) # ( \uart_v2|uart_tx|state.STATE_DATA~q  & ( !\uart_v2|uart_baud|Equal1~0_combout  ) )

	.dataa(!\uart_v2|uart_tx|state~11_combout ),
	.datab(!\uart_v2|uart_tx|state.STATE_START~q ),
	.datac(!\uart_v2|uart_tx|state.STATE_STOP~q ),
	.datad(!\uart_v2|uart_baud|Equal1~1_combout ),
	.datae(!\uart_v2|uart_tx|state.STATE_DATA~q ),
	.dataf(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Selector2~0 .extended_lut = "off";
defparam \uart_v2|uart_tx|Selector2~0 .lut_mask = 64'h0000FFFF0030FFB0;
defparam \uart_v2|uart_tx|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N7
dffeas \uart_v2|uart_tx|state.STATE_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|state.STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|state.STATE_DATA .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|state.STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N5
dffeas \uart_v2|uart_tx|state.STATE_START~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|state.STATE_START~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|state.STATE_START~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|state.STATE_START~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \uart_v2|uart_tx|Selector7~0 (
// Equation(s):
// \uart_v2|uart_tx|Selector7~0_combout  = ( \uart_v2|uart_baud|Equal1~1_combout  & ( \uart_v2|uart_baud|Equal1~0_combout  & ( (\uart_v2|uart_tx|state.STATE_IDLE~q  & !\uart_v2|uart_tx|state.STATE_STOP~q ) ) ) ) # ( !\uart_v2|uart_baud|Equal1~1_combout  & ( 
// \uart_v2|uart_baud|Equal1~0_combout  & ( (!\uart_v2|uart_tx|state.STATE_START~DUPLICATE_q  & (\uart_v2|uart_tx|state.STATE_IDLE~q  & (!\uart_v2|uart_tx|state.STATE_STOP~q  & !\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ))) ) ) ) # ( 
// \uart_v2|uart_baud|Equal1~1_combout  & ( !\uart_v2|uart_baud|Equal1~0_combout  & ( (!\uart_v2|uart_tx|state.STATE_START~DUPLICATE_q  & (\uart_v2|uart_tx|state.STATE_IDLE~q  & (!\uart_v2|uart_tx|state.STATE_STOP~q  & 
// !\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ))) ) ) ) # ( !\uart_v2|uart_baud|Equal1~1_combout  & ( !\uart_v2|uart_baud|Equal1~0_combout  & ( (!\uart_v2|uart_tx|state.STATE_START~DUPLICATE_q  & (\uart_v2|uart_tx|state.STATE_IDLE~q  & 
// (!\uart_v2|uart_tx|state.STATE_STOP~q  & !\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ))) ) ) )

	.dataa(!\uart_v2|uart_tx|state.STATE_START~DUPLICATE_q ),
	.datab(!\uart_v2|uart_tx|state.STATE_IDLE~q ),
	.datac(!\uart_v2|uart_tx|state.STATE_STOP~q ),
	.datad(!\uart_v2|uart_tx|state.STATE_DATA~DUPLICATE_q ),
	.datae(!\uart_v2|uart_baud|Equal1~1_combout ),
	.dataf(!\uart_v2|uart_baud|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Selector7~0 .extended_lut = "off";
defparam \uart_v2|uart_tx|Selector7~0 .lut_mask = 64'h2000200020003030;
defparam \uart_v2|uart_tx|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N52
dffeas \uart_v2|uart_baud|rx_acc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[0] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N51
cyclonev_lcell_comb \uart_v2|uart_baud|rx_acc[0]~4 (
// Equation(s):
// \uart_v2|uart_baud|rx_acc[0]~4_combout  = !\uart_v2|uart_baud|rx_acc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|rx_acc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|rx_acc[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[0]~4 .extended_lut = "off";
defparam \uart_v2|uart_baud|rx_acc[0]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \uart_v2|uart_baud|rx_acc[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N53
dffeas \uart_v2|uart_baud|rx_acc[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[0]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N19
dffeas \uart_v2|uart_baud|rx_acc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[1] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \uart_v2|uart_baud|rx_acc[1]~0 (
// Equation(s):
// \uart_v2|uart_baud|rx_acc[1]~0_combout  = ( \uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q  & ( !\uart_v2|uart_baud|rx_acc [1] ) ) # ( !\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q  & ( \uart_v2|uart_baud|rx_acc [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_baud|rx_acc [1]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|rx_acc[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[1]~0 .extended_lut = "off";
defparam \uart_v2|uart_baud|rx_acc[1]~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \uart_v2|uart_baud|rx_acc[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N20
dffeas \uart_v2|uart_baud|rx_acc[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[1]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N26
dffeas \uart_v2|uart_baud|rx_acc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[3] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N22
dffeas \uart_v2|uart_baud|rx_acc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[2] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \uart_v2|uart_baud|rx_acc~2 (
// Equation(s):
// \uart_v2|uart_baud|rx_acc~2_combout  = ( \uart_v2|uart_baud|rx_acc [3] & ( \uart_v2|uart_baud|rx_acc [2] & ( (!\uart_v2|uart_baud|rx_acc[1]~DUPLICATE_q ) # (!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ) ) ) ) # ( !\uart_v2|uart_baud|rx_acc [3] & ( 
// \uart_v2|uart_baud|rx_acc [2] & ( (\uart_v2|uart_baud|rx_acc[1]~DUPLICATE_q  & \uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ) ) ) ) # ( \uart_v2|uart_baud|rx_acc [3] & ( !\uart_v2|uart_baud|rx_acc [2] & ( (!\uart_v2|uart_baud|rx_acc[1]~DUPLICATE_q ) # 
// ((!\uart_v2|uart_baud|rx_acc[4]~DUPLICATE_q ) # (!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q )) ) ) )

	.dataa(!\uart_v2|uart_baud|rx_acc[1]~DUPLICATE_q ),
	.datab(!\uart_v2|uart_baud|rx_acc[4]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\uart_v2|uart_baud|rx_acc [3]),
	.dataf(!\uart_v2|uart_baud|rx_acc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|rx_acc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc~2 .extended_lut = "off";
defparam \uart_v2|uart_baud|rx_acc~2 .lut_mask = 64'h0000FEFE0505FAFA;
defparam \uart_v2|uart_baud|rx_acc~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \uart_v2|uart_baud|rx_acc[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[3]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N47
dffeas \uart_v2|uart_baud|rx_acc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[4] .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N45
cyclonev_lcell_comb \uart_v2|uart_baud|rx_acc~3 (
// Equation(s):
// \uart_v2|uart_baud|rx_acc~3_combout  = ( \uart_v2|uart_baud|rx_acc [2] & ( !\uart_v2|uart_baud|rx_acc [4] $ (((!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ) # ((!\uart_v2|uart_baud|rx_acc[3]~DUPLICATE_q ) # (!\uart_v2|uart_baud|rx_acc [1])))) ) ) # ( 
// !\uart_v2|uart_baud|rx_acc [2] & ( (\uart_v2|uart_baud|rx_acc [4] & ((!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ) # ((!\uart_v2|uart_baud|rx_acc[3]~DUPLICATE_q ) # (!\uart_v2|uart_baud|rx_acc [1])))) ) )

	.dataa(!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ),
	.datab(!\uart_v2|uart_baud|rx_acc[3]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_baud|rx_acc [1]),
	.datad(!\uart_v2|uart_baud|rx_acc [4]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_baud|rx_acc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|rx_acc~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc~3 .extended_lut = "off";
defparam \uart_v2|uart_baud|rx_acc~3 .lut_mask = 64'h00FE00FE01FE01FE;
defparam \uart_v2|uart_baud|rx_acc~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N46
dffeas \uart_v2|uart_baud|rx_acc[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[4]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \uart_v2|uart_baud|rx_acc~1 (
// Equation(s):
// \uart_v2|uart_baud|rx_acc~1_combout  = ( \uart_v2|uart_baud|rx_acc [1] & ( (!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q  & (((\uart_v2|uart_baud|rx_acc [2])))) # (\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q  & (!\uart_v2|uart_baud|rx_acc [2] & 
// ((!\uart_v2|uart_baud|rx_acc[4]~DUPLICATE_q ) # (!\uart_v2|uart_baud|rx_acc[3]~DUPLICATE_q )))) ) ) # ( !\uart_v2|uart_baud|rx_acc [1] & ( \uart_v2|uart_baud|rx_acc [2] ) )

	.dataa(!\uart_v2|uart_baud|rx_acc[0]~DUPLICATE_q ),
	.datab(!\uart_v2|uart_baud|rx_acc[4]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_baud|rx_acc[3]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_baud|rx_acc [2]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_baud|rx_acc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|rx_acc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc~1 .extended_lut = "off";
defparam \uart_v2|uart_baud|rx_acc~1 .lut_mask = 64'h00FF00FF54AA54AA;
defparam \uart_v2|uart_baud|rx_acc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N23
dffeas \uart_v2|uart_baud|rx_acc[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_baud|rx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_baud|rx_acc[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_baud|rx_acc[2]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_baud|rx_acc[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N3
cyclonev_lcell_comb \uart_v2|uart_baud|Equal0~0 (
// Equation(s):
// \uart_v2|uart_baud|Equal0~0_combout  = ( !\uart_v2|uart_baud|rx_acc [4] & ( !\uart_v2|uart_baud|rx_acc[1]~DUPLICATE_q  & ( (!\uart_v2|uart_baud|rx_acc[2]~DUPLICATE_q  & (!\uart_v2|uart_baud|rx_acc [0] & !\uart_v2|uart_baud|rx_acc [3])) ) ) )

	.dataa(!\uart_v2|uart_baud|rx_acc[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\uart_v2|uart_baud|rx_acc [0]),
	.datad(!\uart_v2|uart_baud|rx_acc [3]),
	.datae(!\uart_v2|uart_baud|rx_acc [4]),
	.dataf(!\uart_v2|uart_baud|rx_acc[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_baud|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_baud|Equal0~0 .extended_lut = "off";
defparam \uart_v2|uart_baud|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \uart_v2|uart_baud|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \uart_v2|uart_rx|state.RX_STATE_DATA~0 (
// Equation(s):
// \uart_v2|uart_rx|state.RX_STATE_DATA~0_combout  = !\uart_v2|uart_rx|state.RX_STATE_START~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|state.RX_STATE_DATA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|state.RX_STATE_DATA~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|state.RX_STATE_DATA~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \uart_v2|uart_rx|state.RX_STATE_DATA~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \uart_v2|uart_rx|sample[1]~7 (
// Equation(s):
// \uart_v2|uart_rx|sample[1]~7_combout  = ( \uart_v2|uart_rx|sample [1] & ( \uart_v2|uart_rx|sample [0] & ( (!\uart_v2|uart_baud|Equal0~0_combout ) # (\uart_v2|uart_rx|sample[3]~3_combout ) ) ) ) # ( !\uart_v2|uart_rx|sample [1] & ( \uart_v2|uart_rx|sample 
// [0] & ( (!\uart_v2|uart_rx|data[0]~1_combout  & (\uart_v2|uart_baud|Equal0~0_combout  & (!\uart_v2|uart_rx|sample[3]~3_combout  & !\uart_v2|uart_rx|sample[1]~1_combout ))) ) ) ) # ( \uart_v2|uart_rx|sample [1] & ( !\uart_v2|uart_rx|sample [0] & ( 
// (!\uart_v2|uart_baud|Equal0~0_combout ) # (((!\uart_v2|uart_rx|data[0]~1_combout  & !\uart_v2|uart_rx|sample[1]~1_combout )) # (\uart_v2|uart_rx|sample[3]~3_combout )) ) ) )

	.dataa(!\uart_v2|uart_rx|data[0]~1_combout ),
	.datab(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datac(!\uart_v2|uart_rx|sample[3]~3_combout ),
	.datad(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datae(!\uart_v2|uart_rx|sample [1]),
	.dataf(!\uart_v2|uart_rx|sample [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|sample[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[1]~7 .extended_lut = "off";
defparam \uart_v2|uart_rx|sample[1]~7 .lut_mask = 64'h0000EFCF2000CFCF;
defparam \uart_v2|uart_rx|sample[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N44
dffeas \uart_v2|uart_rx|sample[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|sample[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|sample [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[1] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|sample[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \uart_v2|uart_rx|sample[1]~1 (
// Equation(s):
// \uart_v2|uart_rx|sample[1]~1_combout  = ( \uart_v2|uart_rx|sample [2] & ( (!\uart_v2|uart_rx|state.RX_STATE_START~q  & (\uart_v2|uart_rx|sample [1] & (\uart_v2|uart_rx|sample [3] & \uart_v2|uart_rx|sample [0]))) ) )

	.dataa(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datab(!\uart_v2|uart_rx|sample [1]),
	.datac(!\uart_v2|uart_rx|sample [3]),
	.datad(!\uart_v2|uart_rx|sample [0]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|sample[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[1]~1 .extended_lut = "off";
defparam \uart_v2|uart_rx|sample[1]~1 .lut_mask = 64'h0000000000020002;
defparam \uart_v2|uart_rx|sample[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N57
cyclonev_lcell_comb \uart_v2|uart_rx|sample[0]~6 (
// Equation(s):
// \uart_v2|uart_rx|sample[0]~6_combout  = ( \uart_v2|uart_baud|Equal0~0_combout  & ( (!\uart_v2|uart_rx|sample[3]~3_combout  & (!\uart_v2|uart_rx|data[0]~1_combout  & (!\uart_v2|uart_rx|sample[1]~1_combout  & !\uart_v2|uart_rx|sample [0]))) # 
// (\uart_v2|uart_rx|sample[3]~3_combout  & (((\uart_v2|uart_rx|sample [0])))) ) ) # ( !\uart_v2|uart_baud|Equal0~0_combout  & ( \uart_v2|uart_rx|sample [0] ) )

	.dataa(!\uart_v2|uart_rx|sample[3]~3_combout ),
	.datab(!\uart_v2|uart_rx|data[0]~1_combout ),
	.datac(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datad(!\uart_v2|uart_rx|sample [0]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|sample[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[0]~6 .extended_lut = "off";
defparam \uart_v2|uart_rx|sample[0]~6 .lut_mask = 64'h00FF00FF80558055;
defparam \uart_v2|uart_rx|sample[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N59
dffeas \uart_v2|uart_rx|sample[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|sample[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|sample [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[0] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|sample[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \uart_v2|uart_rx|data[0]~1 (
// Equation(s):
// \uart_v2|uart_rx|data[0]~1_combout  = ( \uart_v2|uart_rx|sample [2] & ( \uart_v2|uart_rx|sample [1] & ( (\uart_v2|uart_rx|state.RX_STATE_STOP~q  & (\uart_v2|uart_rx|sample [3] & ((!\GPIO_0[24]~input_o ) # (\uart_v2|uart_rx|sample [0])))) ) ) ) # ( 
// !\uart_v2|uart_rx|sample [2] & ( \uart_v2|uart_rx|sample [1] & ( (!\GPIO_0[24]~input_o  & (\uart_v2|uart_rx|state.RX_STATE_STOP~q  & \uart_v2|uart_rx|sample [3])) ) ) ) # ( \uart_v2|uart_rx|sample [2] & ( !\uart_v2|uart_rx|sample [1] & ( 
// (!\GPIO_0[24]~input_o  & (\uart_v2|uart_rx|state.RX_STATE_STOP~q  & \uart_v2|uart_rx|sample [3])) ) ) ) # ( !\uart_v2|uart_rx|sample [2] & ( !\uart_v2|uart_rx|sample [1] & ( (!\GPIO_0[24]~input_o  & (\uart_v2|uart_rx|state.RX_STATE_STOP~q  & 
// \uart_v2|uart_rx|sample [3])) ) ) )

	.dataa(!\GPIO_0[24]~input_o ),
	.datab(!\uart_v2|uart_rx|sample [0]),
	.datac(!\uart_v2|uart_rx|state.RX_STATE_STOP~q ),
	.datad(!\uart_v2|uart_rx|sample [3]),
	.datae(!\uart_v2|uart_rx|sample [2]),
	.dataf(!\uart_v2|uart_rx|sample [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|data[0]~1 .extended_lut = "off";
defparam \uart_v2|uart_rx|data[0]~1 .lut_mask = 64'h000A000A000A000B;
defparam \uart_v2|uart_rx|data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \uart_v2|uart_rx|Add0~0 (
// Equation(s):
// \uart_v2|uart_rx|Add0~0_combout  = ( \uart_v2|uart_rx|sample [0] & ( \uart_v2|uart_rx|sample [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_v2|uart_rx|sample [1]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|Add0~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|Add0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uart_v2|uart_rx|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N45
cyclonev_lcell_comb \uart_v2|uart_rx|sample[2]~5 (
// Equation(s):
// \uart_v2|uart_rx|sample[2]~5_combout  = ( \uart_v2|uart_rx|sample [2] & ( \uart_v2|uart_rx|Add0~0_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout ) # (\uart_v2|uart_rx|sample[3]~3_combout ) ) ) ) # ( !\uart_v2|uart_rx|sample [2] & ( 
// \uart_v2|uart_rx|Add0~0_combout  & ( (!\uart_v2|uart_rx|data[0]~1_combout  & (\uart_v2|uart_baud|Equal0~0_combout  & (!\uart_v2|uart_rx|sample[1]~1_combout  & !\uart_v2|uart_rx|sample[3]~3_combout ))) ) ) ) # ( \uart_v2|uart_rx|sample [2] & ( 
// !\uart_v2|uart_rx|Add0~0_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout ) # (((!\uart_v2|uart_rx|data[0]~1_combout  & !\uart_v2|uart_rx|sample[1]~1_combout )) # (\uart_v2|uart_rx|sample[3]~3_combout )) ) ) )

	.dataa(!\uart_v2|uart_rx|data[0]~1_combout ),
	.datab(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datac(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datad(!\uart_v2|uart_rx|sample[3]~3_combout ),
	.datae(!\uart_v2|uart_rx|sample [2]),
	.dataf(!\uart_v2|uart_rx|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|sample[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[2]~5 .extended_lut = "off";
defparam \uart_v2|uart_rx|sample[2]~5 .lut_mask = 64'h0000ECFF2000CCFF;
defparam \uart_v2|uart_rx|sample[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N47
dffeas \uart_v2|uart_rx|sample[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|sample[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|sample [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[2] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|sample[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \uart_v2|uart_rx|sample[3]~3 (
// Equation(s):
// \uart_v2|uart_rx|sample[3]~3_combout  = ( \GPIO_0[24]~input_o  & ( !\uart_v2|uart_rx|sample [0] & ( (!\uart_v2|uart_rx|sample [3] & (!\uart_v2|uart_rx|sample [2] & (!\uart_v2|uart_rx|sample [1] & !\uart_v2|uart_rx|state.RX_STATE_START~q ))) ) ) )

	.dataa(!\uart_v2|uart_rx|sample [3]),
	.datab(!\uart_v2|uart_rx|sample [2]),
	.datac(!\uart_v2|uart_rx|sample [1]),
	.datad(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datae(!\GPIO_0[24]~input_o ),
	.dataf(!\uart_v2|uart_rx|sample [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|sample[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[3]~3 .extended_lut = "off";
defparam \uart_v2|uart_rx|sample[3]~3 .lut_mask = 64'h0000800000000000;
defparam \uart_v2|uart_rx|sample[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \uart_v2|uart_rx|sample[1]~2 (
// Equation(s):
// \uart_v2|uart_rx|sample[1]~2_combout  = ( \uart_v2|uart_rx|sample [1] & ( (\uart_v2|uart_rx|sample [0] & \uart_v2|uart_rx|sample [2]) ) )

	.dataa(gnd),
	.datab(!\uart_v2|uart_rx|sample [0]),
	.datac(gnd),
	.datad(!\uart_v2|uart_rx|sample [2]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|sample[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[1]~2 .extended_lut = "off";
defparam \uart_v2|uart_rx|sample[1]~2 .lut_mask = 64'h0000000000330033;
defparam \uart_v2|uart_rx|sample[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \uart_v2|uart_rx|sample[3]~4 (
// Equation(s):
// \uart_v2|uart_rx|sample[3]~4_combout  = ( \uart_v2|uart_rx|sample[1]~2_combout  & ( (!\uart_v2|uart_rx|sample[3]~3_combout  & ((!\uart_v2|uart_baud|Equal0~0_combout  & ((\uart_v2|uart_rx|sample [3]))) # (\uart_v2|uart_baud|Equal0~0_combout  & 
// (!\uart_v2|uart_rx|data[0]~1_combout  & !\uart_v2|uart_rx|sample [3])))) # (\uart_v2|uart_rx|sample[3]~3_combout  & (((\uart_v2|uart_rx|sample [3])))) ) ) # ( !\uart_v2|uart_rx|sample[1]~2_combout  & ( (\uart_v2|uart_rx|sample [3] & 
// (((!\uart_v2|uart_rx|data[0]~1_combout ) # (!\uart_v2|uart_baud|Equal0~0_combout )) # (\uart_v2|uart_rx|sample[3]~3_combout ))) ) )

	.dataa(!\uart_v2|uart_rx|sample[3]~3_combout ),
	.datab(!\uart_v2|uart_rx|data[0]~1_combout ),
	.datac(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datad(!\uart_v2|uart_rx|sample [3]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|sample[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[3]~4 .extended_lut = "off";
defparam \uart_v2|uart_rx|sample[3]~4 .lut_mask = 64'h00FD00FD08F508F5;
defparam \uart_v2|uart_rx|sample[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N56
dffeas \uart_v2|uart_rx|sample[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|sample[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|sample [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[3] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|sample[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \uart_v2|uart_rx|Selector10~0 (
// Equation(s):
// \uart_v2|uart_rx|Selector10~0_combout  = ( !\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q  & ( \uart_v2|uart_rx|state.RX_STATE_DATA~q  ) )

	.dataa(!\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|Selector10~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|Selector10~0 .lut_mask = 64'h5555555500000000;
defparam \uart_v2|uart_rx|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \uart_v2|uart_rx|Equal1~0 (
// Equation(s):
// \uart_v2|uart_rx|Equal1~0_combout  = ( !\uart_v2|uart_rx|sample [1] & ( (!\uart_v2|uart_rx|sample [0] & (\uart_v2|uart_rx|sample [3] & !\uart_v2|uart_rx|sample [2])) ) )

	.dataa(gnd),
	.datab(!\uart_v2|uart_rx|sample [0]),
	.datac(!\uart_v2|uart_rx|sample [3]),
	.datad(!\uart_v2|uart_rx|sample [2]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|Equal1~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|Equal1~0 .lut_mask = 64'h0C000C0000000000;
defparam \uart_v2|uart_rx|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N27
cyclonev_lcell_comb \uart_v2|uart_rx|bitpos[0]~0 (
// Equation(s):
// \uart_v2|uart_rx|bitpos[0]~0_combout  = ( \uart_v2|uart_rx|sample[1]~1_combout  & ( \uart_v2|uart_baud|Equal0~0_combout  ) ) # ( !\uart_v2|uart_rx|sample[1]~1_combout  & ( (\uart_v2|uart_rx|state.RX_STATE_DATA~q  & (\uart_v2|uart_baud|Equal0~0_combout  & 
// \uart_v2|uart_rx|Equal1~0_combout )) ) )

	.dataa(!\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.datab(gnd),
	.datac(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datad(!\uart_v2|uart_rx|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|bitpos[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|bitpos[0]~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|bitpos[0]~0 .lut_mask = 64'h000500050F0F0F0F;
defparam \uart_v2|uart_rx|bitpos[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N8
dffeas \uart_v2|uart_rx|bitpos[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|bitpos[0]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|bitpos[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N41
dffeas \uart_v2|uart_rx|bitpos[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|bitpos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|bitpos[2] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|bitpos[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N14
dffeas \uart_v2|uart_rx|bitpos[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|bitpos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|bitpos[1] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|bitpos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N7
dffeas \uart_v2|uart_rx|bitpos[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|bitpos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|bitpos[0] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|bitpos[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \uart_v2|uart_rx|Selector9~0 (
// Equation(s):
// \uart_v2|uart_rx|Selector9~0_combout  = ( \uart_v2|uart_rx|bitpos [0] & ( (\uart_v2|uart_rx|state.RX_STATE_DATA~q  & !\uart_v2|uart_rx|bitpos [1]) ) ) # ( !\uart_v2|uart_rx|bitpos [0] & ( (\uart_v2|uart_rx|state.RX_STATE_DATA~q  & \uart_v2|uart_rx|bitpos 
// [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.datad(!\uart_v2|uart_rx|bitpos [1]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|bitpos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|Selector9~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|Selector9~0 .lut_mask = 64'h000F000F0F000F00;
defparam \uart_v2|uart_rx|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N13
dffeas \uart_v2|uart_rx|bitpos[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|bitpos[1]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|bitpos[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \uart_v2|uart_rx|Selector8~0 (
// Equation(s):
// \uart_v2|uart_rx|Selector8~0_combout  = ( \uart_v2|uart_rx|bitpos[1]~DUPLICATE_q  & ( (\uart_v2|uart_rx|state.RX_STATE_DATA~q  & (!\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q  $ (!\uart_v2|uart_rx|bitpos [2]))) ) ) # ( !\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q  
// & ( (\uart_v2|uart_rx|state.RX_STATE_DATA~q  & \uart_v2|uart_rx|bitpos [2]) ) )

	.dataa(!\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.datab(gnd),
	.datac(!\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_rx|bitpos [2]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|Selector8~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|Selector8~0 .lut_mask = 64'h0055005505500550;
defparam \uart_v2|uart_rx|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N40
dffeas \uart_v2|uart_rx|bitpos[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|bitpos[2]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|bitpos[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \uart_v2|uart_rx|Selector7~0 (
// Equation(s):
// \uart_v2|uart_rx|Selector7~0_combout  = ( \uart_v2|uart_rx|bitpos[1]~DUPLICATE_q  & ( (\uart_v2|uart_rx|state.RX_STATE_DATA~q  & (!\uart_v2|uart_rx|bitpos [3] $ (((!\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q ) # (!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ))))) 
// ) ) # ( !\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q  & ( (\uart_v2|uart_rx|state.RX_STATE_DATA~q  & \uart_v2|uart_rx|bitpos [3]) ) )

	.dataa(!\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.datab(!\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_rx|bitpos [3]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|Selector7~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|Selector7~0 .lut_mask = 64'h0055005501540154;
defparam \uart_v2|uart_rx|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N38
dffeas \uart_v2|uart_rx|bitpos[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_rx|bitpos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|bitpos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|bitpos[3] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|bitpos[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \uart_v2|uart_rx|state~8 (
// Equation(s):
// \uart_v2|uart_rx|state~8_combout  = ( !\uart_v2|uart_rx|bitpos [1] & ( (\uart_v2|uart_rx|bitpos [3] & (!\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q  & !\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q )) ) )

	.dataa(!\uart_v2|uart_rx|bitpos [3]),
	.datab(gnd),
	.datac(!\uart_v2|uart_rx|bitpos[0]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|bitpos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|state~8 .extended_lut = "off";
defparam \uart_v2|uart_rx|state~8 .lut_mask = 64'h5000500000000000;
defparam \uart_v2|uart_rx|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \uart_v2|uart_rx|sample[1]~0 (
// Equation(s):
// \uart_v2|uart_rx|sample[1]~0_combout  = (\uart_v2|uart_rx|sample [3] & (\uart_v2|uart_rx|sample [0] & (\uart_v2|uart_rx|sample [1] & \uart_v2|uart_rx|sample [2])))

	.dataa(!\uart_v2|uart_rx|sample [3]),
	.datab(!\uart_v2|uart_rx|sample [0]),
	.datac(!\uart_v2|uart_rx|sample [1]),
	.datad(!\uart_v2|uart_rx|sample [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|sample[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|sample[1]~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|sample[1]~0 .lut_mask = 64'h0001000100010001;
defparam \uart_v2|uart_rx|sample[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \uart_v2|uart_rx|state~9 (
// Equation(s):
// \uart_v2|uart_rx|state~9_combout  = ( !\uart_v2|uart_rx|state.RX_STATE_DATA~q  & ( (!\uart_v2|uart_baud|Equal0~0_combout ) # ((!\uart_v2|uart_rx|sample[1]~0_combout  & ((!\uart_v2|uart_rx|sample [3]) # ((!\uart_v2|uart_rx|state.RX_STATE_START~q ) # 
// (\GPIO_0[24]~input_o ))))) ) ) # ( \uart_v2|uart_rx|state.RX_STATE_DATA~q  & ( ((!\uart_v2|uart_rx|sample[1]~0_combout ) # ((!\uart_v2|uart_baud|Equal0~0_combout ) # ((\uart_v2|uart_rx|state.RX_STATE_START~q  & !\uart_v2|uart_rx|state~8_combout )))) ) )

	.dataa(!\uart_v2|uart_rx|sample [3]),
	.datab(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datac(!\uart_v2|uart_rx|state~8_combout ),
	.datad(!\uart_v2|uart_rx|sample[1]~0_combout ),
	.datae(!\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.dataf(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datag(!\GPIO_0[24]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|state~9 .extended_lut = "on";
defparam \uart_v2|uart_rx|state~9 .lut_mask = 64'hFFFFFFFFEF00FF30;
defparam \uart_v2|uart_rx|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N5
dffeas \uart_v2|uart_rx|state.RX_STATE_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|state.RX_STATE_DATA~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_v2|uart_rx|state~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|state.RX_STATE_DATA .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|state.RX_STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N32
dffeas \uart_v2|uart_rx|state.RX_STATE_STOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_v2|uart_rx|state~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|state.RX_STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|state.RX_STATE_STOP .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|state.RX_STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \uart_v2|uart_rx|state.RX_STATE_START~0 (
// Equation(s):
// \uart_v2|uart_rx|state.RX_STATE_START~0_combout  = ( !\uart_v2|uart_rx|state.RX_STATE_STOP~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|state.RX_STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|state.RX_STATE_START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|state.RX_STATE_START~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|state.RX_STATE_START~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uart_v2|uart_rx|state.RX_STATE_START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N41
dffeas \uart_v2|uart_rx|state.RX_STATE_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|state.RX_STATE_START~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_v2|uart_rx|state~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|state.RX_STATE_START .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|state.RX_STATE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[0]~0 (
// Equation(s):
// \uart_v2|uart_rx|scratch[0]~0_combout  = ( !\uart_v2|uart_rx|sample [0] & ( \uart_v2|uart_rx|state.RX_STATE_DATA~q  & ( (\uart_v2|uart_rx|sample [3] & (\uart_v2|uart_rx|state.RX_STATE_START~q  & (!\uart_v2|uart_rx|sample [2] & !\uart_v2|uart_rx|sample 
// [1]))) ) ) )

	.dataa(!\uart_v2|uart_rx|sample [3]),
	.datab(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datac(!\uart_v2|uart_rx|sample [2]),
	.datad(!\uart_v2|uart_rx|sample [1]),
	.datae(!\uart_v2|uart_rx|sample [0]),
	.dataf(!\uart_v2|uart_rx|state.RX_STATE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[0]~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[0]~0 .lut_mask = 64'h0000000010000000;
defparam \uart_v2|uart_rx|scratch[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[5]~11 (
// Equation(s):
// \uart_v2|uart_rx|scratch[5]~11_combout  = ( \uart_v2|uart_rx|bitpos [0] & ( (!\uart_v2|uart_rx|sample[1]~1_combout  & (((!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ) # (!\uart_v2|uart_rx|scratch[0]~0_combout )) # (\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ))) ) 
// ) # ( !\uart_v2|uart_rx|bitpos [0] & ( !\uart_v2|uart_rx|sample[1]~1_combout  ) )

	.dataa(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datab(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_rx|scratch[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|bitpos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[5]~11 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[5]~11 .lut_mask = 64'hAAAAAAAAAAA2AAA2;
defparam \uart_v2|uart_rx|scratch[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[5]~12 (
// Equation(s):
// \uart_v2|uart_rx|scratch[5]~12_combout  = ( \uart_v2|uart_rx|scratch[5]~11_combout  & ( \uart_v2|uart_rx|scratch [5] ) ) # ( !\uart_v2|uart_rx|scratch[5]~11_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout  & (((\uart_v2|uart_rx|scratch [5])))) # 
// (\uart_v2|uart_baud|Equal0~0_combout  & (\uart_v2|uart_rx|state.RX_STATE_START~q  & (\GPIO_0[24]~input_o ))) ) )

	.dataa(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datab(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datac(!\GPIO_0[24]~input_o ),
	.datad(!\uart_v2|uart_rx|scratch [5]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch[5]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[5]~12 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[5]~12 .lut_mask = 64'h01AB01AB00FF00FF;
defparam \uart_v2|uart_rx|scratch[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N55
dffeas \uart_v2|uart_rx|scratch[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|scratch[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|scratch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[5] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|scratch[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \uart_v2|uart_rx|data[0]~0 (
// Equation(s):
// \uart_v2|uart_rx|data[0]~0_combout  = ( \uart_v2|uart_baud|Equal0~0_combout  & ( \uart_v2|uart_rx|sample[1]~0_combout  & ( \uart_v2|uart_rx|state.RX_STATE_STOP~q  ) ) ) # ( \uart_v2|uart_baud|Equal0~0_combout  & ( !\uart_v2|uart_rx|sample[1]~0_combout  & 
// ( (\uart_v2|uart_rx|state.RX_STATE_STOP~q  & (\uart_v2|uart_rx|sample [3] & !\GPIO_0[24]~input_o )) ) ) )

	.dataa(!\uart_v2|uart_rx|state.RX_STATE_STOP~q ),
	.datab(!\uart_v2|uart_rx|sample [3]),
	.datac(!\GPIO_0[24]~input_o ),
	.datad(gnd),
	.datae(!\uart_v2|uart_baud|Equal0~0_combout ),
	.dataf(!\uart_v2|uart_rx|sample[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|data[0]~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|data[0]~0 .lut_mask = 64'h0000101000005555;
defparam \uart_v2|uart_rx|data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \uart_v2|uart_rx|data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|scratch [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_rx|data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|data[5] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \rdyClr~0 (
// Equation(s):
// \rdyClr~0_combout  = ( !\uart_v2|uart_tx|state.STATE_IDLE~q  & ( (\uart_v2|uart_rx|rdy~q  & !\rdyClr~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_v2|uart_rx|rdy~q ),
	.datad(!\rdyClr~q ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_tx|state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rdyClr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rdyClr~0 .extended_lut = "off";
defparam \rdyClr~0 .lut_mask = 64'h0F000F0000000000;
defparam \rdyClr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N44
dffeas rdyClr(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rdyClr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdyClr~q ),
	.prn(vcc));
// synopsys translate_off
defparam rdyClr.is_wysiwyg = "true";
defparam rdyClr.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \uart_v2|uart_rx|rdy~0 (
// Equation(s):
// \uart_v2|uart_rx|rdy~0_combout  = ( \uart_v2|uart_rx|rdy~q  & ( !\rdyClr~q  ) )

	.dataa(gnd),
	.datab(!\rdyClr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|rdy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|rdy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|rdy~0 .extended_lut = "off";
defparam \uart_v2|uart_rx|rdy~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \uart_v2|uart_rx|rdy~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \uart_v2|uart_rx|rdy~1 (
// Equation(s):
// \uart_v2|uart_rx|rdy~1_combout  = ( \uart_v2|uart_rx|sample [3] & ( \uart_v2|uart_rx|state.RX_STATE_STOP~q  & ( ((\uart_v2|uart_baud|Equal0~0_combout  & ((!\GPIO_0[24]~input_o ) # (\uart_v2|uart_rx|sample[1]~0_combout )))) # 
// (\uart_v2|uart_rx|rdy~0_combout ) ) ) ) # ( !\uart_v2|uart_rx|sample [3] & ( \uart_v2|uart_rx|state.RX_STATE_STOP~q  & ( ((\uart_v2|uart_rx|sample[1]~0_combout  & \uart_v2|uart_baud|Equal0~0_combout )) # (\uart_v2|uart_rx|rdy~0_combout ) ) ) ) # ( 
// \uart_v2|uart_rx|sample [3] & ( !\uart_v2|uart_rx|state.RX_STATE_STOP~q  & ( \uart_v2|uart_rx|rdy~0_combout  ) ) ) # ( !\uart_v2|uart_rx|sample [3] & ( !\uart_v2|uart_rx|state.RX_STATE_STOP~q  & ( \uart_v2|uart_rx|rdy~0_combout  ) ) )

	.dataa(!\uart_v2|uart_rx|rdy~0_combout ),
	.datab(!\uart_v2|uart_rx|sample[1]~0_combout ),
	.datac(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datad(!\GPIO_0[24]~input_o ),
	.datae(!\uart_v2|uart_rx|sample [3]),
	.dataf(!\uart_v2|uart_rx|state.RX_STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|rdy~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|rdy~1 .extended_lut = "off";
defparam \uart_v2|uart_rx|rdy~1 .lut_mask = 64'h5555555557575F57;
defparam \uart_v2|uart_rx|rdy~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N32
dffeas \uart_v2|uart_rx|rdy (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|rdy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|rdy .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|rdy .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \data[7]~0 (
// Equation(s):
// \data[7]~0_combout  = ( \uart_v2|uart_rx|rdy~q  & ( !\uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_v2|uart_tx|state.STATE_IDLE~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|rdy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[7]~0 .extended_lut = "off";
defparam \data[7]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N55
dffeas \data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data[5] .is_wysiwyg = "true";
defparam \data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N16
dffeas \uart_v2|uart_tx|data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|data[5] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[6]~13 (
// Equation(s):
// \uart_v2|uart_rx|scratch[6]~13_combout  = ( !\uart_v2|uart_rx|sample[1]~1_combout  & ( ((!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ) # ((!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ) # (!\uart_v2|uart_rx|scratch[0]~0_combout ))) # (\uart_v2|uart_rx|bitpos [0]) 
// ) )

	.dataa(!\uart_v2|uart_rx|bitpos [0]),
	.datab(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_rx|scratch[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[6]~13 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[6]~13 .lut_mask = 64'hFFFDFFFD00000000;
defparam \uart_v2|uart_rx|scratch[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N21
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[6]~14 (
// Equation(s):
// \uart_v2|uart_rx|scratch[6]~14_combout  = ( \uart_v2|uart_rx|scratch[6]~13_combout  & ( \uart_v2|uart_rx|scratch [6] ) ) # ( !\uart_v2|uart_rx|scratch[6]~13_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout  & (((\uart_v2|uart_rx|scratch [6])))) # 
// (\uart_v2|uart_baud|Equal0~0_combout  & (\uart_v2|uart_rx|state.RX_STATE_START~q  & (\GPIO_0[24]~input_o ))) ) )

	.dataa(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datab(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datac(!\GPIO_0[24]~input_o ),
	.datad(!\uart_v2|uart_rx|scratch [6]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[6]~14 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[6]~14 .lut_mask = 64'h01AB01AB00FF00FF;
defparam \uart_v2|uart_rx|scratch[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N22
dffeas \uart_v2|uart_rx|scratch[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|scratch[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|scratch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[6] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|scratch[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \uart_v2|uart_rx|data[6]~feeder (
// Equation(s):
// \uart_v2|uart_rx|data[6]~feeder_combout  = ( \uart_v2|uart_rx|scratch [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|data[6]~feeder .extended_lut = "off";
defparam \uart_v2|uart_rx|data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_v2|uart_rx|data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N14
dffeas \uart_v2|uart_rx|data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_rx|data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|data[6] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \data[6]~feeder (
// Equation(s):
// \data[6]~feeder_combout  = ( \uart_v2|uart_rx|data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[6]~feeder .extended_lut = "off";
defparam \data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N53
dffeas \data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data[6] .is_wysiwyg = "true";
defparam \data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N13
dffeas \uart_v2|uart_tx|data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|data[6] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N45
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[7]~15 (
// Equation(s):
// \uart_v2|uart_rx|scratch[7]~15_combout  = ( !\uart_v2|uart_rx|sample[1]~1_combout  & ( (!\uart_v2|uart_rx|bitpos [0]) # ((!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ) # ((!\uart_v2|uart_rx|bitpos [2]) # (!\uart_v2|uart_rx|scratch[0]~0_combout ))) ) )

	.dataa(!\uart_v2|uart_rx|bitpos [0]),
	.datab(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos [2]),
	.datad(!\uart_v2|uart_rx|scratch[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[7]~15 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[7]~15 .lut_mask = 64'hFFFEFFFE00000000;
defparam \uart_v2|uart_rx|scratch[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[7]~16 (
// Equation(s):
// \uart_v2|uart_rx|scratch[7]~16_combout  = ( \uart_v2|uart_rx|scratch[7]~15_combout  & ( \uart_v2|uart_rx|scratch [7] ) ) # ( !\uart_v2|uart_rx|scratch[7]~15_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout  & (((\uart_v2|uart_rx|scratch [7])))) # 
// (\uart_v2|uart_baud|Equal0~0_combout  & (\GPIO_0[24]~input_o  & (\uart_v2|uart_rx|state.RX_STATE_START~q ))) ) )

	.dataa(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datab(!\GPIO_0[24]~input_o ),
	.datac(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datad(!\uart_v2|uart_rx|scratch [7]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[7]~16 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[7]~16 .lut_mask = 64'h01AB01AB00FF00FF;
defparam \uart_v2|uart_rx|scratch[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N4
dffeas \uart_v2|uart_rx|scratch[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|scratch[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|scratch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[7] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|scratch[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N9
cyclonev_lcell_comb \uart_v2|uart_rx|data[7]~feeder (
// Equation(s):
// \uart_v2|uart_rx|data[7]~feeder_combout  = ( \uart_v2|uart_rx|scratch [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|data[7]~feeder .extended_lut = "off";
defparam \uart_v2|uart_rx|data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_v2|uart_rx|data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N11
dffeas \uart_v2|uart_rx|data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_rx|data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|data[7] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N40
dffeas \data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data[7] .is_wysiwyg = "true";
defparam \data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N43
dffeas \uart_v2|uart_tx|data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|data[7] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[2]~5 (
// Equation(s):
// \uart_v2|uart_rx|scratch[2]~5_combout  = ( !\uart_v2|uart_rx|sample[1]~1_combout  & ( ((!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ) # ((!\uart_v2|uart_rx|scratch[0]~0_combout ) # (\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ))) # (\uart_v2|uart_rx|bitpos [0]) ) 
// )

	.dataa(!\uart_v2|uart_rx|bitpos [0]),
	.datab(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_rx|scratch[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[2]~5 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[2]~5 .lut_mask = 64'hFFDFFFDF00000000;
defparam \uart_v2|uart_rx|scratch[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[2]~6 (
// Equation(s):
// \uart_v2|uart_rx|scratch[2]~6_combout  = ( \uart_v2|uart_rx|state.RX_STATE_START~q  & ( (!\uart_v2|uart_baud|Equal0~0_combout  & (((\uart_v2|uart_rx|scratch [2])))) # (\uart_v2|uart_baud|Equal0~0_combout  & ((!\uart_v2|uart_rx|scratch[2]~5_combout  & 
// (\GPIO_0[24]~input_o )) # (\uart_v2|uart_rx|scratch[2]~5_combout  & ((\uart_v2|uart_rx|scratch [2]))))) ) ) # ( !\uart_v2|uart_rx|state.RX_STATE_START~q  & ( (\uart_v2|uart_rx|scratch [2] & ((!\uart_v2|uart_baud|Equal0~0_combout ) # 
// (\uart_v2|uart_rx|scratch[2]~5_combout ))) ) )

	.dataa(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datab(!\GPIO_0[24]~input_o ),
	.datac(!\uart_v2|uart_rx|scratch[2]~5_combout ),
	.datad(!\uart_v2|uart_rx|scratch [2]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[2]~6 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[2]~6 .lut_mask = 64'h00AF00AF10BF10BF;
defparam \uart_v2|uart_rx|scratch[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N1
dffeas \uart_v2|uart_rx|scratch[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|scratch[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|scratch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[2] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|scratch[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N59
dffeas \uart_v2|uart_rx|data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|scratch [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_rx|data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|data[2] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N2
dffeas \data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data[2] .is_wysiwyg = "true";
defparam \data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N19
dffeas \uart_v2|uart_tx|data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|data[2] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N15
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[3]~7 (
// Equation(s):
// \uart_v2|uart_rx|scratch[3]~7_combout  = ( \uart_v2|uart_rx|bitpos [0] & ( (!\uart_v2|uart_rx|sample[1]~1_combout  & ((!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ) # ((!\uart_v2|uart_rx|scratch[0]~0_combout ) # (\uart_v2|uart_rx|bitpos [2])))) ) ) # ( 
// !\uart_v2|uart_rx|bitpos [0] & ( !\uart_v2|uart_rx|sample[1]~1_combout  ) )

	.dataa(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datab(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos [2]),
	.datad(!\uart_v2|uart_rx|scratch[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|bitpos [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[3]~7 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[3]~7 .lut_mask = 64'hAAAAAAAAAA8AAA8A;
defparam \uart_v2|uart_rx|scratch[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[3]~8 (
// Equation(s):
// \uart_v2|uart_rx|scratch[3]~8_combout  = ( \uart_v2|uart_rx|scratch[3]~7_combout  & ( \uart_v2|uart_rx|scratch [3] ) ) # ( !\uart_v2|uart_rx|scratch[3]~7_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout  & (((\uart_v2|uart_rx|scratch [3])))) # 
// (\uart_v2|uart_baud|Equal0~0_combout  & (\uart_v2|uart_rx|state.RX_STATE_START~q  & (\GPIO_0[24]~input_o ))) ) )

	.dataa(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datab(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datac(!\GPIO_0[24]~input_o ),
	.datad(!\uart_v2|uart_rx|scratch [3]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[3]~8 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[3]~8 .lut_mask = 64'h01AB01AB00FF00FF;
defparam \uart_v2|uart_rx|scratch[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N19
dffeas \uart_v2|uart_rx|scratch[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|scratch[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|scratch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[3] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|scratch[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N38
dffeas \uart_v2|uart_rx|data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|scratch [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_rx|data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|data[3] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data[3] .is_wysiwyg = "true";
defparam \data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N19
dffeas \uart_v2|uart_tx|data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|data[3] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[1]~3 (
// Equation(s):
// \uart_v2|uart_rx|scratch[1]~3_combout  = ( !\uart_v2|uart_rx|sample[1]~1_combout  & ( (!\uart_v2|uart_rx|bitpos [0]) # (((!\uart_v2|uart_rx|scratch[0]~0_combout ) # (\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q )) # (\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q )) ) 
// )

	.dataa(!\uart_v2|uart_rx|bitpos [0]),
	.datab(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos[2]~DUPLICATE_q ),
	.datad(!\uart_v2|uart_rx|scratch[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[1]~3 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[1]~3 .lut_mask = 64'hFFBFFFBF00000000;
defparam \uart_v2|uart_rx|scratch[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[1]~4 (
// Equation(s):
// \uart_v2|uart_rx|scratch[1]~4_combout  = ( \uart_v2|uart_rx|scratch[1]~3_combout  & ( \uart_v2|uart_rx|scratch [1] ) ) # ( !\uart_v2|uart_rx|scratch[1]~3_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout  & (((\uart_v2|uart_rx|scratch [1])))) # 
// (\uart_v2|uart_baud|Equal0~0_combout  & (\uart_v2|uart_rx|state.RX_STATE_START~q  & (\GPIO_0[24]~input_o ))) ) )

	.dataa(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datab(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datac(!\GPIO_0[24]~input_o ),
	.datad(!\uart_v2|uart_rx|scratch [1]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[1]~4 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[1]~4 .lut_mask = 64'h01AB01AB00FF00FF;
defparam \uart_v2|uart_rx|scratch[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N7
dffeas \uart_v2|uart_rx|scratch[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|scratch[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|scratch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[1] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|scratch[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N56
dffeas \uart_v2|uart_rx|data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|scratch [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_rx|data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|data[1] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N50
dffeas \data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data[1] .is_wysiwyg = "true";
defparam \data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N35
dffeas \uart_v2|uart_tx|data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|data[1] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N33
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[0]~1 (
// Equation(s):
// \uart_v2|uart_rx|scratch[0]~1_combout  = ( !\uart_v2|uart_rx|sample[1]~1_combout  & ( (((!\uart_v2|uart_rx|scratch[0]~0_combout ) # (\uart_v2|uart_rx|bitpos [2])) # (\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q )) # (\uart_v2|uart_rx|bitpos [0]) ) )

	.dataa(!\uart_v2|uart_rx|bitpos [0]),
	.datab(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos [2]),
	.datad(!\uart_v2|uart_rx|scratch[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[0]~1 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[0]~1 .lut_mask = 64'hFF7FFF7F00000000;
defparam \uart_v2|uart_rx|scratch[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[0]~2 (
// Equation(s):
// \uart_v2|uart_rx|scratch[0]~2_combout  = ( \uart_v2|uart_rx|scratch[0]~1_combout  & ( \uart_v2|uart_rx|scratch [0] ) ) # ( !\uart_v2|uart_rx|scratch[0]~1_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout  & (((\uart_v2|uart_rx|scratch [0])))) # 
// (\uart_v2|uart_baud|Equal0~0_combout  & (\uart_v2|uart_rx|state.RX_STATE_START~q  & (\GPIO_0[24]~input_o ))) ) )

	.dataa(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datab(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datac(!\GPIO_0[24]~input_o ),
	.datad(!\uart_v2|uart_rx|scratch [0]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[0]~2 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[0]~2 .lut_mask = 64'h01AB01AB00FF00FF;
defparam \uart_v2|uart_rx|scratch[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N10
dffeas \uart_v2|uart_rx|scratch[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|scratch[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|scratch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[0] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|scratch[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N15
cyclonev_lcell_comb \uart_v2|uart_rx|data[0]~feeder (
// Equation(s):
// \uart_v2|uart_rx|data[0]~feeder_combout  = ( \uart_v2|uart_rx|scratch [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|data[0]~feeder .extended_lut = "off";
defparam \uart_v2|uart_rx|data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_v2|uart_rx|data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N17
dffeas \uart_v2|uart_rx|data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_rx|data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|data[0] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N58
dffeas \data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data[0] .is_wysiwyg = "true";
defparam \data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \uart_v2|uart_tx|data[0]~feeder (
// Equation(s):
// \uart_v2|uart_tx|data[0]~feeder_combout  = ( data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|data[0]~feeder .extended_lut = "off";
defparam \uart_v2|uart_tx|data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uart_v2|uart_tx|data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N43
dffeas \uart_v2|uart_tx|data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_v2|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|data[0] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \uart_v2|uart_tx|Mux0~4 (
// Equation(s):
// \uart_v2|uart_tx|Mux0~4_combout  = ( !\uart_v2|uart_tx|bitpos [1] & ( (!\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q  & (!\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q  & (\uart_v2|uart_tx|data [0]))) # (\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q  & 
// ((((\uart_v2|uart_tx|data [1]))) # (\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q ))) ) ) # ( \uart_v2|uart_tx|bitpos [1] & ( (!\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q  & (!\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q  & (\uart_v2|uart_tx|data [2]))) # 
// (\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q  & ((((\uart_v2|uart_tx|data [3]))) # (\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q ))) ) )

	.dataa(!\uart_v2|uart_tx|bitpos[0]~DUPLICATE_q ),
	.datab(!\uart_v2|uart_tx|bitpos[2]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_tx|data [2]),
	.datad(!\uart_v2|uart_tx|data [3]),
	.datae(!\uart_v2|uart_tx|bitpos [1]),
	.dataf(!\uart_v2|uart_tx|data [1]),
	.datag(!\uart_v2|uart_tx|data [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Mux0~4 .extended_lut = "on";
defparam \uart_v2|uart_tx|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \uart_v2|uart_tx|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N51
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[4]~9 (
// Equation(s):
// \uart_v2|uart_rx|scratch[4]~9_combout  = ( !\uart_v2|uart_rx|sample[1]~1_combout  & ( (((!\uart_v2|uart_rx|bitpos [2]) # (!\uart_v2|uart_rx|scratch[0]~0_combout )) # (\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q )) # (\uart_v2|uart_rx|bitpos [0]) ) )

	.dataa(!\uart_v2|uart_rx|bitpos [0]),
	.datab(!\uart_v2|uart_rx|bitpos[1]~DUPLICATE_q ),
	.datac(!\uart_v2|uart_rx|bitpos [2]),
	.datad(!\uart_v2|uart_rx|scratch[0]~0_combout ),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|sample[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[4]~9 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[4]~9 .lut_mask = 64'hFFF7FFF700000000;
defparam \uart_v2|uart_rx|scratch[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N57
cyclonev_lcell_comb \uart_v2|uart_rx|scratch[4]~10 (
// Equation(s):
// \uart_v2|uart_rx|scratch[4]~10_combout  = ( \uart_v2|uart_rx|scratch[4]~9_combout  & ( \uart_v2|uart_rx|scratch [4] ) ) # ( !\uart_v2|uart_rx|scratch[4]~9_combout  & ( (!\uart_v2|uart_baud|Equal0~0_combout  & (((\uart_v2|uart_rx|scratch [4])))) # 
// (\uart_v2|uart_baud|Equal0~0_combout  & (\uart_v2|uart_rx|state.RX_STATE_START~q  & (\GPIO_0[24]~input_o ))) ) )

	.dataa(!\uart_v2|uart_baud|Equal0~0_combout ),
	.datab(!\uart_v2|uart_rx|state.RX_STATE_START~q ),
	.datac(!\GPIO_0[24]~input_o ),
	.datad(!\uart_v2|uart_rx|scratch [4]),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|scratch[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_rx|scratch[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[4]~10 .extended_lut = "off";
defparam \uart_v2|uart_rx|scratch[4]~10 .lut_mask = 64'h01AB01AB00FF00FF;
defparam \uart_v2|uart_rx|scratch[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N58
dffeas \uart_v2|uart_rx|scratch[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_rx|scratch[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|scratch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|scratch[4] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|scratch[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N41
dffeas \uart_v2|uart_rx|data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_v2|uart_rx|scratch [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_rx|data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_rx|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_rx|data[4] .is_wysiwyg = "true";
defparam \uart_v2|uart_rx|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N33
cyclonev_lcell_comb \data[4]~feeder (
// Equation(s):
// \data[4]~feeder_combout  = ( \uart_v2|uart_rx|data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_v2|uart_rx|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[4]~feeder .extended_lut = "off";
defparam \data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N35
dffeas \data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data[4] .is_wysiwyg = "true";
defparam \data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N22
dffeas \uart_v2|uart_tx|data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_v2|uart_tx|data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|data[4] .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \uart_v2|uart_tx|Mux0~0 (
// Equation(s):
// \uart_v2|uart_tx|Mux0~0_combout  = ( !\uart_v2|uart_tx|bitpos [1] & ( (!\uart_v2|uart_tx|bitpos [2] & ((((\uart_v2|uart_tx|Mux0~4_combout ))))) # (\uart_v2|uart_tx|bitpos [2] & (((!\uart_v2|uart_tx|Mux0~4_combout  & ((\uart_v2|uart_tx|data [4]))) # 
// (\uart_v2|uart_tx|Mux0~4_combout  & (\uart_v2|uart_tx|data [5]))))) ) ) # ( \uart_v2|uart_tx|bitpos [1] & ( (!\uart_v2|uart_tx|bitpos [2] & ((((\uart_v2|uart_tx|Mux0~4_combout ))))) # (\uart_v2|uart_tx|bitpos [2] & (((!\uart_v2|uart_tx|Mux0~4_combout  & 
// (\uart_v2|uart_tx|data [6])) # (\uart_v2|uart_tx|Mux0~4_combout  & ((\uart_v2|uart_tx|data [7])))))) ) )

	.dataa(!\uart_v2|uart_tx|bitpos [2]),
	.datab(!\uart_v2|uart_tx|data [5]),
	.datac(!\uart_v2|uart_tx|data [6]),
	.datad(!\uart_v2|uart_tx|data [7]),
	.datae(!\uart_v2|uart_tx|bitpos [1]),
	.dataf(!\uart_v2|uart_tx|Mux0~4_combout ),
	.datag(!\uart_v2|uart_tx|data [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Mux0~0 .extended_lut = "on";
defparam \uart_v2|uart_tx|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \uart_v2|uart_tx|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N36
cyclonev_lcell_comb \uart_v2|uart_tx|Selector7~1 (
// Equation(s):
// \uart_v2|uart_tx|Selector7~1_combout  = ( \uart_v2|uart_tx|tx~q  & ( \uart_v2|uart_tx|Mux0~0_combout  & ( (!\uart_v2|uart_baud|Equal1~2_combout ) # ((!\uart_v2|uart_tx|state.STATE_DATA~q  & !\uart_v2|uart_tx|state.STATE_STOP~q )) ) ) ) # ( 
// !\uart_v2|uart_tx|tx~q  & ( \uart_v2|uart_tx|Mux0~0_combout  & ( (\uart_v2|uart_tx|Selector7~0_combout  & ((!\uart_v2|uart_baud|Equal1~2_combout ) # ((!\uart_v2|uart_tx|state.STATE_DATA~q  & !\uart_v2|uart_tx|state.STATE_STOP~q )))) ) ) ) # ( 
// \uart_v2|uart_tx|tx~q  & ( !\uart_v2|uart_tx|Mux0~0_combout  & ( (!\uart_v2|uart_tx|state.STATE_STOP~q ) # (!\uart_v2|uart_baud|Equal1~2_combout ) ) ) ) # ( !\uart_v2|uart_tx|tx~q  & ( !\uart_v2|uart_tx|Mux0~0_combout  & ( 
// (\uart_v2|uart_tx|Selector7~0_combout  & ((!\uart_v2|uart_tx|state.STATE_STOP~q ) # (!\uart_v2|uart_baud|Equal1~2_combout ))) ) ) )

	.dataa(!\uart_v2|uart_tx|state.STATE_DATA~q ),
	.datab(!\uart_v2|uart_tx|Selector7~0_combout ),
	.datac(!\uart_v2|uart_tx|state.STATE_STOP~q ),
	.datad(!\uart_v2|uart_baud|Equal1~2_combout ),
	.datae(!\uart_v2|uart_tx|tx~q ),
	.dataf(!\uart_v2|uart_tx|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_v2|uart_tx|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_v2|uart_tx|Selector7~1 .extended_lut = "off";
defparam \uart_v2|uart_tx|Selector7~1 .lut_mask = 64'h3330FFF03320FFA0;
defparam \uart_v2|uart_tx|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N37
dffeas \uart_v2|uart_tx|tx (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\uart_v2|uart_tx|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_v2|uart_tx|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_v2|uart_tx|tx .is_wysiwyg = "true";
defparam \uart_v2|uart_tx|tx .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N52
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
