module top_module(
    input in,
    output reg out
);
  
always @(in)
    out = in;

endmodule
