{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650899918666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650899918673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 18:18:38 2022 " "Processing started: Mon Apr 25 18:18:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650899918673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899918673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c lab2_task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c lab2_task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899918673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650899919387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650899919387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_task1.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab2_task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650899930706 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2_task1 " "Found entity 2: lab2_task1" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650899930706 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650899930706 ""} { "Info" "ISGN_ENTITY_NAME" "4 next_state " "Found entity 4: next_state" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650899930706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899930706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zzero1 lab2_task1.sv(13) " "Verilog HDL Implicit Net warning at lab2_task1.sv(13): created implicit net for \"zzero1\"" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650899930709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_task1 " "Elaborating entity \"lab2_task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650899930765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:fl " "Elaborating entity \"flopr\" for hierarchy \"flopr:fl\"" {  } { { "lab2_task1.sv" "fl" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650899930820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state next_state:next " "Elaborating entity \"next_state\" for hierarchy \"next_state:next\"" {  } { { "lab2_task1.sv" "next" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650899930846 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(41) " "Verilog HDL Always Construct warning at lab2_task1.sv(41): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(41) " "Verilog HDL Always Construct warning at lab2_task1.sv(41): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero lab2_task1.sv(41) " "Verilog HDL Always Construct warning at lab2_task1.sv(41): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero lab2_task1.sv(50) " "Verilog HDL Always Construct warning at lab2_task1.sv(50): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(52) " "Verilog HDL Always Construct warning at lab2_task1.sv(52): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(52) " "Verilog HDL Always Construct warning at lab2_task1.sv(52): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(53) " "Verilog HDL Always Construct warning at lab2_task1.sv(53): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(54) " "Verilog HDL Always Construct warning at lab2_task1.sv(54): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(54) " "Verilog HDL Always Construct warning at lab2_task1.sv(54): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(55) " "Verilog HDL Always Construct warning at lab2_task1.sv(55): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930848 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(55) " "Verilog HDL Always Construct warning at lab2_task1.sv(55): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(56) " "Verilog HDL Always Construct warning at lab2_task1.sv(56): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign lab2_task1.sv(59) " "Verilog HDL Always Construct warning at lab2_task1.sv(59): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(61) " "Verilog HDL Always Construct warning at lab2_task1.sv(61): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(61) " "Verilog HDL Always Construct warning at lab2_task1.sv(61): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(62) " "Verilog HDL Always Construct warning at lab2_task1.sv(62): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(63) " "Verilog HDL Always Construct warning at lab2_task1.sv(63): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(63) " "Verilog HDL Always Construct warning at lab2_task1.sv(63): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(64) " "Verilog HDL Always Construct warning at lab2_task1.sv(64): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(64) " "Verilog HDL Always Construct warning at lab2_task1.sv(64): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(65) " "Verilog HDL Always Construct warning at lab2_task1.sv(65): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign lab2_task1.sv(68) " "Verilog HDL Always Construct warning at lab2_task1.sv(68): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930849 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(70) " "Verilog HDL Always Construct warning at lab2_task1.sv(70): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(70) " "Verilog HDL Always Construct warning at lab2_task1.sv(70): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(71) " "Verilog HDL Always Construct warning at lab2_task1.sv(71): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(72) " "Verilog HDL Always Construct warning at lab2_task1.sv(72): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(72) " "Verilog HDL Always Construct warning at lab2_task1.sv(72): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_a lab2_task1.sv(73) " "Verilog HDL Always Construct warning at lab2_task1.sv(73): variable \"input_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left lab2_task1.sv(73) " "Verilog HDL Always Construct warning at lab2_task1.sv(73): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a lab2_task1.sv(39) " "Verilog HDL Always Construct warning at lab2_task1.sv(39): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r lab2_task1.sv(39) " "Verilog HDL Always Construct warning at lab2_task1.sv(39): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l lab2_task1.sv(39) " "Verilog HDL Always Construct warning at lab2_task1.sv(39): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b lab2_task1.sv(39) " "Verilog HDL Always Construct warning at lab2_task1.sv(39): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c lab2_task1.sv(39) " "Verilog HDL Always Construct warning at lab2_task1.sv(39): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650899930850 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign lab2_task1.sv(39) " "Verilog HDL Always Construct warning at lab2_task1.sv(39): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650899930851 "|lab2_task1|next_state:next"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zero 0 lab2_task1.sv(37) " "Net \"zero\" at lab2_task1.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650899930851 "|lab2_task1|next_state:next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign lab2_task1.sv(59) " "Inferred latch for \"sign\" at lab2_task1.sv(59)" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899930851 "|lab2_task1|next_state:next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c lab2_task1.sv(59) " "Inferred latch for \"c\" at lab2_task1.sv(59)" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899930851 "|lab2_task1|next_state:next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b lab2_task1.sv(59) " "Inferred latch for \"b\" at lab2_task1.sv(59)" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899930851 "|lab2_task1|next_state:next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l lab2_task1.sv(59) " "Inferred latch for \"l\" at lab2_task1.sv(59)" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899930851 "|lab2_task1|next_state:next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r lab2_task1.sv(59) " "Inferred latch for \"r\" at lab2_task1.sv(59)" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899930851 "|lab2_task1|next_state:next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a lab2_task1.sv(59) " "Inferred latch for \"a\" at lab2_task1.sv(59)" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899930851 "|lab2_task1|next_state:next"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec\"" {  } { { "lab2_task1.sv" "dec" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650899930870 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "lab2_task1.sv" "l" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650899930896 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1650899930896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650899931444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "la GND " "Pin \"la\" is stuck at GND" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650899931477 "|lab2_task1|la"} { "Warning" "WMLS_MLS_STUCK_PIN" "lb GND " "Pin \"lb\" is stuck at GND" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650899931477 "|lab2_task1|lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "lc GND " "Pin \"lc\" is stuck at GND" {  } { { "lab2_task1.sv" "" { Text "Z:/Users/alenavorobej/AVS/lab2_task1/lab2_task1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650899931477 "|lab2_task1|lc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650899931477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650899931578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650899932106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650899932106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650899932268 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650899932268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650899932268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650899932268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650899932295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 18:18:52 2022 " "Processing ended: Mon Apr 25 18:18:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650899932295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650899932295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650899932295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650899932295 ""}
