# Frame-sniffer

### Contributors

This project was made possible by the following contributors:

- [Reza Paktinat](https://github.com/mrpreza)
- [Saeed Razavi](https://github.com/Spitamo)
- [Soroosh Dadashi](https://github.com/sorooshdp)

### Project Description


An FPGA-based Ethernet frame sniffer designed to capture, analyze, and validate network frames at the hardware level.  
This project includes VHDL source code, a Python frame generator for testing, and a testbench for simulation.  

---

## ğŸš€ Features
- **VHDL Implementation**  
  Core logic for sniffing and processing Ethernet frames on FPGA hardware.  

- **Testbench (VHDL)**  
  Simulation environment for verifying the FPGA logic.  

- **Python Frame Generator**  
  (`framegen.py`) Used to generate test frames for validation and debugging.  

- **Wireshark Integration**  
  Example captured outputs (screenshots included) for validating functionality.  

---

## ğŸ“‚ Project Structure

Frame-sniffer-main/
â”‚
â”œâ”€â”€ fpga project/
â”‚ â”œâ”€â”€ Attached Files/
â”‚ â”‚ â”œâ”€â”€ framegen.py # Python-based frame generator
â”‚ â”‚ â”œâ”€â”€ testbench.vhdl # VHDL testbench
â”‚ â”‚ â”œâ”€â”€ vhdl.vhdl # Main VHDL source
â”‚ â”‚ â”œâ”€â”€ UCF.txt # FPGA constraint file
â”‚ â”‚ â”œâ”€â”€ wireshark output*.jpg # Validation images
â”‚ â”‚ â”œâ”€â”€ report.pdf # Project report
â”‚ â”‚ â”œâ”€â”€ LES.pdf # Learning material
â”‚ â”‚ â””â”€â”€ report.docx # Additional documentation
â”‚ â”‚
â”‚ â””â”€â”€ Report.pdf # Main project report
â”‚
â””â”€â”€ README.md # Documentation





---

## ğŸ› ï¸ Requirements

- **Hardware**:  
  - Xilinx FPGA board (or compatible)  
  - Ethernet PHY interface  

- **Software**:  
  - [Xilinx ISE / Vivado](https://www.xilinx.com/) (for synthesis and simulation)  
  - Python 3.x (for frame generation)  
  - [Wireshark](https://www.wireshark.org/) (for packet validation)  

---

## âš¡ Usage

1. **Synthesize and Deploy**  
   - Load `vhdl.vhdl` and `UCF.txt` into your FPGA project (ISE/Vivado).  
   - Compile and program the FPGA.  

2. **Run Simulation (Optional)**  
   - Open `testbench.vhdl` in your simulator.  
   - Verify output waveforms and frame detection.  

3. **Generate Test Frames**  
   ```bash
   python framegen.py
ğŸ“– Documentation

Full report: Report.pdf

Additional docs: report.docx, report.pdf, LES.pdf

Example outputs: wireshark output (1).jpg, wireshark output (2).jpg

ğŸ”§ Future Improvements

Support for advanced protocols (IPv6, ARP, etc.)

Real-time packet filtering on FPGA

Integration with host PC via UART/Ethernet

ğŸ“œ License

This project is provided for educational and research purposes.
Check included documentation for licensing details.
