
vvvf.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <prog_ptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	4b18      	ldr	r3, [pc, #96]	; (68 <init+0x64>)
   6:	4919      	ldr	r1, [pc, #100]	; (6c <init+0x68>)
   8:	447b      	add	r3, pc
   a:	b570      	push	{r4, r5, r6, lr}
   c:	681b      	ldr	r3, [r3, #0]
   e:	4b18      	ldr	r3, [pc, #96]	; (70 <init+0x6c>)
  10:	4c14      	ldr	r4, [pc, #80]	; (64 <init+0x60>)
  12:	447b      	add	r3, pc
  14:	2600      	movs	r6, #0
  16:	711e      	strb	r6, [r3, #4]
  18:	4b16      	ldr	r3, [pc, #88]	; (74 <init+0x70>)
  1a:	4605      	mov	r5, r0
  1c:	447b      	add	r3, pc
  1e:	4816      	ldr	r0, [pc, #88]	; (78 <init+0x74>)
  20:	711e      	strb	r6, [r3, #4]
  22:	4479      	add	r1, pc
  24:	6823      	ldr	r3, [r4, #0]
  26:	4478      	add	r0, pc
  28:	4798      	blx	r3
  2a:	4914      	ldr	r1, [pc, #80]	; (7c <init+0x78>)
  2c:	4814      	ldr	r0, [pc, #80]	; (80 <init+0x7c>)
  2e:	6823      	ldr	r3, [r4, #0]
  30:	4479      	add	r1, pc
  32:	4478      	add	r0, pc
  34:	4798      	blx	r3
  36:	4913      	ldr	r1, [pc, #76]	; (84 <init+0x80>)
  38:	4813      	ldr	r0, [pc, #76]	; (88 <init+0x84>)
  3a:	6823      	ldr	r3, [r4, #0]
  3c:	4479      	add	r1, pc
  3e:	4478      	add	r0, pc
  40:	4798      	blx	r3
  42:	4912      	ldr	r1, [pc, #72]	; (8c <init+0x88>)
  44:	4812      	ldr	r0, [pc, #72]	; (90 <init+0x8c>)
  46:	6823      	ldr	r3, [r4, #0]
  48:	4479      	add	r1, pc
  4a:	4478      	add	r0, pc
  4c:	4798      	blx	r3
  4e:	4b11      	ldr	r3, [pc, #68]	; (94 <init+0x90>)
  50:	4811      	ldr	r0, [pc, #68]	; (98 <init+0x94>)
  52:	447b      	add	r3, pc
  54:	e9c5 3600 	strd	r3, r6, [r5]
  58:	4478      	add	r0, pc
  5a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
  5e:	4798      	blx	r3
  60:	2001      	movs	r0, #1
  62:	bd70      	pop	{r4, r5, r6, pc}
  64:	1000f800 	andne	pc, r0, r0, lsl #16
  68:	fffffff4 			; <UNDEFINED> instruction: 0xfffffff4
  6c:	00000adb 	ldrdeq	r0, [r0], -fp
  70:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
  74:	000003c0 	andeq	r0, r0, r0, asr #7
  78:	00000966 	andeq	r0, r0, r6, ror #18
  7c:	00000b55 	andeq	r0, r0, r5, asr fp
  80:	0000096f 	andeq	r0, r0, pc, ror #18
  84:	00000d81 	andeq	r0, r0, r1, lsl #27
  88:	00000977 	andeq	r0, r0, r7, ror r9
  8c:	00000d25 	andeq	r0, r0, r5, lsr #26
  90:	0000097d 	andeq	r0, r0, sp, ror r9
  94:	00000b8b 	andeq	r0, r0, fp, lsl #23
  98:	00000981 	andeq	r0, r0, r1, lsl #19

Disassembly of section .data.frequency:

0000009c <frequency>:
  9c:	447a0000 	ldrbtmi	r0, [sl], #-0

Disassembly of section .data.use_buffer1:

000000a0 <use_buffer1>:
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .bss.amplitude:

000000a4 <amplitude>:
  a4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.buffer1:

000000a8 <buffer1>:
	...

Disassembly of section .bss.buffer2:

00000238 <buffer2>:
	...

Disassembly of section .bss.buffer_ready:

000003c8 <buffer_ready>:
	...

Disassembly of section .bss.generator_thread_data:

000003cc <generator_thread_data>:
	...

Disassembly of section .bss.last_samples_generated:

000003d4 <last_samples_generated>:
 3d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_time:

000003d8 <last_time>:
 3d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.phase:

000003dc <phase>:
 3dc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.playback_thread_data:

000003e0 <playback_thread_data>:
	...

Disassembly of section .bss.samples_generated:

000003e8 <samples_generated>:
 3e8:	00000000 	andeq	r0, r0, r0

Disassembly of section .text:

000003f0 <__aeabi_drsub>:
 3f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 3f4:	e002      	b.n	3fc <__adddf3>
 3f6:	bf00      	nop

000003f8 <__aeabi_dsub>:
 3f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000003fc <__adddf3>:
 3fc:	b530      	push	{r4, r5, lr}
 3fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 402:	ea4f 0543 	mov.w	r5, r3, lsl #1
 406:	ea94 0f05 	teq	r4, r5
 40a:	bf08      	it	eq
 40c:	ea90 0f02 	teqeq	r0, r2
 410:	bf1f      	itttt	ne
 412:	ea54 0c00 	orrsne.w	ip, r4, r0
 416:	ea55 0c02 	orrsne.w	ip, r5, r2
 41a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 41e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 422:	f000 80e2 	beq.w	5ea <__adddf3+0x1ee>
 426:	ea4f 5454 	mov.w	r4, r4, lsr #21
 42a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 42e:	bfb8      	it	lt
 430:	426d      	neglt	r5, r5
 432:	dd0c      	ble.n	44e <__adddf3+0x52>
 434:	442c      	add	r4, r5
 436:	ea80 0202 	eor.w	r2, r0, r2
 43a:	ea81 0303 	eor.w	r3, r1, r3
 43e:	ea82 0000 	eor.w	r0, r2, r0
 442:	ea83 0101 	eor.w	r1, r3, r1
 446:	ea80 0202 	eor.w	r2, r0, r2
 44a:	ea81 0303 	eor.w	r3, r1, r3
 44e:	2d36      	cmp	r5, #54	; 0x36
 450:	bf88      	it	hi
 452:	bd30      	pophi	{r4, r5, pc}
 454:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 458:	ea4f 3101 	mov.w	r1, r1, lsl #12
 45c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 460:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 464:	d002      	beq.n	46c <__adddf3+0x70>
 466:	4240      	negs	r0, r0
 468:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 46c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 470:	ea4f 3303 	mov.w	r3, r3, lsl #12
 474:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 478:	d002      	beq.n	480 <__adddf3+0x84>
 47a:	4252      	negs	r2, r2
 47c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 480:	ea94 0f05 	teq	r4, r5
 484:	f000 80a7 	beq.w	5d6 <__adddf3+0x1da>
 488:	f1a4 0401 	sub.w	r4, r4, #1
 48c:	f1d5 0e20 	rsbs	lr, r5, #32
 490:	db0d      	blt.n	4ae <__adddf3+0xb2>
 492:	fa02 fc0e 	lsl.w	ip, r2, lr
 496:	fa22 f205 	lsr.w	r2, r2, r5
 49a:	1880      	adds	r0, r0, r2
 49c:	f141 0100 	adc.w	r1, r1, #0
 4a0:	fa03 f20e 	lsl.w	r2, r3, lr
 4a4:	1880      	adds	r0, r0, r2
 4a6:	fa43 f305 	asr.w	r3, r3, r5
 4aa:	4159      	adcs	r1, r3
 4ac:	e00e      	b.n	4cc <__adddf3+0xd0>
 4ae:	f1a5 0520 	sub.w	r5, r5, #32
 4b2:	f10e 0e20 	add.w	lr, lr, #32
 4b6:	2a01      	cmp	r2, #1
 4b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 4bc:	bf28      	it	cs
 4be:	f04c 0c02 	orrcs.w	ip, ip, #2
 4c2:	fa43 f305 	asr.w	r3, r3, r5
 4c6:	18c0      	adds	r0, r0, r3
 4c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 4cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 4d0:	d507      	bpl.n	4e2 <__adddf3+0xe6>
 4d2:	f04f 0e00 	mov.w	lr, #0
 4d6:	f1dc 0c00 	rsbs	ip, ip, #0
 4da:	eb7e 0000 	sbcs.w	r0, lr, r0
 4de:	eb6e 0101 	sbc.w	r1, lr, r1
 4e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 4e6:	d31b      	bcc.n	520 <__adddf3+0x124>
 4e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 4ec:	d30c      	bcc.n	508 <__adddf3+0x10c>
 4ee:	0849      	lsrs	r1, r1, #1
 4f0:	ea5f 0030 	movs.w	r0, r0, rrx
 4f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 4f8:	f104 0401 	add.w	r4, r4, #1
 4fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 500:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 504:	f080 809a 	bcs.w	63c <__adddf3+0x240>
 508:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 50c:	bf08      	it	eq
 50e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 512:	f150 0000 	adcs.w	r0, r0, #0
 516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 51a:	ea41 0105 	orr.w	r1, r1, r5
 51e:	bd30      	pop	{r4, r5, pc}
 520:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 524:	4140      	adcs	r0, r0
 526:	eb41 0101 	adc.w	r1, r1, r1
 52a:	3c01      	subs	r4, #1
 52c:	bf28      	it	cs
 52e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 532:	d2e9      	bcs.n	508 <__adddf3+0x10c>
 534:	f091 0f00 	teq	r1, #0
 538:	bf04      	itt	eq
 53a:	4601      	moveq	r1, r0
 53c:	2000      	moveq	r0, #0
 53e:	fab1 f381 	clz	r3, r1
 542:	bf08      	it	eq
 544:	3320      	addeq	r3, #32
 546:	f1a3 030b 	sub.w	r3, r3, #11
 54a:	f1b3 0220 	subs.w	r2, r3, #32
 54e:	da0c      	bge.n	56a <__adddf3+0x16e>
 550:	320c      	adds	r2, #12
 552:	dd08      	ble.n	566 <__adddf3+0x16a>
 554:	f102 0c14 	add.w	ip, r2, #20
 558:	f1c2 020c 	rsb	r2, r2, #12
 55c:	fa01 f00c 	lsl.w	r0, r1, ip
 560:	fa21 f102 	lsr.w	r1, r1, r2
 564:	e00c      	b.n	580 <__adddf3+0x184>
 566:	f102 0214 	add.w	r2, r2, #20
 56a:	bfd8      	it	le
 56c:	f1c2 0c20 	rsble	ip, r2, #32
 570:	fa01 f102 	lsl.w	r1, r1, r2
 574:	fa20 fc0c 	lsr.w	ip, r0, ip
 578:	bfdc      	itt	le
 57a:	ea41 010c 	orrle.w	r1, r1, ip
 57e:	4090      	lslle	r0, r2
 580:	1ae4      	subs	r4, r4, r3
 582:	bfa2      	ittt	ge
 584:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 588:	4329      	orrge	r1, r5
 58a:	bd30      	popge	{r4, r5, pc}
 58c:	ea6f 0404 	mvn.w	r4, r4
 590:	3c1f      	subs	r4, #31
 592:	da1c      	bge.n	5ce <__adddf3+0x1d2>
 594:	340c      	adds	r4, #12
 596:	dc0e      	bgt.n	5b6 <__adddf3+0x1ba>
 598:	f104 0414 	add.w	r4, r4, #20
 59c:	f1c4 0220 	rsb	r2, r4, #32
 5a0:	fa20 f004 	lsr.w	r0, r0, r4
 5a4:	fa01 f302 	lsl.w	r3, r1, r2
 5a8:	ea40 0003 	orr.w	r0, r0, r3
 5ac:	fa21 f304 	lsr.w	r3, r1, r4
 5b0:	ea45 0103 	orr.w	r1, r5, r3
 5b4:	bd30      	pop	{r4, r5, pc}
 5b6:	f1c4 040c 	rsb	r4, r4, #12
 5ba:	f1c4 0220 	rsb	r2, r4, #32
 5be:	fa20 f002 	lsr.w	r0, r0, r2
 5c2:	fa01 f304 	lsl.w	r3, r1, r4
 5c6:	ea40 0003 	orr.w	r0, r0, r3
 5ca:	4629      	mov	r1, r5
 5cc:	bd30      	pop	{r4, r5, pc}
 5ce:	fa21 f004 	lsr.w	r0, r1, r4
 5d2:	4629      	mov	r1, r5
 5d4:	bd30      	pop	{r4, r5, pc}
 5d6:	f094 0f00 	teq	r4, #0
 5da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 5de:	bf06      	itte	eq
 5e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 5e4:	3401      	addeq	r4, #1
 5e6:	3d01      	subne	r5, #1
 5e8:	e74e      	b.n	488 <__adddf3+0x8c>
 5ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 5ee:	bf18      	it	ne
 5f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 5f4:	d029      	beq.n	64a <__adddf3+0x24e>
 5f6:	ea94 0f05 	teq	r4, r5
 5fa:	bf08      	it	eq
 5fc:	ea90 0f02 	teqeq	r0, r2
 600:	d005      	beq.n	60e <__adddf3+0x212>
 602:	ea54 0c00 	orrs.w	ip, r4, r0
 606:	bf04      	itt	eq
 608:	4619      	moveq	r1, r3
 60a:	4610      	moveq	r0, r2
 60c:	bd30      	pop	{r4, r5, pc}
 60e:	ea91 0f03 	teq	r1, r3
 612:	bf1e      	ittt	ne
 614:	2100      	movne	r1, #0
 616:	2000      	movne	r0, #0
 618:	bd30      	popne	{r4, r5, pc}
 61a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 61e:	d105      	bne.n	62c <__adddf3+0x230>
 620:	0040      	lsls	r0, r0, #1
 622:	4149      	adcs	r1, r1
 624:	bf28      	it	cs
 626:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 62a:	bd30      	pop	{r4, r5, pc}
 62c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 630:	bf3c      	itt	cc
 632:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 636:	bd30      	popcc	{r4, r5, pc}
 638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 63c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 640:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 644:	f04f 0000 	mov.w	r0, #0
 648:	bd30      	pop	{r4, r5, pc}
 64a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 64e:	bf1a      	itte	ne
 650:	4619      	movne	r1, r3
 652:	4610      	movne	r0, r2
 654:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 658:	bf1c      	itt	ne
 65a:	460b      	movne	r3, r1
 65c:	4602      	movne	r2, r0
 65e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 662:	bf06      	itte	eq
 664:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 668:	ea91 0f03 	teqeq	r1, r3
 66c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 670:	bd30      	pop	{r4, r5, pc}
 672:	bf00      	nop

00000674 <__aeabi_ui2d>:
 674:	f090 0f00 	teq	r0, #0
 678:	bf04      	itt	eq
 67a:	2100      	moveq	r1, #0
 67c:	4770      	bxeq	lr
 67e:	b530      	push	{r4, r5, lr}
 680:	f44f 6480 	mov.w	r4, #1024	; 0x400
 684:	f104 0432 	add.w	r4, r4, #50	; 0x32
 688:	f04f 0500 	mov.w	r5, #0
 68c:	f04f 0100 	mov.w	r1, #0
 690:	e750      	b.n	534 <__adddf3+0x138>
 692:	bf00      	nop

00000694 <__aeabi_i2d>:
 694:	f090 0f00 	teq	r0, #0
 698:	bf04      	itt	eq
 69a:	2100      	moveq	r1, #0
 69c:	4770      	bxeq	lr
 69e:	b530      	push	{r4, r5, lr}
 6a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 6a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 6a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 6ac:	bf48      	it	mi
 6ae:	4240      	negmi	r0, r0
 6b0:	f04f 0100 	mov.w	r1, #0
 6b4:	e73e      	b.n	534 <__adddf3+0x138>
 6b6:	bf00      	nop

000006b8 <__aeabi_f2d>:
 6b8:	0042      	lsls	r2, r0, #1
 6ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 6be:	ea4f 0131 	mov.w	r1, r1, rrx
 6c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 6c6:	bf1f      	itttt	ne
 6c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 6cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 6d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 6d4:	4770      	bxne	lr
 6d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 6da:	bf08      	it	eq
 6dc:	4770      	bxeq	lr
 6de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 6e2:	bf04      	itt	eq
 6e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 6e8:	4770      	bxeq	lr
 6ea:	b530      	push	{r4, r5, lr}
 6ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 6f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 6f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 6f8:	e71c      	b.n	534 <__adddf3+0x138>
 6fa:	bf00      	nop

000006fc <__aeabi_ul2d>:
 6fc:	ea50 0201 	orrs.w	r2, r0, r1
 700:	bf08      	it	eq
 702:	4770      	bxeq	lr
 704:	b530      	push	{r4, r5, lr}
 706:	f04f 0500 	mov.w	r5, #0
 70a:	e00a      	b.n	722 <__aeabi_l2d+0x16>

0000070c <__aeabi_l2d>:
 70c:	ea50 0201 	orrs.w	r2, r0, r1
 710:	bf08      	it	eq
 712:	4770      	bxeq	lr
 714:	b530      	push	{r4, r5, lr}
 716:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 71a:	d502      	bpl.n	722 <__aeabi_l2d+0x16>
 71c:	4240      	negs	r0, r0
 71e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 722:	f44f 6480 	mov.w	r4, #1024	; 0x400
 726:	f104 0432 	add.w	r4, r4, #50	; 0x32
 72a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 72e:	f43f aed8 	beq.w	4e2 <__adddf3+0xe6>
 732:	f04f 0203 	mov.w	r2, #3
 736:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 73a:	bf18      	it	ne
 73c:	3203      	addne	r2, #3
 73e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 742:	bf18      	it	ne
 744:	3203      	addne	r2, #3
 746:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 74a:	f1c2 0320 	rsb	r3, r2, #32
 74e:	fa00 fc03 	lsl.w	ip, r0, r3
 752:	fa20 f002 	lsr.w	r0, r0, r2
 756:	fa01 fe03 	lsl.w	lr, r1, r3
 75a:	ea40 000e 	orr.w	r0, r0, lr
 75e:	fa21 f102 	lsr.w	r1, r1, r2
 762:	4414      	add	r4, r2
 764:	e6bd      	b.n	4e2 <__adddf3+0xe6>
 766:	bf00      	nop
	...
 770:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
 774:	6b636162 	blvs	18d8d04 <ext_set_amplitude+0x18d7f44>
 778:	72687420 	rsbvc	r7, r8, #32, 8	; 0x20000000
 77c:	20646165 	rsbcs	r6, r4, r5, ror #2
 780:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 784:	21646576 	smccs	18006	; 0x4656
 788:	6c50000a 	mrrcvs	0, 0, r0, r0, cr10	; <UNPREDICTABLE>
 78c:	61627961 	cmnvs	r2, r1, ror #18
 790:	6c206b63 			; <UNDEFINED> instruction: 0x6c206b63
 794:	20706f6f 	rsbscs	r6, r0, pc, ror #30
 798:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
 79c:	74206461 	strtvc	r6, [r0], #-1121	; 0xfffffb9f
 7a0:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 7a4:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
 7a8:	000a2e64 	andeq	r2, sl, r4, ror #28
 7ac:	00000000 	andeq	r0, r0, r0
 7b0:	656e6567 	strbvs	r6, [lr, #-1383]!	; 0xfffffa99
 7b4:	6f746172 	svcvs	0x00746172
 7b8:	6f6c5f72 	svcvs	0x006c5f72
 7bc:	7000706f 	andvc	r7, r0, pc, rrx
 7c0:	6279616c 	rsbsvs	r6, r9, #108, 2
 7c4:	5f6b6361 	svcpl	0x006b6361
 7c8:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 7cc:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
 7d0:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
 7d4:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
 7d8:	7020646e 	eorvc	r6, r0, lr, ror #8
 7dc:	6279616c 	rsbsvs	r6, r9, #108, 2
 7e0:	206b6361 	rsbcs	r6, fp, r1, ror #6
 7e4:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
 7e8:	20736461 	rsbscs	r6, r3, r1, ror #8
 7ec:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 7f0:	2e646574 	mcrcs	5, 3, r6, cr4, cr4, {3}
 7f4:	6547000a 	strbvs	r0, [r7, #-10]
 7f8:	6172656e 	cmnvs	r2, lr, ror #10
 7fc:	20726f74 	rsbscs	r6, r2, r4, ror pc
 800:	20646e61 	rsbcs	r6, r4, r1, ror #28
 804:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
 808:	6b636162 	blvs	18d8d98 <ext_set_amplitude+0x18d7fd8>
 80c:	72687420 	rsbvc	r7, r8, #32, 8	; 0x20000000
 810:	73646165 	cmnvc	r4, #1073741849	; 0x40000019
 814:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0xfffffee0
 818:	726c6120 	rsbvc	r6, ip, #32, 2
 81c:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 820:	6e757220 	cdpvs	2, 7, cr7, cr5, cr0, {1}
 824:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
 828:	00000a2e 	andeq	r0, r0, lr, lsr #20
 82c:	00000000 	andeq	r0, r0, r0
 830:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 834:	6f746172 	svcvs	0x00746172
 838:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 83c:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 840:	61627961 	cmnvs	r2, r1, ror #18
 844:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 848:	61657268 	cmnvs	r5, r8, ror #4
 84c:	73207364 			; <UNDEFINED> instruction: 0x73207364
 850:	70706f74 	rsbsvc	r6, r0, r4, ror pc
 854:	0a2e6465 	beq	b999f0 <ext_set_amplitude+0xb98c30>
 858:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
 85c:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
 860:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
 864:	7020646e 	eorvc	r6, r0, lr, ror #8
 868:	6279616c 	rsbsvs	r6, r9, #108, 2
 86c:	206b6361 	rsbcs	r6, fp, r1, ror #6
 870:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
 874:	20736461 	rsbscs	r6, r3, r1, ror #8
 878:	20657261 	rsbcs	r7, r5, r1, ror #4
 87c:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 880:	6e6e7572 	mcrvs	5, 3, r7, cr14, cr2, {3}
 884:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
 888:	0000000a 	andeq	r0, r0, sl
 88c:	00000000 	andeq	r0, r0, r0
 890:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 894:	6f746172 	svcvs	0x00746172
 898:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 89c:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 8a0:	61627961 	cmnvs	r2, r1, ror #18
 8a4:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 8a8:	61657268 	cmnvs	r5, r8, ror #4
 8ac:	74207364 	strtvc	r7, [r0], #-868	; 0xfffffc9c
 8b0:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 8b4:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
 8b8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 8bc:	6f747320 	svcvs	0x00747320
 8c0:	75662070 	strbvc	r2, [r6, #-112]!	; 0xffffff90
 8c4:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 8c8:	0a2e6e6f 	beq	b9c28c <ext_set_amplitude+0xb9b4cc>
 8cc:	00000000 	andeq	r0, r0, r0
 8d0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 8d4:	6f746172 	svcvs	0x00746172
 8d8:	6f6c2072 	svcvs	0x006c2072
 8dc:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
 8e0:	61657268 	cmnvs	r5, r8, ror #4
 8e4:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
 8e8:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
 8ec:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
 8f0:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
 900:	71657246 	cmnvc	r5, r6, asr #4
 904:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
 908:	65732079 	ldrbvs	r2, [r3, #-121]!	; 0xffffff87
 90c:	6f742074 	svcvs	0x00742074
 910:	6625203a 			; <UNDEFINED> instruction: 0x6625203a
 914:	0000000a 	andeq	r0, r0, sl
	...
 920:	4e524157 	mrcmi	1, 2, r4, cr2, cr7, {2}
 924:	3a474e49 	bcc	11d4250 <ext_set_amplitude+0x11d3490>
 928:	6d615320 	stclvs	3, cr5, [r1, #-128]!	; 0xffffff80
 92c:	20656c70 	rsbcs	r6, r5, r0, ror ip
 930:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
 934:	6f6f7420 	svcvs	0x006f7420
 938:	67696820 	strbvs	r6, [r9, -r0, lsr #16]!
 93c:	41202168 			; <UNDEFINED> instruction: 0x41202168
 940:	61757463 	cmnvs	r5, r3, ror #8
 944:	25203a6c 	strcs	r3, [r0, #-2668]!	; 0xfffff594
 948:	2c66312e 	stfcse	f3, [r6], #-184	; 0xffffff48
 94c:	70784520 	rsbsvc	r4, r8, r0, lsr #10
 950:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 954:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
 958:	0a66312e 	beq	198ce18 <ext_set_amplitude+0x198c058>
 95c:	6d615300 	stclvs	3, cr5, [r1, #-0]
 960:	73656c70 	cmnvc	r5, #112, 24	; 0x7000
 964:	6e656720 	cdpvs	7, 6, cr6, cr5, cr0, {1}
 968:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
 96c:	203a6465 	eorscs	r6, sl, r5, ror #8
 970:	28207525 	stmdacs	r0!, {r0, r2, r5, r8, sl, ip, sp, lr}
 974:	706d6173 	rsbvc	r6, sp, r3, ror r1
 978:	2f73656c 	svccs	0x0073656c
 97c:	25203a73 	strcs	r3, [r0, #-2675]!	; 0xfffff58d
 980:	2966312e 	stmdbcs	r6!, {r1, r2, r3, r5, r8, ip, sp}^
 984:	0000000a 	andeq	r0, r0, sl
	...
 990:	2d747865 	ldclcs	8, cr7, [r4, #-404]!	; 0xfffffe6c
 994:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 998:	75612d74 	strbvc	r2, [r1, #-3444]!	; 0xfffff28c
 99c:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
 9a0:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 9a4:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 9a8:	6f74732d 	svcvs	0x0074732d
 9ac:	75612d70 	strbvc	r2, [r1, #-3440]!	; 0xfffff290
 9b0:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
 9b4:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 9b8:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 9bc:	7465732d 	strbtvc	r7, [r5], #-813	; 0xfffffcd3
 9c0:	706d612d 	rsbvc	r6, sp, sp, lsr #2
 9c4:	7574696c 	ldrbvc	r6, [r4, #-2412]!	; 0xfffff694
 9c8:	65006564 	strvs	r6, [r0, #-1380]	; 0xfffffa9c
 9cc:	732d7478 			; <UNDEFINED> instruction: 0x732d7478
 9d0:	662d7465 	strtvs	r7, [sp], -r5, ror #8
 9d4:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
 9d8:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 9dc:	64754100 	ldrbtvs	r4, [r5], #-256	; 0xffffff00
 9e0:	6d206f69 	stcvs	15, cr6, [r0, #-420]!	; 0xfffffe5c
 9e4:	6c75646f 	cfldrdvs	mvd6, [r5], #-444	; 0xfffffe44
 9e8:	6e692065 	cdpvs	0, 6, cr2, cr9, cr5, {3}
 9ec:	61697469 	cmnvs	r9, r9, ror #8
 9f0:	657a696c 	ldrbvs	r6, [sl, #-2412]!	; 0xfffff694
 9f4:	000a2e64 	andeq	r2, sl, r4, ror #28
	...

00000a00 <sineLookupTable>:
 a00:	64584c40 	ldrbvs	r4, [r8], #-3136	; 0xfffff3c0
 a04:	91867b6f 	orrls	r7, r6, pc, ror #22
 a08:	bab0a69c 	blt	fec2a480 <ext_set_amplitude+0xfec296c0>
 a0c:	dbd3cbc3 	blle	ff4f3920 <ext_set_amplitude+0xff4f2b60>
 a10:	f2ede7e1 	vqdmlsl.s32	q15, d29, d1[1]
 a14:	fdfcf9f6 	ldc2l	9, cr15, [ip, #492]!	; 0x1ec	; <UNPREDICTABLE>
 a18:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; e1c <ext_set_amplitude+0x5c>
 a1c:	f2f6f9fc 			; <UNDEFINED> instruction: 0xf2f6f9fc
 a20:	dbe1e7ed 	blle	ff87a9dc <ext_set_amplitude+0xff879c1c>
 a24:	bac3cbd3 	blt	ff0f3978 <ext_set_amplitude+0xff0f2bb8>
 a28:	919ca6b0 			; <UNDEFINED> instruction: 0x919ca6b0
 a2c:	646f7b86 	strbtvs	r7, [pc], #-2950	; a34 <sineLookupTable+0x34>
 a30:	34404c58 	strbcc	r4, [r0], #-3160	; 0xfffff3a8
 a34:	05111c28 	ldreq	r1, [r1, #-3112]	; 0xfffff3d8
 a38:	dae4effa 	ble	ff93ca28 <ext_set_amplitude+0xff93bc68>
 a3c:	b5bdc6d0 	ldrlt	ip, [sp, #1744]!	; 0x6d0
 a40:	999fa5ad 	ldmibls	pc, {r0, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
 a44:	878a8e93 			; <UNDEFINED> instruction: 0x878a8e93
 a48:	81818384 	orrhi	r8, r1, r4, lsl #7
 a4c:	87848381 	strhi	r8, [r4, r1, lsl #7]
 a50:	99938e8a 	ldmibls	r3, {r1, r3, r7, r9, sl, fp, pc}
 a54:	b5ada59f 	strlt	sl, [sp, #1439]!	; 0x59f
 a58:	dad0c6bd 	ble	ff432554 <ext_set_amplitude+0xff431794>
 a5c:	05faefe4 	ldrbeq	lr, [sl, #4068]!	; 0xfe4
 a60:	34281c11 	strtcc	r1, [r8], #-3089	; 0xfffff3ef

Disassembly of section .text.playback_loop:

00000a64 <playback_loop>:
 a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 a68:	4e1c      	ldr	r6, [pc, #112]	; (adc <playback_loop+0x78>)
 a6a:	4f1d      	ldr	r7, [pc, #116]	; (ae0 <playback_loop+0x7c>)
 a6c:	447e      	add	r6, pc
 a6e:	447f      	add	r7, pc
 a70:	7933      	ldrb	r3, [r6, #4]
 a72:	4c18      	ldr	r4, [pc, #96]	; (ad4 <playback_loop+0x70>)
 a74:	b333      	cbz	r3, ac4 <playback_loop+0x60>
 a76:	4d1b      	ldr	r5, [pc, #108]	; (ae4 <playback_loop+0x80>)
 a78:	447d      	add	r5, pc
 a7a:	e007      	b.n	a8c <playback_loop+0x28>
 a7c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 a80:	2001      	movs	r0, #1
 a82:	4798      	blx	r3
 a84:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 a88:	4638      	mov	r0, r7
 a8a:	4798      	blx	r3
 a8c:	782b      	ldrb	r3, [r5, #0]
 a8e:	2b00      	cmp	r3, #0
 a90:	d0f4      	beq.n	a7c <playback_loop+0x18>
 a92:	4a15      	ldr	r2, [pc, #84]	; (ae8 <playback_loop+0x84>)
 a94:	f8d4 33d4 	ldr.w	r3, [r4, #980]	; 0x3d4
 a98:	ed9f 0a0f 	vldr	s0, [pc, #60]	; ad8 <playback_loop+0x74>
 a9c:	447a      	add	r2, pc
 a9e:	edd2 0a00 	vldr	s1, [r2]
 aa2:	4a12      	ldr	r2, [pc, #72]	; (aec <playback_loop+0x88>)
 aa4:	447a      	add	r2, pc
 aa6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 aaa:	7812      	ldrb	r2, [r2, #0]
 aac:	b13a      	cbz	r2, abe <playback_loop+0x5a>
 aae:	4810      	ldr	r0, [pc, #64]	; (af0 <playback_loop+0x8c>)
 ab0:	4478      	add	r0, pc
 ab2:	4798      	blx	r3
 ab4:	4b0f      	ldr	r3, [pc, #60]	; (af4 <playback_loop+0x90>)
 ab6:	447b      	add	r3, pc
 ab8:	2200      	movs	r2, #0
 aba:	701a      	strb	r2, [r3, #0]
 abc:	e7d8      	b.n	a70 <playback_loop+0xc>
 abe:	480e      	ldr	r0, [pc, #56]	; (af8 <playback_loop+0x94>)
 ac0:	4478      	add	r0, pc
 ac2:	e7f6      	b.n	ab2 <playback_loop+0x4e>
 ac4:	480d      	ldr	r0, [pc, #52]	; (afc <playback_loop+0x98>)
 ac6:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 aca:	4478      	add	r0, pc
 acc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 ad0:	4718      	bx	r3
 ad2:	bf00      	nop
 ad4:	1000f800 	andne	pc, r0, r0, lsl #16
 ad8:	462c4400 	strtmi	r4, [ip], -r0, lsl #8
 adc:	fffff970 			; <UNDEFINED> instruction: 0xfffff970
 ae0:	fffffcfe 			; <UNDEFINED> instruction: 0xfffffcfe
 ae4:	fffff94c 			; <UNDEFINED> instruction: 0xfffff94c
 ae8:	fffff604 			; <UNDEFINED> instruction: 0xfffff604
 aec:	fffff5f8 			; <UNDEFINED> instruction: 0xfffff5f8
 af0:	fffff784 			; <UNDEFINED> instruction: 0xfffff784
 af4:	fffff90e 			; <UNDEFINED> instruction: 0xfffff90e
 af8:	fffff5e4 			; <UNDEFINED> instruction: 0xfffff5e4
 afc:	fffffcbc 			; <UNDEFINED> instruction: 0xfffffcbc

Disassembly of section .text.ext_start_audio_loop:

00000b00 <ext_start_audio_loop>:
 b00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 b02:	4f19      	ldr	r7, [pc, #100]	; (b68 <ext_start_audio_loop+0x68>)
 b04:	4c17      	ldr	r4, [pc, #92]	; (b64 <ext_start_audio_loop+0x64>)
 b06:	447f      	add	r7, pc
 b08:	793b      	ldrb	r3, [r7, #4]
 b0a:	bb2b      	cbnz	r3, b58 <ext_start_audio_loop+0x58>
 b0c:	4d17      	ldr	r5, [pc, #92]	; (b6c <ext_start_audio_loop+0x6c>)
 b0e:	447d      	add	r5, pc
 b10:	792b      	ldrb	r3, [r5, #4]
 b12:	bb0b      	cbnz	r3, b58 <ext_start_audio_loop+0x58>
 b14:	2201      	movs	r2, #1
 b16:	713a      	strb	r2, [r7, #4]
 b18:	712a      	strb	r2, [r5, #4]
 b1a:	4815      	ldr	r0, [pc, #84]	; (b70 <ext_start_audio_loop+0x70>)
 b1c:	4a15      	ldr	r2, [pc, #84]	; (b74 <ext_start_audio_loop+0x74>)
 b1e:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
 b22:	9301      	str	r3, [sp, #4]
 b24:	447a      	add	r2, pc
 b26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 b2a:	4478      	add	r0, pc
 b2c:	47b0      	blx	r6
 b2e:	4a12      	ldr	r2, [pc, #72]	; (b78 <ext_start_audio_loop+0x78>)
 b30:	6038      	str	r0, [r7, #0]
 b32:	4812      	ldr	r0, [pc, #72]	; (b7c <ext_start_audio_loop+0x7c>)
 b34:	9b01      	ldr	r3, [sp, #4]
 b36:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
 b3a:	447a      	add	r2, pc
 b3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 b40:	4478      	add	r0, pc
 b42:	47b0      	blx	r6
 b44:	6028      	str	r0, [r5, #0]
 b46:	480e      	ldr	r0, [pc, #56]	; (b80 <ext_start_audio_loop+0x80>)
 b48:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 b4c:	4478      	add	r0, pc
 b4e:	4798      	blx	r3
 b50:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 b54:	b003      	add	sp, #12
 b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 b58:	480a      	ldr	r0, [pc, #40]	; (b84 <ext_start_audio_loop+0x84>)
 b5a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 b5e:	4478      	add	r0, pc
 b60:	e7f5      	b.n	b4e <ext_start_audio_loop+0x4e>
 b62:	bf00      	nop
 b64:	1000f800 	andne	pc, r0, r0, lsl #16
 b68:	fffff8c2 			; <UNDEFINED> instruction: 0xfffff8c2
 b6c:	fffff8ce 			; <UNDEFINED> instruction: 0xfffff8ce
 b70:	000001a3 	andeq	r0, r0, r3, lsr #3
 b74:	fffffc88 			; <UNDEFINED> instruction: 0xfffffc88
 b78:	fffffc81 			; <UNDEFINED> instruction: 0xfffffc81
 b7c:	ffffff21 			; <UNDEFINED> instruction: 0xffffff21
 b80:	fffffc7d 			; <UNDEFINED> instruction: 0xfffffc7d
 b84:	fffffc94 			; <UNDEFINED> instruction: 0xfffffc94

Disassembly of section .text.ext_stop_audio_loop:

00000b88 <ext_stop_audio_loop>:
 b88:	b538      	push	{r3, r4, r5, lr}
 b8a:	4b11      	ldr	r3, [pc, #68]	; (bd0 <ext_stop_audio_loop+0x48>)
 b8c:	4c0f      	ldr	r4, [pc, #60]	; (bcc <ext_stop_audio_loop+0x44>)
 b8e:	447b      	add	r3, pc
 b90:	791a      	ldrb	r2, [r3, #4]
 b92:	b1b2      	cbz	r2, bc2 <ext_stop_audio_loop+0x3a>
 b94:	4d0f      	ldr	r5, [pc, #60]	; (bd4 <ext_stop_audio_loop+0x4c>)
 b96:	447d      	add	r5, pc
 b98:	792a      	ldrb	r2, [r5, #4]
 b9a:	b192      	cbz	r2, bc2 <ext_stop_audio_loop+0x3a>
 b9c:	2200      	movs	r2, #0
 b9e:	6818      	ldr	r0, [r3, #0]
 ba0:	711a      	strb	r2, [r3, #4]
 ba2:	712a      	strb	r2, [r5, #4]
 ba4:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 ba8:	4790      	blx	r2
 baa:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 bae:	6828      	ldr	r0, [r5, #0]
 bb0:	4798      	blx	r3
 bb2:	4809      	ldr	r0, [pc, #36]	; (bd8 <ext_stop_audio_loop+0x50>)
 bb4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 bb8:	4478      	add	r0, pc
 bba:	4798      	blx	r3
 bbc:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 bc0:	bd38      	pop	{r3, r4, r5, pc}
 bc2:	4806      	ldr	r0, [pc, #24]	; (bdc <ext_stop_audio_loop+0x54>)
 bc4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 bc8:	4478      	add	r0, pc
 bca:	e7f6      	b.n	bba <ext_stop_audio_loop+0x32>
 bcc:	1000f800 	andne	pc, r0, r0, lsl #16
 bd0:	fffff83a 			; <UNDEFINED> instruction: 0xfffff83a
 bd4:	fffff846 			; <UNDEFINED> instruction: 0xfffff846
 bd8:	fffffc74 			; <UNDEFINED> instruction: 0xfffffc74
 bdc:	fffffc8d 			; <UNDEFINED> instruction: 0xfffffc8d

Disassembly of section .text.stop:

00000be0 <stop>:
 be0:	4b0f      	ldr	r3, [pc, #60]	; (c20 <stop+0x40>)
 be2:	447b      	add	r3, pc
 be4:	b570      	push	{r4, r5, r6, lr}
 be6:	791a      	ldrb	r2, [r3, #4]
 be8:	b1b2      	cbz	r2, c18 <stop+0x38>
 bea:	4d0e      	ldr	r5, [pc, #56]	; (c24 <stop+0x44>)
 bec:	447d      	add	r5, pc
 bee:	792a      	ldrb	r2, [r5, #4]
 bf0:	b192      	cbz	r2, c18 <stop+0x38>
 bf2:	4c0a      	ldr	r4, [pc, #40]	; (c1c <stop+0x3c>)
 bf4:	6818      	ldr	r0, [r3, #0]
 bf6:	2200      	movs	r2, #0
 bf8:	711a      	strb	r2, [r3, #4]
 bfa:	712a      	strb	r2, [r5, #4]
 bfc:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 c00:	4790      	blx	r2
 c02:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 c06:	6828      	ldr	r0, [r5, #0]
 c08:	4798      	blx	r3
 c0a:	4807      	ldr	r0, [pc, #28]	; (c28 <stop+0x48>)
 c0c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 c10:	4478      	add	r0, pc
 c12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 c16:	4718      	bx	r3
 c18:	bd70      	pop	{r4, r5, r6, pc}
 c1a:	bf00      	nop
 c1c:	1000f800 	andne	pc, r0, r0, lsl #16
 c20:	fffff7e6 			; <UNDEFINED> instruction: 0xfffff7e6
 c24:	fffff7f0 			; <UNDEFINED> instruction: 0xfffff7f0
 c28:	fffffc7c 			; <UNDEFINED> instruction: 0xfffffc7c

Disassembly of section .text.generate_sine_wave.constprop.0:

00000c2c <generate_sine_wave.constprop.0>:
 c2c:	ed9f 7a22 	vldr	s14, [pc, #136]	; cb8 <generate_sine_wave.constprop.0+0x8c>
 c30:	eddf 7a22 	vldr	s15, [pc, #136]	; cbc <generate_sine_wave.constprop.0+0x90>
 c34:	4b23      	ldr	r3, [pc, #140]	; (cc4 <generate_sine_wave.constprop.0+0x98>)
 c36:	4a24      	ldr	r2, [pc, #144]	; (cc8 <generate_sine_wave.constprop.0+0x9c>)
 c38:	ed9f 5a21 	vldr	s10, [pc, #132]	; cc0 <generate_sine_wave.constprop.0+0x94>
 c3c:	ee20 0a07 	vmul.f32	s0, s0, s14
 c40:	b570      	push	{r4, r5, r6, lr}
 c42:	ee80 6a27 	vdiv.f32	s12, s0, s15
 c46:	4d21      	ldr	r5, [pc, #132]	; (ccc <generate_sine_wave.constprop.0+0xa0>)
 c48:	447b      	add	r3, pc
 c4a:	1e41      	subs	r1, r0, #1
 c4c:	447a      	add	r2, pc
 c4e:	f200 108f 	addw	r0, r0, #399	; 0x18f
 c52:	2464      	movs	r4, #100	; 0x64
 c54:	447d      	add	r5, pc
 c56:	edd3 5a00 	vldr	s11, [r3]
 c5a:	edd2 6a00 	vldr	s13, [r2]
 c5e:	ee66 6a85 	vmul.f32	s13, s13, s10
 c62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 c66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 c6a:	ee17 3a90 	vmov	r3, s15
 c6e:	fb93 f6f4 	sdiv	r6, r3, r4
 c72:	fb04 3316 	mls	r3, r4, r6, r3
 c76:	2b00      	cmp	r3, #0
 c78:	bfb8      	it	lt
 c7a:	3364      	addlt	r3, #100	; 0x64
 c7c:	56eb      	ldrsb	r3, [r5, r3]
 c7e:	ee07 3a90 	vmov	s15, r3
 c82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 c86:	ee67 7aa5 	vmul.f32	s15, s15, s11
 c8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 c8e:	ee17 3a90 	vmov	r3, s15
 c92:	f801 3f01 	strb.w	r3, [r1, #1]!
 c96:	edd2 7a00 	vldr	s15, [r2]
 c9a:	ee76 7a27 	vadd.f32	s15, s12, s15
 c9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 ca6:	bfa8      	it	ge
 ca8:	ee77 7ac7 	vsubge.f32	s15, s15, s14
 cac:	4288      	cmp	r0, r1
 cae:	edc2 7a00 	vstr	s15, [r2]
 cb2:	d1d2      	bne.n	c5a <generate_sine_wave.constprop.0+0x2e>
 cb4:	bd70      	pop	{r4, r5, r6, pc}
 cb6:	bf00      	nop
 cb8:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
 cbc:	462c4400 	strtmi	r4, [ip], -r0, lsl #8
 cc0:	42c80000 	sbcmi	r0, r8, #0
 cc4:	fffff458 			; <UNDEFINED> instruction: 0xfffff458
 cc8:	fffff78c 			; <UNDEFINED> instruction: 0xfffff78c
 ccc:	fffffda8 			; <UNDEFINED> instruction: 0xfffffda8

Disassembly of section .text.generator_loop:

00000cd0 <generator_loop>:
 cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 cd4:	4e1c      	ldr	r6, [pc, #112]	; (d48 <generator_loop+0x78>)
 cd6:	4f1d      	ldr	r7, [pc, #116]	; (d4c <generator_loop+0x7c>)
 cd8:	4d1a      	ldr	r5, [pc, #104]	; (d44 <generator_loop+0x74>)
 cda:	447e      	add	r6, pc
 cdc:	447f      	add	r7, pc
 cde:	7933      	ldrb	r3, [r6, #4]
 ce0:	b953      	cbnz	r3, cf8 <generator_loop+0x28>
 ce2:	481b      	ldr	r0, [pc, #108]	; (d50 <generator_loop+0x80>)
 ce4:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
 ce8:	4478      	add	r0, pc
 cea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 cee:	4718      	bx	r3
 cf0:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 cf4:	2001      	movs	r0, #1
 cf6:	4798      	blx	r3
 cf8:	783b      	ldrb	r3, [r7, #0]
 cfa:	2b00      	cmp	r3, #0
 cfc:	d1f8      	bne.n	cf0 <generator_loop+0x20>
 cfe:	4b15      	ldr	r3, [pc, #84]	; (d54 <generator_loop+0x84>)
 d00:	447b      	add	r3, pc
 d02:	781c      	ldrb	r4, [r3, #0]
 d04:	4b14      	ldr	r3, [pc, #80]	; (d58 <generator_loop+0x88>)
 d06:	447b      	add	r3, pc
 d08:	ed93 0a00 	vldr	s0, [r3]
 d0c:	b1bc      	cbz	r4, d3e <generator_loop+0x6e>
 d0e:	4813      	ldr	r0, [pc, #76]	; (d5c <generator_loop+0x8c>)
 d10:	4478      	add	r0, pc
 d12:	f7ff ff8b 	bl	c2c <generate_sine_wave.constprop.0>
 d16:	4b12      	ldr	r3, [pc, #72]	; (d60 <generator_loop+0x90>)
 d18:	447b      	add	r3, pc
 d1a:	2201      	movs	r2, #1
 d1c:	701a      	strb	r2, [r3, #0]
 d1e:	4a11      	ldr	r2, [pc, #68]	; (d64 <generator_loop+0x94>)
 d20:	447a      	add	r2, pc
 d22:	f084 0401 	eor.w	r4, r4, #1
 d26:	6813      	ldr	r3, [r2, #0]
 d28:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 d2c:	6013      	str	r3, [r2, #0]
 d2e:	4b0e      	ldr	r3, [pc, #56]	; (d68 <generator_loop+0x98>)
 d30:	447b      	add	r3, pc
 d32:	2024      	movs	r0, #36	; 0x24
 d34:	701c      	strb	r4, [r3, #0]
 d36:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 d3a:	4798      	blx	r3
 d3c:	e7cf      	b.n	cde <generator_loop+0xe>
 d3e:	480b      	ldr	r0, [pc, #44]	; (d6c <generator_loop+0x9c>)
 d40:	4478      	add	r0, pc
 d42:	e7e6      	b.n	d12 <generator_loop+0x42>
 d44:	1000f800 	andne	pc, r0, r0, lsl #16
 d48:	fffff6ee 			; <UNDEFINED> instruction: 0xfffff6ee
 d4c:	fffff6e8 			; <UNDEFINED> instruction: 0xfffff6e8
 d50:	fffffbe4 			; <UNDEFINED> instruction: 0xfffffbe4
 d54:	fffff39c 			; <UNDEFINED> instruction: 0xfffff39c
 d58:	fffff392 			; <UNDEFINED> instruction: 0xfffff392
 d5c:	fffff394 			; <UNDEFINED> instruction: 0xfffff394
 d60:	fffff6ac 			; <UNDEFINED> instruction: 0xfffff6ac
 d64:	fffff6c4 			; <UNDEFINED> instruction: 0xfffff6c4
 d68:	fffff36c 			; <UNDEFINED> instruction: 0xfffff36c
 d6c:	fffff4f4 			; <UNDEFINED> instruction: 0xfffff4f4

Disassembly of section .text.ext_set_frequency:

00000d70 <ext_set_frequency>:
 d70:	2901      	cmp	r1, #1
 d72:	b538      	push	{r3, r4, r5, lr}
 d74:	4c0f      	ldr	r4, [pc, #60]	; (db4 <ext_set_frequency+0x44>)
 d76:	4605      	mov	r5, r0
 d78:	d002      	beq.n	d80 <ext_set_frequency+0x10>
 d7a:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 d7e:	bd38      	pop	{r3, r4, r5, pc}
 d80:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 d82:	6800      	ldr	r0, [r0, #0]
 d84:	4798      	blx	r3
 d86:	2800      	cmp	r0, #0
 d88:	d0f7      	beq.n	d7a <ext_set_frequency+0xa>
 d8a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 d8c:	6828      	ldr	r0, [r5, #0]
 d8e:	4798      	blx	r3
 d90:	4b09      	ldr	r3, [pc, #36]	; (db8 <ext_set_frequency+0x48>)
 d92:	447b      	add	r3, pc
 d94:	ed83 0a00 	vstr	s0, [r3]
 d98:	ee10 0a10 	vmov	r0, s0
 d9c:	f7ff fc8c 	bl	6b8 <__aeabi_f2d>
 da0:	4602      	mov	r2, r0
 da2:	4806      	ldr	r0, [pc, #24]	; (dbc <ext_set_frequency+0x4c>)
 da4:	460b      	mov	r3, r1
 da6:	4478      	add	r0, pc
 da8:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 dac:	4788      	blx	r1
 dae:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 db2:	e7e4      	b.n	d7e <ext_set_frequency+0xe>
 db4:	1000f800 	andne	pc, r0, r0, lsl #16
 db8:	fffff306 			; <UNDEFINED> instruction: 0xfffff306
 dbc:	fffffb56 			; <UNDEFINED> instruction: 0xfffffb56

Disassembly of section .text.ext_set_amplitude:

00000dc0 <ext_set_amplitude>:
 dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 dc2:	ed2d 8b02 	vpush	{d8}
 dc6:	2901      	cmp	r1, #1
 dc8:	4c31      	ldr	r4, [pc, #196]	; (e90 <ext_set_amplitude+0xd0>)
 dca:	b083      	sub	sp, #12
 dcc:	4605      	mov	r5, r0
 dce:	d005      	beq.n	ddc <ext_set_amplitude+0x1c>
 dd0:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 dd4:	b003      	add	sp, #12
 dd6:	ecbd 8b02 	vpop	{d8}
 dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 ddc:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 dde:	6800      	ldr	r0, [r0, #0]
 de0:	4798      	blx	r3
 de2:	2800      	cmp	r0, #0
 de4:	d0f4      	beq.n	dd0 <ext_set_amplitude+0x10>
 de6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 de8:	6828      	ldr	r0, [r5, #0]
 dea:	4798      	blx	r3
 dec:	4b2b      	ldr	r3, [pc, #172]	; (e9c <ext_set_amplitude+0xdc>)
 dee:	447b      	add	r3, pc
 df0:	ed83 0a00 	vstr	s0, [r3]
 df4:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 df8:	4798      	blx	r3
 dfa:	eddf 7a26 	vldr	s15, [pc, #152]	; e94 <ext_set_amplitude+0xd4>
 dfe:	4a28      	ldr	r2, [pc, #160]	; (ea0 <ext_set_amplitude+0xe0>)
 e00:	ee80 7a27 	vdiv.f32	s14, s0, s15
 e04:	447a      	add	r2, pc
 e06:	edd2 7a00 	vldr	s15, [r2]
 e0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 e0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 e12:	eef4 7ae6 	vcmpe.f32	s15, s13
 e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 e1a:	db30      	blt.n	e7e <ext_set_amplitude+0xbe>
 e1c:	4b21      	ldr	r3, [pc, #132]	; (ea4 <ext_set_amplitude+0xe4>)
 e1e:	4922      	ldr	r1, [pc, #136]	; (ea8 <ext_set_amplitude+0xe8>)
 e20:	ed82 7a00 	vstr	s14, [r2]
 e24:	4479      	add	r1, pc
 e26:	447b      	add	r3, pc
 e28:	6818      	ldr	r0, [r3, #0]
 e2a:	680b      	ldr	r3, [r1, #0]
 e2c:	6008      	str	r0, [r1, #0]
 e2e:	1ac3      	subs	r3, r0, r3
 e30:	ee07 3a90 	vmov	s15, r3
 e34:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 e38:	ee18 0a10 	vmov	r0, s16
 e3c:	f7ff fc3c 	bl	6b8 <__aeabi_f2d>
 e40:	eddf 7a15 	vldr	s15, [pc, #84]	; e98 <ext_set_amplitude+0xd8>
 e44:	eeb4 8ae7 	vcmpe.f32	s16, s15
 e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 e4c:	4606      	mov	r6, r0
 e4e:	460f      	mov	r7, r1
 e50:	dd0b      	ble.n	e6a <ext_set_amplitude+0xaa>
 e52:	a30d      	add	r3, pc, #52	; (adr r3, e88 <ext_set_amplitude+0xc8>)
 e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 e58:	e9cd 2300 	strd	r2, r3, [sp]
 e5c:	4813      	ldr	r0, [pc, #76]	; (eac <ext_set_amplitude+0xec>)
 e5e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 e62:	4632      	mov	r2, r6
 e64:	463b      	mov	r3, r7
 e66:	4478      	add	r0, pc
 e68:	4788      	blx	r1
 e6a:	4911      	ldr	r1, [pc, #68]	; (eb0 <ext_set_amplitude+0xf0>)
 e6c:	4811      	ldr	r0, [pc, #68]	; (eb4 <ext_set_amplitude+0xf4>)
 e6e:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 e72:	4479      	add	r1, pc
 e74:	4632      	mov	r2, r6
 e76:	6809      	ldr	r1, [r1, #0]
 e78:	463b      	mov	r3, r7
 e7a:	4478      	add	r0, pc
 e7c:	47a8      	blx	r5
 e7e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 e82:	e7a7      	b.n	dd4 <ext_set_amplitude+0x14>
 e84:	f3af 8000 	nop.w
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	40c58880 	sbcmi	r8, r5, r0, lsl #17
 e90:	1000f800 	andne	pc, r0, r0, lsl #16
 e94:	447a0000 	ldrbtmi	r0, [sl], #-0
 e98:	464eb801 	strbmi	fp, [lr], -r1, lsl #16
 e9c:	fffff2b2 			; <UNDEFINED> instruction: 0xfffff2b2
 ea0:	fffff5d0 			; <UNDEFINED> instruction: 0xfffff5d0
 ea4:	fffff5be 			; <UNDEFINED> instruction: 0xfffff5be
 ea8:	fffff5ac 			; <UNDEFINED> instruction: 0xfffff5ac
 eac:	fffffab6 			; <UNDEFINED> instruction: 0xfffffab6
 eb0:	fffff572 			; <UNDEFINED> instruction: 0xfffff572
 eb4:	fffffadf 			; <UNDEFINED> instruction: 0xfffffadf

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <ext_set_amplitude+0x10cff64>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003141 	andeq	r3, r0, r1, asr #2
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000027 	andeq	r0, r0, r7, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	041e011c 	ldreq	r0, [lr], #-284	; 0xfffffee4
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000182 	andeq	r0, r0, r2, lsl #3
   4:	00470003 	subeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	2f636367 	svccs	0x00636367
  34:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
  38:	612f6769 			; <UNDEFINED> instruction: 0x612f6769
  3c:	00006d72 	andeq	r6, r0, r2, ror sp
  40:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  44:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  48:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	02050000 	andeq	r0, r5, #0
  54:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	0100cc03 	tsteq	r0, r3, lsl #24
  5c:	2736332f 	ldrcs	r3, [r6, -pc, lsr #6]!
  60:	212f2f2f 			; <UNDEFINED> instruction: 0x212f2f2f
  64:	2f2f212f 	svccs	0x002f212f
  68:	2f322f2f 	svccs	0x00322f2f
  6c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
  70:	2f2f2f21 	svccs	0x002f2f21
  74:	21332f2f 	teqcs	r3, pc, lsr #30
  78:	2f2f2321 	svccs	0x002f2321
  7c:	21222f2f 			; <UNDEFINED> instruction: 0x21222f2f
  80:	2f2f2f34 	svccs	0x002f2f34
  84:	2f362122 	svccs	0x00362122
  88:	312e0903 			; <UNDEFINED> instruction: 0x312e0903
  8c:	3d2f212f 	stfccs	f2, [pc, #-188]!	; ffffffd8 <ext_set_amplitude+0xfffff218>
  90:	213d3d2f 	teqcs	sp, pc, lsr #26
  94:	2f212f2f 	svccs	0x00212f2f
  98:	323d2f21 	eorscc	r2, sp, #33, 30	; 0x84
  9c:	2f2f222f 	svccs	0x002f222f
  a0:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
  a4:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
  a8:	312f2f21 			; <UNDEFINED> instruction: 0x312f2f21
  ac:	2f352f2f 	svccs	0x00352f2f
  b0:	2f2f2f21 	svccs	0x002f2f21
  b4:	212f242f 			; <UNDEFINED> instruction: 0x212f242f
  b8:	2f21212f 	svccs	0x0021212f
  bc:	2f201d03 	svccs	0x00201d03
  c0:	2f212121 	svccs	0x00212121
  c4:	2f332121 	svccs	0x00332121
  c8:	2f242121 	svccs	0x00242121
  cc:	242f2f2f 	strtcs	r2, [pc], #-3887	; d4 <buffer1+0x2c>
  d0:	302f212f 	eorcc	r2, pc, pc, lsr #2
  d4:	272f212f 	strcs	r2, [pc, -pc, lsr #2]!
  d8:	212f2121 			; <UNDEFINED> instruction: 0x212f2121
  dc:	21212f24 			; <UNDEFINED> instruction: 0x21212f24
  e0:	2f2f2321 	svccs	0x002f2321
  e4:	244b4b2f 	strbcs	r4, [fp], #-2863	; 0xfffff4d1
  e8:	4b2f2f2f 	blmi	bcbdac <ext_set_amplitude+0xbcafec>
  ec:	212f2421 			; <UNDEFINED> instruction: 0x212f2421
  f0:	212f2f25 			; <UNDEFINED> instruction: 0x212f2f25
  f4:	2421212f 	strtcs	r2, [r1], #-303	; 0xfffffed1
  f8:	222f212f 	eorcs	r2, pc, #-1073741813	; 0xc000000b
  fc:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
 100:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 104:	21213122 			; <UNDEFINED> instruction: 0x21213122
 108:	212f2321 			; <UNDEFINED> instruction: 0x212f2321
 10c:	2f212121 	svccs	0x00212121
 110:	2f212f21 	svccs	0x00212f21
 114:	2f2f3221 	svccs	0x002f3221
 118:	2009032f 	andcs	r0, r9, pc, lsr #6
 11c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 120:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 124:	2f2f212f 	svccs	0x002f212f
 128:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
 12c:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 130:	322f2f26 	eorcc	r2, pc, #38, 30	; 0x98
 134:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
 138:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 13c:	2f2f2f26 	svccs	0x002f2f26
 140:	032f2421 			; <UNDEFINED> instruction: 0x032f2421
 144:	2f212e0a 	svccs	0x00212e0a
 148:	2f212f2f 	svccs	0x00212f2f
 14c:	2f222f2f 	svccs	0x00222f2f
 150:	212f2221 			; <UNDEFINED> instruction: 0x212f2221
 154:	2f26232f 	svccs	0x0026232f
 158:	0b032f2f 	bleq	cbe1c <ext_set_amplitude+0xcb05c>
 15c:	22212f2e 	eorcs	r2, r1, #46, 30	; 0xb8
 160:	09032f26 	stmdbeq	r3, {r1, r2, r5, r8, r9, sl, fp, sp}
 164:	22212f20 	eorcs	r2, r1, #32, 30	; 0x80
 168:	21222f26 			; <UNDEFINED> instruction: 0x21222f26
 16c:	09032f34 	stmdbeq	r3, {r2, r4, r5, r8, r9, sl, fp, sp}
 170:	2f312f2e 	svccs	0x00312f2e
 174:	2f21212f 	svccs	0x0021212f
 178:	2f302121 	svccs	0x00302121
 17c:	2f4b2f2f 	svccs	0x004b2f2f
 180:	00010221 	andeq	r0, r1, r1, lsr #4
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  14:	00000766 	andeq	r0, r0, r6, ror #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000031 	andeq	r0, r0, r1, lsr r0
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <ext_set_amplitude+0x37fe54>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  14:	00000376 	andeq	r0, r0, r6, ror r3
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
   4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
   8:	2f2e2e2f 	svccs	0x002e2e2f
   c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  10:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  14:	63636762 	cmnvs	r3, #25690112	; 0x1880000
  18:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
  1c:	2f676966 	svccs	0x00676966
  20:	2f6d7261 	svccs	0x006d7261
  24:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  28:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  2c:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  30:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
  34:	2f646c69 	svccs	0x00646c69
  38:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  44:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  48:	59682d69 	stmdbpl	r8!, {r0, r3, r5, r6, r8, sl, fp, sp}^
  4c:	344b6766 	strbcc	r6, [fp], #-1894	; 0xfffff89a
  50:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  54:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  58:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  5c:	61652d65 	cmnvs	r5, r5, ror #26
  60:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  64:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  68:	31323032 	teqcc	r2, r2, lsr r0
  6c:	2f37302e 	svccs	0x0037302e
  70:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  74:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
  78:	6f6e2d6d 	svcvs	0x006e2d6d
  7c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  80:	2f696261 	svccs	0x00696261
  84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  88:	37762f62 	ldrbcc	r2, [r6, -r2, ror #30]!
  8c:	2b6d2d65 	blcs	1b4b628 <ext_set_amplitude+0x1b4a868>
  90:	682f7066 	stmdavs	pc!, {r1, r2, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
  94:	2f647261 	svccs	0x00647261
  98:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
  9c:	47006363 	strmi	r6, [r0, -r3, ror #6]
  a0:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  a4:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  1c:	00000282 	andeq	r0, r0, r2, lsl #5
  20:	0c0e470a 	stceq	7, cr4, [lr], {10}
  24:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  28:	3a03018e 	bcc	c0668 <ext_set_amplitude+0xbf8a8>
  2c:	00000b01 	andeq	r0, r0, r1, lsl #22
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000674 	andeq	r0, r0, r4, ror r6
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	0c0e460a 	stceq	6, cr4, [lr], {10}
  44:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  48:	0b49018e 	bleq	1240688 <ext_set_amplitude+0x123f8c8>
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000694 	muleq	r0, r4, r6
  58:	00000022 	andeq	r0, r0, r2, lsr #32
  5c:	0c0e460a 	stceq	6, cr4, [lr], {10}
  60:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  64:	0b4b018e 	bleq	12c06a4 <ext_set_amplitude+0x12bf8e4>
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	0c0e5a0a 			; <UNDEFINED> instruction: 0x0c0e5a0a
  7c:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  80:	0b47018e 	bleq	11c06c0 <ext_set_amplitude+0x11bf900>
  84:	00000024 	andeq	r0, r0, r4, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	000006fc 	strdeq	r0, [r0], -ip
  90:	0000006a 	andeq	r0, r0, sl, rrx
  94:	0e450a0a 	vmlaeq.f32	s1, s10, s20
  98:	8503840c 	strhi	r8, [r3, #-1036]	; 0xfffffbf4
  9c:	43018e02 	movwmi	r8, #7682	; 0x1e02
  a0:	0c0e450b 	cfstr32eq	mvfx4, [lr], {11}
  a4:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  a8:	0b68018e 	bleq	1a006e8 <ext_set_amplitude+0x19ff928>
