{"vcs1":{"timestamp_begin":1739441482.898655198, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739441483.243215870, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739441483.570967733, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739441482.672380164}
{"VCS_COMP_START_TIME": 1739441482.672380164}
{"VCS_COMP_END_TIME": 1739441483.789793367}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150352}}
