// Seed: 216710140
module module_0 ();
  logic [7:0]
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14 = id_2[1 : 1'b0],
      id_15;
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    output tri0 id_4,
    input wor id_5,
    output tri id_6,
    input wor id_7,
    output tri1 id_8,
    output tri1 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output supply0 id_13,
    output wire id_14,
    output wor id_15,
    input tri0 id_16,
    input tri id_17,
    output wire id_18,
    output wor id_19,
    output wand id_20,
    input wand id_21
    , id_26,
    output uwire id_22,
    input tri0 id_23,
    input tri1 id_24
);
  assign id_13 = 1'b0 < !id_16;
  module_0();
endmodule
