
*** Running vivado
    with args -log smvp_systolic_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source smvp_systolic_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source smvp_systolic_top.tcl -notrace
Command: synth_design -top smvp_systolic_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'smvp_systolic_top' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:25]
	Parameter SYS_ARR_COLS bound to: 33 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'smvp_pe_mult' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1126]
	Parameter SYS_ARR_COLS bound to: 33 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'smvp_pe_mult' (1#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1126]
INFO: [Synth 8-6157] synthesizing module 'smvp_io_idelay' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1213]
	Parameter SYS_ARR_COLS bound to: 33 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'smvp_io_idelay' (2#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1213]
INFO: [Synth 8-6157] synthesizing module 'smvp_pe_seladd' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1155]
	Parameter SYS_ARR_COLS bound to: 33 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'smvp_pe_seladd' (3#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1155]
INFO: [Synth 8-6157] synthesizing module 'smvp_pe_accum' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1194]
	Parameter SYS_ARR_COLS bound to: 33 - type: integer 
	Parameter SYS_ARR_ROWS bound to: 7 - type: integer 
	Parameter DATA_BIT_LENGTH bound to: 1 - type: integer 
	Parameter OUTPUT_BIT_LENGTH bound to: 8 - type: integer 
	Parameter QUEUE_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'smvp_pe_accum' (4#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1194]
INFO: [Synth 8-6157] synthesizing module 'basys3_numled_driver' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1230]
INFO: [Synth 8-226] default block is never used [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1282]
INFO: [Synth 8-6155] done synthesizing module 'basys3_numled_driver' (5#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1230]
INFO: [Synth 8-6157] synthesizing module 'PushButton_Debouncer' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1308]
INFO: [Synth 8-6155] done synthesizing module 'PushButton_Debouncer' (6#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1308]
WARNING: [Synth 8-7071] port 'PB_state' of module 'PushButton_Debouncer' is unconnected for instance 'pb_db_btnL' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1088]
WARNING: [Synth 8-7071] port 'PB_up' of module 'PushButton_Debouncer' is unconnected for instance 'pb_db_btnL' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1088]
WARNING: [Synth 8-7023] instance 'pb_db_btnL' of module 'PushButton_Debouncer' has 5 connections declared, but only 3 given [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1088]
WARNING: [Synth 8-7071] port 'PB_state' of module 'PushButton_Debouncer' is unconnected for instance 'pb_db_btnR' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1089]
WARNING: [Synth 8-7071] port 'PB_up' of module 'PushButton_Debouncer' is unconnected for instance 'pb_db_btnR' [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1089]
WARNING: [Synth 8-7023] instance 'pb_db_btnR' of module 'PushButton_Debouncer' has 5 connections declared, but only 3 given [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:1089]
INFO: [Synth 8-6155] done synthesizing module 'smvp_systolic_top' (7#1) [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 999.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
Finished Parsing XDC File [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/smvp_systolic_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/smvp_systolic_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 999.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 497   
+---Registers : 
	                8 Bit    Registers := 504   
	                1 Bit    Registers := 238   
+---Muxes : 
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 7     
	  34 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 694   
	   4 Input    1 Bit        Muxes := 1     
	  33 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|smvp_systolic_top | a_ij       | 64x1          | LUT            | 
|smvp_systolic_top | a_ij       | 64x1          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | a_ij       | 64x1          | LUT            | 
|smvp_systolic_top | a_ij       | 64x1          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
|smvp_systolic_top | i          | 64x5          | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1020.980 ; gain = 21.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1035.043 ; gain = 35.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.957 ; gain = 43.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.957 ; gain = 43.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.957 ; gain = 43.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.957 ; gain = 43.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1042.957 ; gain = 43.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1042.957 ; gain = 43.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    92|
|3     |LUT1   |   231|
|4     |LUT2   |   747|
|5     |LUT3   |   619|
|6     |LUT4   |   627|
|7     |LUT5   |   858|
|8     |LUT6   |   988|
|9     |MUXF7  |    64|
|10    |MUXF8  |    16|
|11    |FDCE   |    20|
|12    |FDRE   |  3316|
|13    |IBUF   |     4|
|14    |OBUF   |    26|
|15    |OBUFT  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1042.957 ; gain = 43.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1042.957 ; gain = 43.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1042.957 ; gain = 43.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1042.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1042.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1042.957 ; gain = 43.570
INFO: [Common 17-1381] The checkpoint 'E:/Documents/Vivado/Basys3/Projects/smvp_systolic/smvp_systolic.runs/synth_1/smvp_systolic_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file smvp_systolic_top_utilization_synth.rpt -pb smvp_systolic_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 01:43:24 2021...
