--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22563 paths analyzed, 3839 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.017ns.
--------------------------------------------------------------------------------
Slack:                  12.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_4 (FF)
  Destination:          f2_tdc_control/calib1_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_4 to f2_tdc_control/calib1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_4
    SLICE_X23Y40.D5      net (fanout=13)       0.495   f2_tdc_control/addr_q[4]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.C1      net (fanout=16)       1.069   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_2_dpot
                                                       f2_tdc_control/calib1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (1.522ns logic, 5.445ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_mems_control/new_line_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.982ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.726 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to f2_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   state_q_FSM_FFd3_2
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X15Y27.B3      net (fanout=15)       0.839   state_q_FSM_FFd3_2
    SLICE_X15Y27.B       Tilo                  0.259   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X14Y24.B3      net (fanout=7)        0.837   f6_mems_SPI_busy
    SLICE_X14Y24.B       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0096<1>21
    SLICE_X14Y24.A5      net (fanout=2)        0.205   f2_mems_control/_n0096<1>2
    SLICE_X14Y24.A       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0090<1>1
    SLICE_X11Y41.A2      net (fanout=1)        2.143   f2_mems_control/_n0090[1]
    SLICE_X11Y41.A       Tilo                  0.259   f6_new_line
                                                       f2_mems_control/_n0090<1>8
    SLICE_X4Y45.C4       net (fanout=5)        1.106   _n0090
    SLICE_X4Y45.CLK      Tas                   0.339   f3_new_line
                                                       f2_mems_control/new_line_q_rstpot1
                                                       f2_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      6.982ns (1.852ns logic, 5.130ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f3_mems_control/new_line_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.961ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.726 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to f3_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   state_q_FSM_FFd3_2
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X15Y27.B3      net (fanout=15)       0.839   state_q_FSM_FFd3_2
    SLICE_X15Y27.B       Tilo                  0.259   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X14Y24.B3      net (fanout=7)        0.837   f6_mems_SPI_busy
    SLICE_X14Y24.B       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0096<1>21
    SLICE_X14Y24.A5      net (fanout=2)        0.205   f2_mems_control/_n0096<1>2
    SLICE_X14Y24.A       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0090<1>1
    SLICE_X11Y41.A2      net (fanout=1)        2.143   f2_mems_control/_n0090[1]
    SLICE_X11Y41.A       Tilo                  0.259   f6_new_line
                                                       f2_mems_control/_n0090<1>8
    SLICE_X4Y45.D4       net (fanout=5)        1.085   _n0090
    SLICE_X4Y45.CLK      Tas                   0.339   f3_new_line
                                                       f3_mems_control/new_line_q_rstpot1
                                                       f3_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      6.961ns (1.852ns logic, 5.109ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  13.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_4 (FF)
  Destination:          f2_tdc_control/calib1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_4 to f2_tdc_control/calib1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_4
    SLICE_X23Y40.D5      net (fanout=13)       0.495   f2_tdc_control/addr_q[4]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.D5      net (fanout=16)       0.973   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_3_dpot
                                                       f2_tdc_control/calib1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (1.522ns logic, 5.349ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_5 (FF)
  Destination:          f2_tdc_control/calib1_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.867ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_5 to f2_tdc_control/calib1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.DQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_5
    SLICE_X23Y40.D6      net (fanout=8)        0.395   f2_tdc_control/addr_q[5]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.C1      net (fanout=16)       1.069   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_2_dpot
                                                       f2_tdc_control/calib1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.867ns (1.522ns logic, 5.345ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_1 (FF)
  Destination:          f2_tdc_control/calib1_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.817ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_1 to f2_tdc_control/calib1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.BQ      Tcko                  0.430   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/addr_q_1
    SLICE_X23Y40.D4      net (fanout=15)       0.345   f2_tdc_control/addr_q[1]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.C1      net (fanout=16)       1.069   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_2_dpot
                                                       f2_tdc_control/calib1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (1.522ns logic, 5.295ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_5 (FF)
  Destination:          f2_tdc_control/calib1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.771ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_5 to f2_tdc_control/calib1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.DQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_5
    SLICE_X23Y40.D6      net (fanout=8)        0.395   f2_tdc_control/addr_q[5]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.D5      net (fanout=16)       0.973   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_3_dpot
                                                       f2_tdc_control/calib1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (1.522ns logic, 5.249ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  13.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_1 (FF)
  Destination:          f2_tdc_control/calib1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_1 to f2_tdc_control/calib1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.BQ      Tcko                  0.430   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/addr_q_1
    SLICE_X23Y40.D4      net (fanout=15)       0.345   f2_tdc_control/addr_q[1]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.D5      net (fanout=16)       0.973   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_3_dpot
                                                       f2_tdc_control/calib1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (1.522ns logic, 5.199ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_mems_control/new_line_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.703ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (0.726 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd2_1 to f2_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   f6_mems_spi_master/state_q_FSM_FFd2_1
                                                       f6_mems_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y27.B4      net (fanout=1)        0.560   f6_mems_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y27.B       Tilo                  0.259   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X14Y24.B3      net (fanout=7)        0.837   f6_mems_SPI_busy
    SLICE_X14Y24.B       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0096<1>21
    SLICE_X14Y24.A5      net (fanout=2)        0.205   f2_mems_control/_n0096<1>2
    SLICE_X14Y24.A       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0090<1>1
    SLICE_X11Y41.A2      net (fanout=1)        2.143   f2_mems_control/_n0090[1]
    SLICE_X11Y41.A       Tilo                  0.259   f6_new_line
                                                       f2_mems_control/_n0090<1>8
    SLICE_X4Y45.C4       net (fanout=5)        1.106   _n0090
    SLICE_X4Y45.CLK      Tas                   0.339   f3_new_line
                                                       f2_mems_control/new_line_q_rstpot1
                                                       f2_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      6.703ns (1.852ns logic, 4.851ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  13.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_tdc_control/time1_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2_1 to f2_tdc_control/time1_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   f2_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D3      net (fanout=1)        0.906   f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/busy1
    SLICE_X20Y46.A3      net (fanout=16)       2.148   f2_tdc_SPI_busy
    SLICE_X20Y46.A       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv_SW0
    SLICE_X20Y46.B5      net (fanout=1)        0.416   f2_tdc_control/N126
    SLICE_X20Y46.B       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CE      net (fanout=2)        1.609   f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CLK     Tceck                 0.314   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.636ns (1.557ns logic, 5.079ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  13.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f3_mems_control/new_line_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.682ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (0.726 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd2_1 to f3_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   f6_mems_spi_master/state_q_FSM_FFd2_1
                                                       f6_mems_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y27.B4      net (fanout=1)        0.560   f6_mems_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y27.B       Tilo                  0.259   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X14Y24.B3      net (fanout=7)        0.837   f6_mems_SPI_busy
    SLICE_X14Y24.B       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0096<1>21
    SLICE_X14Y24.A5      net (fanout=2)        0.205   f2_mems_control/_n0096<1>2
    SLICE_X14Y24.A       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0090<1>1
    SLICE_X11Y41.A2      net (fanout=1)        2.143   f2_mems_control/_n0090[1]
    SLICE_X11Y41.A       Tilo                  0.259   f6_new_line
                                                       f2_mems_control/_n0090<1>8
    SLICE_X4Y45.D4       net (fanout=5)        1.085   _n0090
    SLICE_X4Y45.CLK      Tas                   0.339   f3_new_line
                                                       f3_mems_control/new_line_q_rstpot1
                                                       f3_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      6.682ns (1.852ns logic, 4.830ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_tdc_control/time1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2_1 to f2_tdc_control/time1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   f2_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D3      net (fanout=1)        0.906   f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/busy1
    SLICE_X20Y46.A3      net (fanout=16)       2.148   f2_tdc_SPI_busy
    SLICE_X20Y46.A       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv_SW0
    SLICE_X20Y46.B5      net (fanout=1)        0.416   f2_tdc_control/N126
    SLICE_X20Y46.B       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CE      net (fanout=2)        1.609   f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CLK     Tceck                 0.307   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (1.550ns logic, 5.079ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_tdc_control/time1_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2_1 to f2_tdc_control/time1_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   f2_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D3      net (fanout=1)        0.906   f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/busy1
    SLICE_X20Y46.A3      net (fanout=16)       2.148   f2_tdc_SPI_busy
    SLICE_X20Y46.A       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv_SW0
    SLICE_X20Y46.B5      net (fanout=1)        0.416   f2_tdc_control/N126
    SLICE_X20Y46.B       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CE      net (fanout=2)        1.609   f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CLK     Tceck                 0.304   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (1.547ns logic, 5.079ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_tdc_control/time1_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2_1 to f2_tdc_control/time1_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   f2_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D3      net (fanout=1)        0.906   f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/busy1
    SLICE_X20Y46.A3      net (fanout=16)       2.148   f2_tdc_SPI_busy
    SLICE_X20Y46.A       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv_SW0
    SLICE_X20Y46.B5      net (fanout=1)        0.416   f2_tdc_control/N126
    SLICE_X20Y46.B       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CE      net (fanout=2)        1.609   f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CLK     Tceck                 0.303   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.625ns (1.546ns logic, 5.079ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_tdc_control/time1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2_1 to f2_tdc_control/time1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   f2_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D3      net (fanout=1)        0.906   f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/busy1
    SLICE_X20Y46.A3      net (fanout=16)       2.148   f2_tdc_SPI_busy
    SLICE_X20Y46.A       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv_SW0
    SLICE_X20Y46.B5      net (fanout=1)        0.416   f2_tdc_control/N126
    SLICE_X20Y46.B       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CE      net (fanout=2)        1.609   f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CLK     Tceck                 0.301   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (1.544ns logic, 5.079ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_tdc_control/time1_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2_1 to f2_tdc_control/time1_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   f2_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D3      net (fanout=1)        0.906   f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/busy1
    SLICE_X20Y46.A3      net (fanout=16)       2.148   f2_tdc_SPI_busy
    SLICE_X20Y46.A       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv_SW0
    SLICE_X20Y46.B5      net (fanout=1)        0.416   f2_tdc_control/N126
    SLICE_X20Y46.B       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CE      net (fanout=2)        1.609   f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CLK     Tceck                 0.291   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (1.534ns logic, 5.079ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_tdc_control/time1_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2_1 to f2_tdc_control/time1_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   f2_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D3      net (fanout=1)        0.906   f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/busy1
    SLICE_X20Y46.A3      net (fanout=16)       2.148   f2_tdc_SPI_busy
    SLICE_X20Y46.A       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv_SW0
    SLICE_X20Y46.B5      net (fanout=1)        0.416   f2_tdc_control/N126
    SLICE_X20Y46.B       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CE      net (fanout=2)        1.609   f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CLK     Tceck                 0.289   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (1.532ns logic, 5.079ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2_1 (FF)
  Destination:          f2_tdc_control/time1_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2_1 to f2_tdc_control/time1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   f2_tdc_spi_master/state_q_FSM_FFd2_1
                                                       f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D3      net (fanout=1)        0.906   f2_tdc_spi_master/state_q_FSM_FFd2_1
    SLICE_X15Y29.D       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/busy1
    SLICE_X20Y46.A3      net (fanout=16)       2.148   f2_tdc_SPI_busy
    SLICE_X20Y46.A       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv_SW0
    SLICE_X20Y46.B5      net (fanout=1)        0.416   f2_tdc_control/N126
    SLICE_X20Y46.B       Tilo                  0.254   f2_tdc_control/N171
                                                       f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CE      net (fanout=2)        1.609   f2_tdc_control/_n0309_inv
    SLICE_X10Y42.CLK     Tceck                 0.271   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (1.514ns logic, 5.079ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  13.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_4 (FF)
  Destination:          f2_tdc_control/calib1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_4 to f2_tdc_control/calib1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_4
    SLICE_X23Y40.D5      net (fanout=13)       0.495   f2_tdc_control/addr_q[4]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.A6      net (fanout=16)       0.672   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_0_dpot
                                                       f2_tdc_control/calib1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.570ns (1.522ns logic, 5.048ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_4 (FF)
  Destination:          f2_tdc_control/calib1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_4 to f2_tdc_control/calib1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_4
    SLICE_X23Y40.D5      net (fanout=13)       0.495   f2_tdc_control/addr_q[4]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.B6      net (fanout=16)       0.672   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_1_dpot
                                                       f2_tdc_control/calib1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.570ns (1.522ns logic, 5.048ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_mems_control/new_line_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.726 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to f2_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X15Y27.B5      net (fanout=13)       0.506   state_q_FSM_FFd1_3
    SLICE_X15Y27.B       Tilo                  0.259   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X14Y24.B3      net (fanout=7)        0.837   f6_mems_SPI_busy
    SLICE_X14Y24.B       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0096<1>21
    SLICE_X14Y24.A5      net (fanout=2)        0.205   f2_mems_control/_n0096<1>2
    SLICE_X14Y24.A       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0090<1>1
    SLICE_X11Y41.A2      net (fanout=1)        2.143   f2_mems_control/_n0090[1]
    SLICE_X11Y41.A       Tilo                  0.259   f6_new_line
                                                       f2_mems_control/_n0090<1>8
    SLICE_X4Y45.C4       net (fanout=5)        1.106   _n0090
    SLICE_X4Y45.CLK      Tas                   0.339   f3_new_line
                                                       f2_mems_control/new_line_q_rstpot1
                                                       f2_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.757ns logic, 4.797ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_4 (FF)
  Destination:          f2_tdc_control/calib1_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.524ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.294 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_4 to f2_tdc_control/calib1_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_4
    SLICE_X23Y40.D5      net (fanout=13)       0.495   f2_tdc_control/addr_q[4]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X16Y44.C4      net (fanout=16)       0.626   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X16Y44.CLK     Tas                   0.339   f2_tdc_control/calib1_q[10]
                                                       f2_tdc_control/calib1_q_9_dpot
                                                       f2_tdc_control/calib1_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.524ns (1.522ns logic, 5.002ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.653 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X21Y20.A2      net (fanout=11)       1.683   f6_addr[12]
    SLICE_X21Y20.A       Tilo                  0.259   f2_mems_control/N350
                                                       f2_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>_SW1
    SLICE_X17Y20.A4      net (fanout=2)        0.953   f2_mems_control/N350
    SLICE_X17Y20.A       Tilo                  0.259   addr_d[11]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X17Y20.B1      net (fanout=10)       0.997   f2_mems_control/Mmux_addr_d191
    SLICE_X17Y20.B       Tilo                  0.259   addr_d[11]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y4.ADDRA5   net (fanout=4)        1.336   addr_d[5]
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (1.607ns logic, 4.969ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          f2_mems_control/new_line_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.551ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (0.726 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to f2_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_9
    SLICE_X12Y34.B1      net (fanout=9)        1.814   f6_addr[9]
    SLICE_X12Y34.BMUX    Tilo                  0.326   f2_mems_control/_n0090<1>1
                                                       f2_mems_control/_n0090<1>3
    SLICE_X12Y34.A3      net (fanout=1)        0.382   f2_mems_control/_n0090<1>3
    SLICE_X12Y34.A       Tilo                  0.254   f2_mems_control/_n0090<1>1
                                                       f2_mems_control/_n0090<1>4
    SLICE_X11Y41.A1      net (fanout=1)        1.641   f2_mems_control/_n0090<1>4
    SLICE_X11Y41.A       Tilo                  0.259   f6_new_line
                                                       f2_mems_control/_n0090<1>8
    SLICE_X4Y45.C4       net (fanout=5)        1.106   _n0090
    SLICE_X4Y45.CLK      Tas                   0.339   f3_new_line
                                                       f2_mems_control/new_line_q_rstpot1
                                                       f2_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (1.608ns logic, 4.943ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  13.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f3_mems_control/new_line_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.533ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.726 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to f3_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X15Y27.B5      net (fanout=13)       0.506   state_q_FSM_FFd1_3
    SLICE_X15Y27.B       Tilo                  0.259   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X14Y24.B3      net (fanout=7)        0.837   f6_mems_SPI_busy
    SLICE_X14Y24.B       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0096<1>21
    SLICE_X14Y24.A5      net (fanout=2)        0.205   f2_mems_control/_n0096<1>2
    SLICE_X14Y24.A       Tilo                  0.235   f6_mems_SPI_start
                                                       f2_mems_control/_n0090<1>1
    SLICE_X11Y41.A2      net (fanout=1)        2.143   f2_mems_control/_n0090[1]
    SLICE_X11Y41.A       Tilo                  0.259   f6_new_line
                                                       f2_mems_control/_n0090<1>8
    SLICE_X4Y45.D4       net (fanout=5)        1.085   _n0090
    SLICE_X4Y45.CLK      Tas                   0.339   f3_new_line
                                                       f3_mems_control/new_line_q_rstpot1
                                                       f3_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      6.533ns (1.757ns logic, 4.776ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          f3_mems_control/new_line_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (0.726 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to f3_mems_control/new_line_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.AQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_9
    SLICE_X12Y34.B1      net (fanout=9)        1.814   f6_addr[9]
    SLICE_X12Y34.BMUX    Tilo                  0.326   f2_mems_control/_n0090<1>1
                                                       f2_mems_control/_n0090<1>3
    SLICE_X12Y34.A3      net (fanout=1)        0.382   f2_mems_control/_n0090<1>3
    SLICE_X12Y34.A       Tilo                  0.254   f2_mems_control/_n0090<1>1
                                                       f2_mems_control/_n0090<1>4
    SLICE_X11Y41.A1      net (fanout=1)        1.641   f2_mems_control/_n0090<1>4
    SLICE_X11Y41.A       Tilo                  0.259   f6_new_line
                                                       f2_mems_control/_n0090<1>8
    SLICE_X4Y45.D4       net (fanout=5)        1.085   _n0090
    SLICE_X4Y45.CLK      Tas                   0.339   f3_new_line
                                                       f3_mems_control/new_line_q_rstpot1
                                                       f3_mems_control/new_line_q
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (1.608ns logic, 4.922ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_4 (FF)
  Destination:          f2_tdc_control/calib1_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_4 to f2_tdc_control/calib1_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_4
    SLICE_X23Y40.D5      net (fanout=13)       0.495   f2_tdc_control/addr_q[4]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X18Y45.D1      net (fanout=16)       0.590   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X18Y45.CLK     Tas                   0.349   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/calib1_q_6_dpot
                                                       f2_tdc_control/calib1_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (1.532ns logic, 4.966ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_12 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.548ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.653 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_12 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.DQ      Tcko                  0.430   f6_addr[12]
                                                       f6_mems_control/addr_q_12
    SLICE_X21Y20.A2      net (fanout=11)       1.683   f6_addr[12]
    SLICE_X21Y20.A       Tilo                  0.259   f2_mems_control/N350
                                                       f2_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>_SW1
    SLICE_X17Y20.A4      net (fanout=2)        0.953   f2_mems_control/N350
    SLICE_X17Y20.A       Tilo                  0.259   addr_d[11]
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X17Y20.D1      net (fanout=10)       1.212   f2_mems_control/Mmux_addr_d191
    SLICE_X17Y20.D       Tilo                  0.259   addr_d[11]
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y4.ADDRA11  net (fanout=4)        1.093   addr_d[11]
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.548ns (1.607ns logic, 4.941ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  13.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_4 (FF)
  Destination:          f2_tdc_control/calib1_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_4 to f2_tdc_control/calib1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_4
    SLICE_X23Y40.D5      net (fanout=13)       0.495   f2_tdc_control/addr_q[4]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X17Y45.A4      net (fanout=16)       0.564   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X17Y45.CLK     Tas                   0.373   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_11_dpot
                                                       f2_tdc_control/calib1_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (1.556ns logic, 4.940ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  13.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/addr_q_5 (FF)
  Destination:          f2_tdc_control/calib1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/addr_q_5 to f2_tdc_control/calib1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.DQ      Tcko                  0.430   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/addr_q_5
    SLICE_X23Y40.D6      net (fanout=8)        0.395   f2_tdc_control/addr_q[5]
    SLICE_X23Y40.D       Tilo                  0.259   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/_n0309_inv11
    SLICE_X15Y29.C1      net (fanout=4)        2.308   f2_tdc_control/_n0309_inv1
    SLICE_X15Y29.C       Tilo                  0.259   state_q_FSM_FFd1_3
                                                       f2_tdc_control/_n0343_inv_SW0
    SLICE_X18Y45.B4      net (fanout=1)        1.573   f2_tdc_control/N124
    SLICE_X18Y45.B       Tilo                  0.235   f2_tdc_control/calib1_q[6]
                                                       f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.B6      net (fanout=16)       0.672   f2_tdc_control/_n0343_inv_rstpot
    SLICE_X12Y43.CLK     Tas                   0.339   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_1_dpot
                                                       f2_tdc_control/calib1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.522ns logic, 4.948ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: f2_tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: f2_FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem24/DP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem25/DP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem24/SP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[24]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem25/SP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem28/DP/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem26/DP/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem28/SP/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem26/SP/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem22/DP/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem23/DP/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem22/SP/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem23/SP/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/DP/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/DP/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/SP/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/SP/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/DP/CLK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/DP/CLK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.017|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22563 paths, 0 nets, and 4933 connections

Design statistics:
   Minimum period:   7.017ns{1}   (Maximum frequency: 142.511MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 14 10:45:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



