{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545046582140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545046582140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 19:36:21 2018 " "Processing started: Mon Dec 17 19:36:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545046582140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545046582140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SBQ -c SBQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off SBQ -c SBQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545046582140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1545046584320 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu.qsys " "Elaborating Qsys system entity \"cpu.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545046584585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Loading sopc/cpu.qsys " "2018.12.17.19:36:34 Progress: Loading sopc/cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Reading input file " "2018.12.17.19:36:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Adding CLK \[clock_source 13.0\] " "2018.12.17.19:36:34 Progress: Adding CLK \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Parameterizing module CLK " "2018.12.17.19:36:34 Progress: Parameterizing module CLK" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 13.0.1\] " "2018.12.17.19:36:34 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Parameterizing module SDRAM " "2018.12.17.19:36:34 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Adding EPCS \[altera_avalon_epcs_flash_controller 13.0.1\] " "2018.12.17.19:36:34 Progress: Adding EPCS \[altera_avalon_epcs_flash_controller 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Parameterizing module EPCS " "2018.12.17.19:36:34 Progress: Parameterizing module EPCS" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:34 Progress: Adding SYSID \[altera_avalon_sysid_qsys 13.0\] " "2018.12.17.19:36:34 Progress: Adding SYSID \[altera_avalon_sysid_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046594945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:35 Progress: Parameterizing module SYSID " "2018.12.17.19:36:35 Progress: Parameterizing module SYSID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046595351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:35 Progress: Adding CPU \[altera_nios2_qsys 13.0\] " "2018.12.17.19:36:35 Progress: Adding CPU \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046595351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:35 Progress: Parameterizing module CPU " "2018.12.17.19:36:35 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046595883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:35 Progress: Adding JTAG \[altera_avalon_jtag_uart 13.0.1\] " "2018.12.17.19:36:35 Progress: Adding JTAG \[altera_avalon_jtag_uart 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046595883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:35 Progress: Parameterizing module JTAG " "2018.12.17.19:36:35 Progress: Parameterizing module JTAG" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046595930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:35 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1\] " "2018.12.17.19:36:35 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046595930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:35 Progress: Parameterizing module pio_0 " "2018.12.17.19:36:35 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:35 Progress: Adding timer_0 \[altera_avalon_timer 13.0.1\] " "2018.12.17.19:36:35 Progress: Adding timer_0 \[altera_avalon_timer 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Parameterizing module timer_0 " "2018.12.17.19:36:36 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Adding pio_1 \[altera_avalon_pio 13.0.1\] " "2018.12.17.19:36:36 Progress: Adding pio_1 \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Parameterizing module pio_1 " "2018.12.17.19:36:36 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Adding LCD_SI \[altera_avalon_pio 13.0.1\] " "2018.12.17.19:36:36 Progress: Adding LCD_SI \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Parameterizing module LCD_SI " "2018.12.17.19:36:36 Progress: Parameterizing module LCD_SI" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Adding LCD_A0 \[altera_avalon_pio 13.0.1\] " "2018.12.17.19:36:36 Progress: Adding LCD_A0 \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Parameterizing module LCD_A0 " "2018.12.17.19:36:36 Progress: Parameterizing module LCD_A0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Adding LCD_SCL \[altera_avalon_pio 13.0.1\] " "2018.12.17.19:36:36 Progress: Adding LCD_SCL \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Parameterizing module LCD_SCL " "2018.12.17.19:36:36 Progress: Parameterizing module LCD_SCL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Adding LCD_CS \[altera_avalon_pio 13.0.1\] " "2018.12.17.19:36:36 Progress: Adding LCD_CS \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Parameterizing module LCD_CS " "2018.12.17.19:36:36 Progress: Parameterizing module LCD_CS" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Building connections " "2018.12.17.19:36:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Parameterizing connections " "2018.12.17.19:36:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:36 Progress: Validating " "2018.12.17.19:36:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046596534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.17.19:36:37 Progress: Done reading input file " "2018.12.17.19:36:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046597142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Cpu.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046597485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.SYSID: Time stamp will be automatically updated when this component is generated. " "Cpu.SYSID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046597501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system " "Cpu.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046597501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046597501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046597501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH " "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046598756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 13 modules, 48 connections " "Pipeline_bridge_swap_transform: After transform: 13 modules, 48 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046599012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046599046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 27 modules, 90 connections " "Merlin_translator_transform: After transform: 27 modules, 90 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046599840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 55 modules, 232 connections " "Merlin_domain_transform: After transform: 55 modules, 232 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046600923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 69 modules, 274 connections " "Merlin_router_transform: After transform: 69 modules, 274 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046601238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 70 modules, 278 connections " "Merlin_traffic_limiter_transform: After transform: 70 modules, 278 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046601332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 71 modules, 281 connections " "Merlin_burst_transform: After transform: 71 modules, 281 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046601442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 72 modules, 283 connections " "Reset_adaptation_transform: After transform: 72 modules, 283 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046601538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 99 modules, 349 connections " "Merlin_network_to_switch_transform: After transform: 99 modules, 349 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046601876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 101 modules, 355 connections " "Merlin_width_transform: After transform: 101 modules, 355 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046602049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 101 modules, 356 connections " "Limiter_update_transform: After transform: 101 modules, 356 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046602175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 101 modules, 356 connections " "Merlin_mm_transform: After transform: 101 modules, 356 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046602175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 102 modules, 359 connections " "Merlin_interrupt_mapper_transform: After transform: 102 modules, 359 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046602223 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for EPCS:epcs_control_port:endofpacket (endofpacket)\" " "Cpu: \"No matching role found for EPCS:epcs_control_port:endofpacket (endofpacket)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1545046603273 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for EPCS:epcs_control_port:dataavailable (dataavailable)\" " "Cpu: \"No matching role found for EPCS:epcs_control_port:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1545046603273 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for EPCS:epcs_control_port:readyfordata (readyfordata)\" " "Cpu: \"No matching role found for EPCS:epcs_control_port:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1545046603273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'cpu_SDRAM' " "SDRAM: Starting RTL generation for module 'cpu_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046604747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_SDRAM --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0001_SDRAM_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0001_SDRAM_gen//cpu_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_SDRAM --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0001_SDRAM_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0001_SDRAM_gen//cpu_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046604747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'cpu_SDRAM' " "SDRAM: Done RTL generation for module 'cpu_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046605358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"cpu\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"cpu\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046605374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EPCS: Starting RTL generation for module 'cpu_EPCS' " "EPCS: Starting RTL generation for module 'cpu_EPCS'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046606345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EPCS:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=cpu_EPCS --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0002_EPCS_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0002_EPCS_gen//cpu_EPCS_component_configuration.pl  --do_build_sim=0  \] " "EPCS:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=cpu_EPCS --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0002_EPCS_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0002_EPCS_gen//cpu_EPCS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046606345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EPCS: Done RTL generation for module 'cpu_EPCS' " "EPCS: Done RTL generation for module 'cpu_EPCS'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046606719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EPCS: \"cpu\" instantiated altera_avalon_epcs_flash_controller \"EPCS\" " "EPCS: \"cpu\" instantiated altera_avalon_epcs_flash_controller \"EPCS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046606719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSID: \"cpu\" instantiated altera_avalon_sysid_qsys \"SYSID\" " "SYSID: \"cpu\" instantiated altera_avalon_sysid_qsys \"SYSID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046607874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Starting RTL generation for module 'cpu_CPU' " "CPU: Starting RTL generation for module 'cpu_CPU'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046610082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU:   Generation command is \[exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpu_CPU --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0004_CPU_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0004_CPU_gen//cpu_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "CPU:   Generation command is \[exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpu_CPU --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0004_CPU_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0004_CPU_gen//cpu_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046610082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:50 (*) Starting Nios II generation " "CPU: # 2018.12.17 19:36:50 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:50 (*)   Checking for plaintext license. " "CPU: # 2018.12.17 19:36:50 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)   Plaintext license not found. " "CPU: # 2018.12.17 19:36:51 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)   Checking for encrypted license (non-evaluation). " "CPU: # 2018.12.17 19:36:51 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)   Encrypted license found.  SOF will not be time-limited. " "CPU: # 2018.12.17 19:36:51 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)   Elaborating CPU configuration settings " "CPU: # 2018.12.17 19:36:51 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)   Creating all objects for CPU " "CPU: # 2018.12.17 19:36:51 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)     Testbench " "CPU: # 2018.12.17 19:36:51 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)     Instruction decoding " "CPU: # 2018.12.17 19:36:51 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)       Instruction fields " "CPU: # 2018.12.17 19:36:51 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:51 (*)       Instruction decodes " "CPU: # 2018.12.17 19:36:51 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:52 (*)       Signals for RTL simulation waveforms " "CPU: # 2018.12.17 19:36:52 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:52 (*)       Instruction controls " "CPU: # 2018.12.17 19:36:52 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:52 (*)     Pipeline frontend " "CPU: # 2018.12.17 19:36:52 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:52 (*)     Pipeline backend " "CPU: # 2018.12.17 19:36:52 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:54 (*)   Generating RTL from CPU objects " "CPU: # 2018.12.17 19:36:54 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:57 (*)   Creating encrypted RTL " "CPU: # 2018.12.17 19:36:57 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: # 2018.12.17 19:36:59 (*) Done Nios II generation " "CPU: # 2018.12.17 19:36:59 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Done RTL generation for module 'cpu_CPU' " "CPU: Done RTL generation for module 'cpu_CPU'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"cpu\" instantiated altera_nios2_qsys \"CPU\" " "CPU: \"cpu\" instantiated altera_nios2_qsys \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046619202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Starting RTL generation for module 'cpu_JTAG' " "JTAG: Starting RTL generation for module 'cpu_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046621241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_JTAG --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0005_JTAG_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0005_JTAG_gen//cpu_JTAG_component_configuration.pl  --do_build_sim=0  \] " "JTAG:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_JTAG --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0005_JTAG_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0005_JTAG_gen//cpu_JTAG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046621241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done RTL generation for module 'cpu_JTAG' " "JTAG: Done RTL generation for module 'cpu_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046621525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: \"cpu\" instantiated altera_avalon_jtag_uart \"JTAG\" " "JTAG: \"cpu\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046621525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'cpu_pio_0' " "Pio_0: Starting RTL generation for module 'cpu_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046622481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0006_pio_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0006_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0006_pio_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0006_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046622481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'cpu_pio_0' " "Pio_0: Done RTL generation for module 'cpu_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046622699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"cpu\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"cpu\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046622699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'cpu_timer_0' " "Timer_0: Starting RTL generation for module 'cpu_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046623624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer_0 --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0007_timer_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0007_timer_0_gen//cpu_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer_0 --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0007_timer_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0007_timer_0_gen//cpu_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046623624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'cpu_timer_0' " "Timer_0: Done RTL generation for module 'cpu_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046623874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"cpu\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"cpu\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046623874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_SI: Starting RTL generation for module 'cpu_LCD_SI' " "LCD_SI: Starting RTL generation for module 'cpu_LCD_SI'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046624815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_SI:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_LCD_SI --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0008_LCD_SI_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0008_LCD_SI_gen//cpu_LCD_SI_component_configuration.pl  --do_build_sim=0  \] " "LCD_SI:   Generation command is \[exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_LCD_SI --dir=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0008_LCD_SI_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/lyh/AppData/Local/Temp/alt7882_1756235877651282330.dir/0008_LCD_SI_gen//cpu_LCD_SI_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046624815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_SI: Done RTL generation for module 'cpu_LCD_SI' " "LCD_SI: Done RTL generation for module 'cpu_LCD_SI'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_SI: \"cpu\" instantiated altera_avalon_pio \"LCD_SI\" " "LCD_SI: \"cpu\" instantiated altera_avalon_pio \"LCD_SI\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_instruction_master_translator: \"cpu\" instantiated altera_merlin_master_translator \"CPU_instruction_master_translator\" " "CPU_instruction_master_translator: \"cpu\" instantiated altera_merlin_master_translator \"CPU_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_jtag_debug_module_translator: \"cpu\" instantiated altera_merlin_slave_translator \"CPU_jtag_debug_module_translator\" " "CPU_jtag_debug_module_translator: \"cpu\" instantiated altera_merlin_slave_translator \"CPU_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_instruction_master_translator_avalon_universal_master_0_agent: \"cpu\" instantiated altera_merlin_master_agent \"CPU_instruction_master_translator_avalon_universal_master_0_agent\" " "CPU_instruction_master_translator_avalon_universal_master_0_agent: \"cpu\" instantiated altera_merlin_master_agent \"CPU_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"cpu\" instantiated altera_merlin_slave_agent \"CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"cpu\" instantiated altera_merlin_slave_agent \"CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"cpu\" instantiated altera_avalon_sc_fifo \"CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"cpu\" instantiated altera_avalon_sc_fifo \"CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"cpu\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"cpu\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"cpu\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"cpu\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"cpu\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"cpu\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_001: \"cpu\" instantiated altera_merlin_router \"id_router_001\" " "Id_router_001: \"cpu\" instantiated altera_merlin_router \"id_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_007: \"cpu\" instantiated altera_merlin_router \"id_router_007\" " "Id_router_007: \"cpu\" instantiated altera_merlin_router \"id_router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"cpu\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"cpu\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Burst_adapter: \"cpu\" instantiated altera_merlin_burst_adapter \"burst_adapter\" " "Burst_adapter: \"cpu\" instantiated altera_merlin_burst_adapter \"burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046625102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"cpu\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"cpu\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046627152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"cpu\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"cpu\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046630081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"cpu\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"cpu\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046633719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"cpu\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"cpu\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046635547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_007: \"cpu\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_007\" " "Rsp_xbar_demux_007: \"cpu\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046636469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"cpu\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"cpu\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046640239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046640241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"cpu\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"cpu\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046645840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046645840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"cpu\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"cpu\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046645856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_address_alignment.sv " "Reusing file Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046645856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046645856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046646796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done cpu\" with 31 modules, 136 files, 2842839 bytes " "Cpu: Done cpu\" with 31 modules, 136 files, 2842839 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1545046646796 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu.qsys " "Finished elaborating Qsys system entity \"cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545046647767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_exp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pre_exp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre_Exp " "Found entity 1: Pre_Exp" {  } { { "Pre_Exp.bdf" "" { Schematic "Z:/Downloads/SBQ/Pre_Exp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046647798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046647798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m " "Found entity 1: pll_m" {  } { { "pll_m.v" "" { Text "Z:/Downloads/SBQ/pll_m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046647829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046647829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_pin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_pin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-seg_dis " "Found design unit 1: seg7-seg_dis" {  } { { "LED_pin.vhd" "" { Text "Z:/Downloads/SBQ/LED_pin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648466 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "LED_pin.vhd" "" { Text "Z:/Downloads/SBQ/LED_pin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "db/ip/cpu/cpu.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/cpu/submodules/altera_merlin_address_alignment.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648544 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648560 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648560 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648560 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648560 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648560 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648560 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046648669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046648669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/cpu/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_ic_data_module " "Found entity 1: cpu_CPU_ic_data_module" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_CPU_ic_tag_module " "Found entity 2: cpu_CPU_ic_tag_module" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_CPU_bht_module " "Found entity 3: cpu_CPU_bht_module" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_CPU_register_bank_a_module " "Found entity 4: cpu_CPU_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_CPU_register_bank_b_module " "Found entity 5: cpu_CPU_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_CPU_nios2_oci_debug " "Found entity 6: cpu_CPU_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_CPU_ociram_sp_ram_module " "Found entity 7: cpu_CPU_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_CPU_nios2_ocimem " "Found entity 8: cpu_CPU_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_CPU_nios2_avalon_reg " "Found entity 9: cpu_CPU_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_CPU_nios2_oci_break " "Found entity 10: cpu_CPU_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_CPU_nios2_oci_xbrk " "Found entity 11: cpu_CPU_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 1107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_CPU_nios2_oci_dbrk " "Found entity 12: cpu_CPU_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 1367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_CPU_nios2_oci_itrace " "Found entity 13: cpu_CPU_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 1555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_CPU_nios2_oci_td_mode " "Found entity 14: cpu_CPU_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_CPU_nios2_oci_dtrace " "Found entity 15: cpu_CPU_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_CPU_nios2_oci_compute_tm_count " "Found entity 16: cpu_CPU_nios2_oci_compute_tm_count" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_CPU_nios2_oci_fifowp_inc " "Found entity 17: cpu_CPU_nios2_oci_fifowp_inc" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_CPU_nios2_oci_fifocount_inc " "Found entity 18: cpu_CPU_nios2_oci_fifocount_inc" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_CPU_nios2_oci_fifo " "Found entity 19: cpu_CPU_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_CPU_nios2_oci_pib " "Found entity 20: cpu_CPU_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_CPU_nios2_oci_im " "Found entity 21: cpu_CPU_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_CPU_nios2_performance_monitors " "Found entity 22: cpu_CPU_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2921 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_CPU_nios2_oci " "Found entity 23: cpu_CPU_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_CPU " "Found entity 24: cpu_CPU" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 3507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_jtag_debug_module_sysclk " "Found entity 1: cpu_CPU_jtag_debug_module_sysclk" {  } { { "db/ip/cpu/submodules/cpu_CPU_jtag_debug_module_sysclk.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_jtag_debug_module_tck " "Found entity 1: cpu_CPU_jtag_debug_module_tck" {  } { { "db/ip/cpu/submodules/cpu_CPU_jtag_debug_module_tck.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_jtag_debug_module_wrapper " "Found entity 1: cpu_CPU_jtag_debug_module_wrapper" {  } { { "db/ip/cpu/submodules/cpu_CPU_jtag_debug_module_wrapper.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_mult_cell " "Found entity 1: cpu_CPU_mult_cell" {  } { { "db/ip/cpu/submodules/cpu_CPU_mult_cell.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_oci_test_bench " "Found entity 1: cpu_CPU_oci_test_bench" {  } { { "db/ip/cpu/submodules/cpu_CPU_oci_test_bench.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_CPU_test_bench " "Found entity 1: cpu_CPU_test_bench" {  } { { "db/ip/cpu/submodules/cpu_CPU_test_bench.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_epcs.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/cpu/submodules/cpu_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_EPCS_sub " "Found entity 1: cpu_EPCS_sub" {  } { { "db/ip/cpu/submodules/cpu_EPCS.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_EPCS.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_cpu_EPCS_atom " "Found entity 2: tornado_cpu_EPCS_atom" {  } { { "db/ip/cpu/submodules/cpu_EPCS.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_EPCS.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_EPCS " "Found entity 3: cpu_EPCS" {  } { { "db/ip/cpu/submodules/cpu_EPCS.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_EPCS.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_JTAG_sim_scfifo_w " "Found entity 1: cpu_JTAG_sim_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_JTAG.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_JTAG_scfifo_w " "Found entity 2: cpu_JTAG_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_JTAG.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_JTAG.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_JTAG_sim_scfifo_r " "Found entity 3: cpu_JTAG_sim_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_JTAG.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_JTAG.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_JTAG_scfifo_r " "Found entity 4: cpu_JTAG_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_JTAG.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_JTAG.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_JTAG " "Found entity 5: cpu_JTAG" {  } { { "db/ip/cpu/submodules/cpu_JTAG.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_JTAG.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_lcd_si.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_lcd_si.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_LCD_SI " "Found entity 1: cpu_LCD_SI" {  } { { "db/ip/cpu/submodules/cpu_LCD_SI.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_LCD_SI.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_SDRAM_input_efifo_module " "Found entity 1: cpu_SDRAM_input_efifo_module" {  } { { "db/ip/cpu/submodules/cpu_SDRAM.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649552 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_SDRAM " "Found entity 2: cpu_SDRAM" {  } { { "db/ip/cpu/submodules/cpu_SDRAM.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_SYSID " "Found entity 1: cpu_SYSID" {  } { { "db/ip/cpu/submodules/cpu_SYSID.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_SYSID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_addr_router.sv(48) " "Verilog HDL Declaration information at cpu_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_addr_router.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_addr_router.sv(49) " "Verilog HDL Declaration information at cpu_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_addr_router.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_addr_router_default_decode " "Found entity 1: cpu_addr_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_addr_router.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649583 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_addr_router " "Found entity 2: cpu_addr_router" {  } { { "db/ip/cpu/submodules/cpu_addr_router.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_addr_router_001.sv(48) " "Verilog HDL Declaration information at cpu_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_addr_router_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_addr_router_001.sv(49) " "Verilog HDL Declaration information at cpu_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_addr_router_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_addr_router_001_default_decode " "Found entity 1: cpu_addr_router_001_default_decode" {  } { { "db/ip/cpu/submodules/cpu_addr_router_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649598 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_addr_router_001 " "Found entity 2: cpu_addr_router_001" {  } { { "db/ip/cpu/submodules/cpu_addr_router_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cmd_xbar_demux " "Found entity 1: cpu_cmd_xbar_demux" {  } { { "db/ip/cpu/submodules/cpu_cmd_xbar_demux.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cmd_xbar_demux_001 " "Found entity 1: cpu_cmd_xbar_demux_001" {  } { { "db/ip/cpu/submodules/cpu_cmd_xbar_demux_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cmd_xbar_mux " "Found entity 1: cpu_cmd_xbar_mux" {  } { { "db/ip/cpu/submodules/cpu_cmd_xbar_mux.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_id_router.sv(48) " "Verilog HDL Declaration information at cpu_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_id_router.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_id_router.sv(49) " "Verilog HDL Declaration information at cpu_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_id_router.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_id_router_default_decode " "Found entity 1: cpu_id_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_id_router.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649630 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_id_router " "Found entity 2: cpu_id_router" {  } { { "db/ip/cpu/submodules/cpu_id_router.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_id_router_001.sv(48) " "Verilog HDL Declaration information at cpu_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_id_router_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_id_router_001.sv(49) " "Verilog HDL Declaration information at cpu_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_id_router_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_id_router_001_default_decode " "Found entity 1: cpu_id_router_001_default_decode" {  } { { "db/ip/cpu/submodules/cpu_id_router_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649645 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_id_router_001 " "Found entity 2: cpu_id_router_001" {  } { { "db/ip/cpu/submodules/cpu_id_router_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_id_router_007.sv(48) " "Verilog HDL Declaration information at cpu_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_id_router_007.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_id_router_007.sv(49) " "Verilog HDL Declaration information at cpu_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_id_router_007.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545046649645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_id_router_007_default_decode " "Found entity 1: cpu_id_router_007_default_decode" {  } { { "db/ip/cpu/submodules/cpu_id_router_007.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649645 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_id_router_007 " "Found entity 2: cpu_id_router_007" {  } { { "db/ip/cpu/submodules/cpu_id_router_007.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_0 " "Found entity 1: cpu_pio_0" {  } { { "db/ip/cpu/submodules/cpu_pio_0.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_rsp_xbar_demux " "Found entity 1: cpu_rsp_xbar_demux" {  } { { "db/ip/cpu/submodules/cpu_rsp_xbar_demux.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_rsp_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_rsp_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_rsp_xbar_demux_007 " "Found entity 1: cpu_rsp_xbar_demux_007" {  } { { "db/ip/cpu/submodules/cpu_rsp_xbar_demux_007.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_rsp_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_rsp_xbar_mux " "Found entity 1: cpu_rsp_xbar_mux" {  } { { "db/ip/cpu/submodules/cpu_rsp_xbar_mux.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_rsp_xbar_mux_001 " "Found entity 1: cpu_rsp_xbar_mux_001" {  } { { "db/ip/cpu/submodules/cpu_rsp_xbar_mux_001.sv" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_timer_0 " "Found entity 1: cpu_timer_0" {  } { { "db/ip/cpu/submodules/cpu_timer_0.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545046649723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545046649723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_SDRAM.v(316) " "Verilog HDL or VHDL warning at cpu_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_SDRAM.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_SDRAM.v(326) " "Verilog HDL or VHDL warning at cpu_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_SDRAM.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_SDRAM.v(336) " "Verilog HDL or VHDL warning at cpu_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_SDRAM.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_SDRAM.v(680) " "Verilog HDL or VHDL warning at cpu_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_SDRAM.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_EPCS.v(401) " "Verilog HDL or VHDL warning at cpu_EPCS.v(401): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_EPCS.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_EPCS.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_CPU.v(1880) " "Verilog HDL or VHDL warning at cpu_CPU.v(1880): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 1880 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_CPU.v(1882) " "Verilog HDL or VHDL warning at cpu_CPU.v(1882): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 1882 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_CPU.v(2038) " "Verilog HDL or VHDL warning at cpu_CPU.v(2038): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2038 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_CPU.v(2866) " "Verilog HDL or VHDL warning at cpu_CPU.v(2866): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_CPU.v" "" { Text "Z:/Downloads/SBQ/db/ip/cpu/submodules/cpu_CPU.v" 2866 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1545046649754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pre_Exp " "Elaborating entity \"Pre_Exp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545046650059 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "cpu inst " "Logic function of type cpu and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "Pre_Exp.bdf" "" { Schematic "Z:/Downloads/SBQ/Pre_Exp.bdf" { { 176 1088 1568 728 "inst" "" } { 184 232 472 352 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1545046650059 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1545046650059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Downloads/SBQ/output_files/SBQ.map.smsg " "Generated suppressed messages file Z:/Downloads/SBQ/output_files/SBQ.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1545046650199 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545046650546 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 17 19:37:30 2018 " "Processing ended: Mon Dec 17 19:37:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545046650546 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545046650546 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545046650546 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545046650546 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545046651219 ""}
