// Seed: 3781668073
module module_0 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4
    , id_14, id_15,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    output wire id_8,
    output supply1 id_9,
    input tri id_10,
    output supply0 id_11,
    input tri0 id_12
);
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    output supply1 id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    output logic id_10,
    output tri id_11,
    output logic id_12
);
  assign id_2 = id_4;
  always @* begin : LABEL_0
    id_12 <= 1'h0;
    id_10 = #id_14 -1;
  end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_8,
      id_5,
      id_11,
      id_9,
      id_7,
      id_6,
      id_6,
      id_6,
      id_1,
      id_2,
      id_0
  );
endmodule
