C. Bienia, S. Kumar, J. P. Singh, and K. Li. 2008. The PARSEC Benchmark Suite: Characterization and architectural implications. Princeton University Tech. Rep. TR-811-08.
Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970[doi>10.1145/362686.362692]
William A. Brant, Michael E. Nielson, and Edde Tin-Shek Tang. 1998. Power failure responsive apparatus and method having a shadow dram, a flash ROM, an auxiliary battery, and a controller. US Patent 5,799,200.
Jie Chen , Ron C. Chiang , H. Howie Huang , Guru Venkataramani, Energy-aware writes to non-volatile main memory, ACM SIGOPS Operating Systems Review, v.45 n.3, December 2011[doi>10.1145/2094091.2094104]
Jie Chen , Guru Venkataramani , H. Howie Huang, RePRAM: Re-cycling PRAM faulty blocks for extended lifetime, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-12, June 25-28, 2012
Jie Chen , Zachary Winter , Guru Venkataramani , H. Howie Huang, rPRAM: Exploring Redundancy Techniques to Improve Lifetime of PCM-based Main Memory, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.201-202, October 10-14, 2011[doi>10.1109/PACT.2011.40]
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Dave Hayslett. 2011. System z redundant array of independent memory. IBM SWG Competitive Project Office.
Hewlett-Packard. 2010. CACTI 5.3. http://quid.hpl.hp.com:9081/cacti/.
Intel Corporation. 2010. Intel Core I7-920 processor. http://ark.intel.com/Product.aspx&quest;id&equals;37147.
Engin Ipek , Jeremy Condit , Edmund B. Nightingale , Doug Burger , Thomas Moscibroda, Dynamically replicated memory: building reliable systems from nanoscale resistive memories, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736023]
ITRS. 2007. International Technology Roadmap for Semiconductors. http://www.itrs.net.
Lei Jiang , Yu Du , Youtao Zhang , Bruce R. Childers , Jun Yang, LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems&Networks;, p.221-232, June 27-30, 2011[doi>10.1109/DSN.2011.5958221]
Nikolai Joukov , Arun M. Krishnakumar , Chaitanya Patti , Abhishek Rai , Sunil Satnur , Avishay Traeger , Erez Zadok, RAIF: Redundant Array of Independent Filesystems, Proceedings of the 24th IEEE Conference on Mass Storage Systems and Technologies, p.199-214, September 24-27, 2007[doi>10.1109/MSST.2007.30]
Randy H. Katz, RAID: A Personal Recollection of How Storage Became a System, IEEE Annals of the History of Computing, v.32 n.4, p.82-87, October 2010[doi>10.1109/MAHC.2010.66]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Rami Melhem , Rakan Maddah , Sangyeun Cho, RDIS: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-12, June 25-28, 2012
Numonyx. 2009. Phase Change Memory: A new memory to enable new memory usage models. White Paper. http://www.numonyx.com/.
David A. Patterson , Garth Gibson , Randy H. Katz, A case for redundant arrays of inexpensive disks (RAID), Proceedings of the 1988 ACM SIGMOD international conference on Management of data, p.109-116, June 01-03, 1988, Chicago, Illinois, USA[doi>10.1145/50202.50214]
Feng Qin , Shan Lu , Yuanyuan Zhou, SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.291-302, February 12-16, 2005[doi>10.1109/HPCA.2005.29]
Moinuddin K. Qureshi, Pay-As-You-Go: low-overhead hard-error correction for phase change memories, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155658]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]
Jose Renau, B. Fraguela, J. Tuck, et al. 2006. SESC. http://sesc.sourceforge.net.
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]
Nak Hee Seong , Dong Hyuk Woo , Vijayalakshmi Srinivasan , Jude A. Rivers , Hsien-Hsin S. Lee, SAFER: Stuck-At-Fault Error Recovery for Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.115-124, December 04-08, 2010[doi>10.1109/MICRO.2010.46]
Standard Performance Evaluation Corporation. 2006. SPEC benchmarks. http://www.spec.org.
Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815973]
John Wilkes , Richard Golding , Carl Staelin , Tim Sullivan, The HP AutoRAID hierarchical storage system, ACM Transactions on Computer Systems (TOCS), v.14 n.1, p.108-136, Feb. 1996[doi>10.1145/225535.225539]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
B. Yang, J. Lee, J. Kim, J. Cho, S. Lee, and B. Yu. 2007. A low power phase change random access memory using a data comparison write scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems.
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
Wangyuan Zhang , Tao Li, Characterizing and mitigating the impact of process variations on phase change based memory systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669116]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
