-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity interleave_manual_rnd is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_local_block : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    x_in_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_in_EN_A : OUT STD_LOGIC;
    x_in_WEN_A : OUT STD_LOGIC_VECTOR (0 downto 0);
    x_in_Din_A : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_in_Dout_A : IN STD_LOGIC_VECTOR (7 downto 0);
    x_in_Clk_A : OUT STD_LOGIC;
    x_in_Rst_A : OUT STD_LOGIC;
    y_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    y_EN_A : OUT STD_LOGIC;
    y_WEN_A : OUT STD_LOGIC_VECTOR (0 downto 0);
    y_Din_A : OUT STD_LOGIC_VECTOR (7 downto 0);
    y_Dout_A : IN STD_LOGIC_VECTOR (7 downto 0);
    y_Clk_A : OUT STD_LOGIC;
    y_Rst_A : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of interleave_manual_rnd is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "interleave_manual_rnd_interleave_manual_rnd,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.599125,HLS_SYN_LAT=2456972,HLS_SYN_TPT=none,HLS_SYN_MEM=1400,HLS_SYN_DSP=0,HLS_SYN_FF=637,HLS_SYN_LUT=1856,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_local_deadlock : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal load : STD_LOGIC;
    signal guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal x_x0_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal x_x0_V_ce0 : STD_LOGIC;
    signal x_x0_V_we0 : STD_LOGIC;
    signal x_x0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_x1_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal x_x1_V_ce0 : STD_LOGIC;
    signal x_x1_V_we0 : STD_LOGIC;
    signal x_x1_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_x2_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal x_x2_V_ce0 : STD_LOGIC;
    signal x_x2_V_we0 : STD_LOGIC;
    signal x_x2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal load_read_read_fu_70_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal temp_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal temp_V_ce0 : STD_LOGIC;
    signal temp_V_we0 : STD_LOGIC;
    signal temp_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmpx_V_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmpx_V_ce0 : STD_LOGIC;
    signal tmpx_V_we0 : STD_LOGIC;
    signal tmpx_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_idle : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_ready : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_Addr_A : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_EN_A : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_WEN_A : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_Din_A : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_we0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_done : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_idle : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_ready : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_we0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x0_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x0_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x1_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x1_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x2_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x2_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_done : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_idle : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_ready : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_tmpx_V_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_tmpx_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_we0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_we0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_we0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_idle : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_ready : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_Addr_A : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_EN_A : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_WEN_A : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_Din_A : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_temp_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_temp_V_ce0 : STD_LOGIC;
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call15 : BOOLEAN;
    signal grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm_state4 : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load_load_fu_113_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component interleave_manual_rnd_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_in_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_in_EN_A : OUT STD_LOGIC;
        x_in_WEN_A : OUT STD_LOGIC_VECTOR (0 downto 0);
        x_in_Din_A : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_in_Dout_A : IN STD_LOGIC_VECTOR (7 downto 0);
        tmpx_V_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        tmpx_V_ce0 : OUT STD_LOGIC;
        tmpx_V_we0 : OUT STD_LOGIC;
        tmpx_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component interleave_manual_rnd_interleave_manual_rnd_Pipeline_WRITE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        temp_V_ce0 : OUT STD_LOGIC;
        temp_V_we0 : OUT STD_LOGIC;
        temp_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_x0_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        x_x0_V_ce0 : OUT STD_LOGIC;
        x_x0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        x_x1_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        x_x1_V_ce0 : OUT STD_LOGIC;
        x_x1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        x_x2_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        x_x2_V_ce0 : OUT STD_LOGIC;
        x_x2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component interleave_manual_rnd_interleave_manual_rnd_Pipeline_LOAD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmpx_V_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        tmpx_V_ce0 : OUT STD_LOGIC;
        tmpx_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        x_x0_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        x_x0_V_ce0 : OUT STD_LOGIC;
        x_x0_V_we0 : OUT STD_LOGIC;
        x_x0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_x1_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        x_x1_V_ce0 : OUT STD_LOGIC;
        x_x1_V_we0 : OUT STD_LOGIC;
        x_x1_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        x_x2_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        x_x2_V_ce0 : OUT STD_LOGIC;
        x_x2_V_we0 : OUT STD_LOGIC;
        x_x2_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component interleave_manual_rnd_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
        y_EN_A : OUT STD_LOGIC;
        y_WEN_A : OUT STD_LOGIC_VECTOR (0 downto 0);
        y_Din_A : OUT STD_LOGIC_VECTOR (7 downto 0);
        y_Dout_A : IN STD_LOGIC_VECTOR (7 downto 0);
        temp_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        temp_V_ce0 : OUT STD_LOGIC;
        temp_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component interleave_manual_rnd_x_x0_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component interleave_manual_rnd_temp_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component interleave_manual_rnd_tmpx_V_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component interleave_manual_rnd_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        load : OUT STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_local_deadlock : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    x_x0_V_U : component interleave_manual_rnd_x_x0_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 409600,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_x0_V_address0,
        ce0 => x_x0_V_ce0,
        we0 => x_x0_V_we0,
        d0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_d0,
        q0 => x_x0_V_q0);

    x_x1_V_U : component interleave_manual_rnd_x_x0_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 409600,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_x1_V_address0,
        ce0 => x_x1_V_ce0,
        we0 => x_x1_V_we0,
        d0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_d0,
        q0 => x_x1_V_q0);

    x_x2_V_U : component interleave_manual_rnd_x_x0_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 409600,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_x2_V_address0,
        ce0 => x_x2_V_ce0,
        we0 => x_x2_V_we0,
        d0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_d0,
        q0 => x_x2_V_q0);

    temp_V_U : component interleave_manual_rnd_temp_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 409600,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp_V_address0,
        ce0 => temp_V_ce0,
        we0 => temp_V_we0,
        d0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_d0,
        q0 => temp_V_q0);

    tmpx_V_U : component interleave_manual_rnd_tmpx_V_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1228800,
        AddressWidth => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => tmpx_V_address0,
        ce0 => tmpx_V_ce0,
        we0 => tmpx_V_we0,
        d0 => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_d0,
        q0 => tmpx_V_q0);

    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76 : component interleave_manual_rnd_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start,
        ap_done => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done,
        ap_idle => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_idle,
        ap_ready => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_ready,
        x_in_Addr_A => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_Addr_A,
        x_in_EN_A => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_EN_A,
        x_in_WEN_A => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_WEN_A,
        x_in_Din_A => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_Din_A,
        x_in_Dout_A => x_in_Dout_A,
        tmpx_V_address0 => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_address0,
        tmpx_V_ce0 => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_ce0,
        tmpx_V_we0 => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_we0,
        tmpx_V_d0 => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_d0);

    grp_interleave_manual_rnd_Pipeline_WRITE_fu_84 : component interleave_manual_rnd_interleave_manual_rnd_Pipeline_WRITE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start,
        ap_done => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_done,
        ap_idle => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_idle,
        ap_ready => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_ready,
        temp_V_address0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_address0,
        temp_V_ce0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_ce0,
        temp_V_we0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_we0,
        temp_V_d0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_d0,
        x_x0_V_address0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x0_V_address0,
        x_x0_V_ce0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x0_V_ce0,
        x_x0_V_q0 => x_x0_V_q0,
        x_x1_V_address0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x1_V_address0,
        x_x1_V_ce0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x1_V_ce0,
        x_x1_V_q0 => x_x1_V_q0,
        x_x2_V_address0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x2_V_address0,
        x_x2_V_ce0 => grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x2_V_ce0,
        x_x2_V_q0 => x_x2_V_q0);

    grp_interleave_manual_rnd_Pipeline_LOAD_fu_95 : component interleave_manual_rnd_interleave_manual_rnd_Pipeline_LOAD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start,
        ap_done => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_done,
        ap_idle => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_idle,
        ap_ready => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_ready,
        tmpx_V_address0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_tmpx_V_address0,
        tmpx_V_ce0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_tmpx_V_ce0,
        tmpx_V_q0 => tmpx_V_q0,
        x_x0_V_address0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_address0,
        x_x0_V_ce0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_ce0,
        x_x0_V_we0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_we0,
        x_x0_V_d0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_d0,
        x_x1_V_address0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_address0,
        x_x1_V_ce0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_ce0,
        x_x1_V_we0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_we0,
        x_x1_V_d0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_d0,
        x_x2_V_address0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_address0,
        x_x2_V_ce0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_ce0,
        x_x2_V_we0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_we0,
        x_x2_V_d0 => grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_d0);

    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106 : component interleave_manual_rnd_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start,
        ap_done => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done,
        ap_idle => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_idle,
        ap_ready => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_ready,
        y_Addr_A => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_Addr_A,
        y_EN_A => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_EN_A,
        y_WEN_A => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_WEN_A,
        y_Din_A => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_Din_A,
        y_Dout_A => ap_const_lv8_0,
        temp_V_address0 => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_temp_V_address0,
        temp_V_ce0 => grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_temp_V_ce0,
        temp_V_q0 => temp_V_q0);

    control_s_axi_U : component interleave_manual_rnd_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        load => load,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle,
        ap_local_deadlock => ap_local_deadlock);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = ap_NS_fsm_state4))) then 
                    grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_ready = ap_const_logic_1)) then 
                    grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_ready = ap_const_logic_1)) then 
                    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then 
                    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start_reg <= ap_const_logic_0;
            else
                if (((load_read_read_fu_70_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done = ap_const_logic_1))) then 
                    grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_ready = ap_const_logic_1)) then 
                    grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load_load_fu_113_p1 = ap_const_lv1_0) and (grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done = ap_const_logic_1))) then
                guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x <= ap_const_lv1_1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, load_read_read_fu_70_p2, ap_CS_fsm_state2, grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done, grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_done, grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_block_state5_on_subcall_done, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((load_read_read_fu_70_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_NS_fsm_state4 <= ap_NS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done)
    begin
        if ((grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_done)
    begin
        if ((grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done)
    begin
        if ((grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call15_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call15 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((load_read_read_fu_70_p2 = ap_const_lv1_1) and (grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_lv1_0;

    ap_ready_assign_proc : process(grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start_reg;
    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start_reg;
    grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start_reg;
    grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start_reg;
    guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load_load_fu_113_p1 <= guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x;
    load_read_read_fu_70_p2 <= (0=>load, others=>'-');

    temp_V_address0_assign_proc : process(grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_address0, grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_temp_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_V_address0 <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_temp_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_V_address0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_address0;
        else 
            temp_V_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_V_ce0_assign_proc : process(grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_ce0, grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_temp_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_V_ce0 <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_temp_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_V_ce0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_ce0;
        else 
            temp_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_V_we0_assign_proc : process(grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_V_we0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_temp_V_we0;
        else 
            temp_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmpx_V_address0_assign_proc : process(load_read_read_fu_70_p2, ap_CS_fsm_state2, grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_address0, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_tmpx_V_address0, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            tmpx_V_address0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_tmpx_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmpx_V_address0 <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_address0;
        else 
            tmpx_V_address0 <= "XXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmpx_V_ce0_assign_proc : process(load_read_read_fu_70_p2, ap_CS_fsm_state2, grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_ce0, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_tmpx_V_ce0, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            tmpx_V_ce0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_tmpx_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmpx_V_ce0 <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_ce0;
        else 
            tmpx_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmpx_V_we0_assign_proc : process(ap_CS_fsm_state2, grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmpx_V_we0 <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_tmpx_V_we0;
        else 
            tmpx_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_in_Addr_A <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_Addr_A;
    x_in_Clk_A <= ap_clk;
    x_in_Din_A <= ap_const_lv8_0;
    x_in_EN_A <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_x_in_EN_A;
    x_in_Rst_A <= ap_rst_n_inv;
    x_in_WEN_A <= ap_const_lv1_0;

    x_x0_V_address0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x0_V_address0, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x0_V_address0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_x0_V_address0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x0_V_address0;
        else 
            x_x0_V_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_x0_V_ce0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x0_V_ce0, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x0_V_ce0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_x0_V_ce0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x0_V_ce0;
        else 
            x_x0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_x0_V_we0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_we0, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x0_V_we0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x0_V_we0;
        else 
            x_x0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_x1_V_address0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x1_V_address0, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x1_V_address0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_x1_V_address0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x1_V_address0;
        else 
            x_x1_V_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_x1_V_ce0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x1_V_ce0, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x1_V_ce0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_x1_V_ce0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x1_V_ce0;
        else 
            x_x1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_x1_V_we0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_we0, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x1_V_we0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x1_V_we0;
        else 
            x_x1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_x2_V_address0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x2_V_address0, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x2_V_address0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_x2_V_address0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x2_V_address0;
        else 
            x_x2_V_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_x2_V_ce0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x2_V_ce0, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x2_V_ce0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_x2_V_ce0 <= grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_x_x2_V_ce0;
        else 
            x_x2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_x2_V_we0_assign_proc : process(load_read_read_fu_70_p2, grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_we0, ap_CS_fsm_state5)
    begin
        if (((load_read_read_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            x_x2_V_we0 <= grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_x_x2_V_we0;
        else 
            x_x2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    y_Addr_A <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_Addr_A;
    y_Clk_A <= ap_clk;
    y_Din_A <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_Din_A;
    y_EN_A <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_EN_A;
    y_Rst_A <= ap_rst_n_inv;
    y_WEN_A <= grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_y_WEN_A;
end behav;
