Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 15 06:41:30 2024
| Host         : Sithu-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BinaryDivision_timing_summary_routed.rpt -pb BinaryDivision_timing_summary_routed.pb -rpx BinaryDivision_timing_summary_routed.rpx -warn_on_violation
| Design       : BinaryDivision
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node 
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  --##These settings help fine-tune the timing analysis to match the specific requirements

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        

--##For the Slow corner, both maximum and minimum path delays were analyzed.
--##For the Fast corner, both maximum and minimum path delays were analyzed.


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)         --##This refers to paths in the design that do not have an associated clock.In this case, it means there are zero paths without an associated clock.
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  

--##This table provides a summary of the timing analysis results, specifically focusing on the worst negative slack (WNS), total negative slack (TNS), and other related metrics. 
--##TNS Failing Endpoints: The number of endpoints (e.g., flip-flops, latches) that have negative slack.
--## Worst Negative Slack in nanoseconds. This is the worst (most negative) slack value among all the timing paths.
--## WPWS(ns): Worst Pulse Width Slack in nanoseconds.


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


--##Intra Clock Table: Summarizes timing paths within the same clock domain.
--##Inter Clock Table: Summarizes timing paths between different clock domains.
--##Other Path Groups Table: Summarizes timing paths that do not fall into standard categories.
--##User Ignored Path Table: Lists timing paths explicitly ignored by the user.
--##Unconstrained Path Table: Lists timing paths that lack timing constraints.


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------

--##These paths are crucial for determining the overall performance and timing closure of the design.

Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dividend[0]
                            (input port)
  Destination:            remainder[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 3.591ns (54.015%)  route 3.057ns (45.985%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

  --##Logic Levels: 5: Indicates that there are 5 levels of logic in the timing path. This is the depth of the logic from the input to the output.
  --##IBUF=1: There is 1 input buffer (IBUF) in the path.
  --##LUT6=1: There is 1 six-input lookup table (LUT6) in the path. LUTs are used to implement combinational logic.
  --##MUXF7=1: There is 1 F7 multiplexer (MUXF7) in the path. Multiplexers are used to select between multiple inputs.
  --##MUXF8=1: There is 1 F8 multiplexer (MUXF8) in the path.
  --##OBUF=1: There is 1 output buffer (OBUF) in the path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  dividend[0] (IN)
                         net (fo=0)                   0.000     0.000    dividend[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  dividend_IBUF[0]_inst/O
                         net (fo=19, routed)          1.662     2.464    dividend_IBUF[0]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.053     2.517 r  remainder_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.517    remainder_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y9           MUXF7 (Prop_muxf7_I0_O)      0.136     2.653 r  remainder_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.653    remainder_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y9           MUXF8 (Prop_muxf8_I0_O)      0.057     2.710 r  remainder_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.395     4.105    remainder_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         2.544     6.649 r  remainder_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.649    remainder[2]
    U19                                                               r  remainder[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[2]
                            (input port)
  Destination:            quotient[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 3.508ns (53.578%)  route 3.039ns (46.422%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  divisor[2] (IN)
                         net (fo=0)                   0.000     0.000    divisor[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  divisor_IBUF[2]_inst/O
                         net (fo=11, routed)          1.494     2.322    divisor_IBUF[2]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.053     2.375 r  quotient_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.309     2.684    quotient_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.065     2.749 r  quotient_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.237     3.985    quotient_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         2.561     6.547 r  quotient_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.547    quotient[1]
    N17                                                               r  quotient[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividend[2]
                            (input port)
  Destination:            remainder[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.381ns (52.476%)  route 3.062ns (47.524%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  dividend[2] (IN)
                         net (fo=0)                   0.000     0.000    dividend[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  dividend_IBUF[2]_inst/O
                         net (fo=20, routed)          1.353     2.167    dividend_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.053     2.220 r  remainder_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.309     2.528    remainder_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.053     2.581 r  remainder_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.401     3.982    remainder_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         2.461     6.443 r  remainder_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.443    remainder[3]
    T23                                                               r  remainder[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[1]
                            (input port)
  Destination:            remainder[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 3.610ns (56.173%)  route 2.816ns (43.827%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  divisor[1] (IN)
                         net (fo=0)                   0.000     0.000    divisor[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  divisor_IBUF[1]_inst/O
                         net (fo=20, routed)          1.427     2.255    divisor_IBUF[1]
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.053     2.308 r  remainder_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.308    remainder_OBUF[0]_inst_i_6_n_0
    SLICE_X1Y7           MUXF7 (Prop_muxf7_I0_O)      0.127     2.435 r  remainder_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.435    remainder_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y7           MUXF8 (Prop_muxf8_I1_O)      0.054     2.489 r  remainder_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.390     3.879    remainder_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         2.547     6.426 r  remainder_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.426    remainder[0]
    T18                                                               r  remainder[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dividend[0]
                            (input port)
  Destination:            remainder[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.414ns  (logic 3.589ns (55.965%)  route 2.824ns (44.035%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  dividend[0] (IN)
                         net (fo=0)                   0.000     0.000    dividend[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  dividend_IBUF[0]_inst/O
                         net (fo=19, routed)          1.539     2.340    dividend_IBUF[0]
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.053     2.393 r  remainder_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.393    remainder_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y9           MUXF7 (Prop_muxf7_I0_O)      0.143     2.536 r  remainder_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.536    remainder_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y9           MUXF8 (Prop_muxf8_I0_O)      0.056     2.592 r  remainder_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.285     3.878    remainder_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         2.536     6.414 r  remainder_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.414    remainder[1]
    U20                                                               r  remainder[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[1]
                            (input port)
  Destination:            quotient[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 3.361ns (52.977%)  route 2.983ns (47.023%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  divisor[1] (IN)
                         net (fo=0)                   0.000     0.000    divisor[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 f  divisor_IBUF[1]_inst/O
                         net (fo=20, routed)          1.427     2.256    divisor_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.053     2.309 r  quotient_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.314     2.623    quotient_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.053     2.676 r  quotient_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.242     3.918    quotient_OBUF[2]
    P16                  OBUF (Prop_obuf_I_O)         2.426     6.344 r  quotient_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.344    quotient[2]
    P16                                                               r  quotient[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[1]
                            (input port)
  Destination:            quotient[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.627ns (57.708%)  route 2.658ns (42.292%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  divisor[1] (IN)
                         net (fo=0)                   0.000     0.000    divisor[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  divisor_IBUF[1]_inst/O
                         net (fo=20, routed)          1.419     2.248    divisor_IBUF[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.053     2.301 r  quotient_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.301    quotient_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I1_O)      0.145     2.446 r  quotient_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.446    quotient_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y7           MUXF8 (Prop_muxf8_I0_O)      0.056     2.502 r  quotient_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.239     3.741    quotient_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         2.544     6.285 r  quotient_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.285    quotient[0]
    R16                                                               r  quotient[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            quotient[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.458ns (69.353%)  route 0.644ns (30.647%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  divisor_IBUF[3]_inst/O
                         net (fo=7, routed)           0.335     0.408    divisor_IBUF[3]
    SLICE_X0Y7           MUXF8 (Prop_muxf8_S_O)       0.070     0.478 r  quotient_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.309     0.787    quotient_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.315     2.102 r  quotient_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.102    quotient[0]
    R16                                                               r  quotient[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[2]
                            (input port)
  Destination:            remainder[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.410ns (65.209%)  route 0.752ns (34.791%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  divisor[2] (IN)
                         net (fo=0)                   0.000     0.000    divisor[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  divisor_IBUF[2]_inst/O
                         net (fo=11, routed)          0.369     0.461    divisor_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.028     0.489 r  remainder_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.384     0.873    remainder_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         1.290     2.163 r  remainder_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.163    remainder[3]
    T23                                                               r  remainder[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[2]
                            (input port)
  Destination:            quotient[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.376ns (63.497%)  route 0.791ns (36.503%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  divisor[2] (IN)
                         net (fo=0)                   0.000     0.000    divisor[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 f  divisor_IBUF[2]_inst/O
                         net (fo=11, routed)          0.484     0.576    divisor_IBUF[2]
    SLICE_X0Y9           LUT3 (Prop_lut3_I0_O)        0.028     0.604 r  quotient_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.307     0.911    quotient_OBUF[2]
    P16                  OBUF (Prop_obuf_I_O)         1.256     2.167 r  quotient_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.167    quotient[2]
    P16                                                               r  quotient[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            remainder[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.461ns (66.962%)  route 0.721ns (33.038%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  divisor_IBUF[3]_inst/O
                         net (fo=7, routed)           0.335     0.408    divisor_IBUF[3]
    SLICE_X1Y7           MUXF8 (Prop_muxf8_S_O)       0.070     0.478 r  remainder_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.864    remainder_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.318     2.182 r  remainder_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.182    remainder[0]
    T18                                                               r  remainder[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[2]
                            (input port)
  Destination:            remainder[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.487ns (66.693%)  route 0.743ns (33.307%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  divisor[2] (IN)
                         net (fo=0)                   0.000     0.000    divisor[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  divisor_IBUF[2]_inst/O
                         net (fo=11, routed)          0.402     0.495    divisor_IBUF[2]
    SLICE_X1Y9           MUXF7 (Prop_muxf7_S_O)       0.071     0.566 r  remainder_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.566    remainder_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y9           MUXF8 (Prop_muxf8_I1_O)      0.017     0.583 r  remainder_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.340     0.923    remainder_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         1.307     2.230 r  remainder_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.230    remainder[1]
    U20                                                               r  remainder[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            remainder[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.453ns (63.820%)  route 0.824ns (36.180%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  divisor_IBUF[3]_inst/O
                         net (fo=7, routed)           0.437     0.510    divisor_IBUF[3]
    SLICE_X2Y9           MUXF8 (Prop_muxf8_S_O)       0.071     0.581 r  remainder_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.968    remainder_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.309     2.277 r  remainder_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.277    remainder[2]
    U19                                                               r  remainder[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            quotient[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.419ns (61.723%)  route 0.880ns (38.277%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 f  divisor_IBUF[3]_inst/O
                         net (fo=7, routed)           0.570     0.643    divisor_IBUF[3]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.031     0.674 r  quotient_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.310     0.984    quotient_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.315     2.298 r  quotient_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.298    quotient[1]
    N17                                                               r  quotient[1] (OUT)
  -------------------------------------------------------------------    -------------------

--##Slack: Positive slack indicates the path meets the timing requirement, while negative slack indicates a timing violation.
--Max delay path (also called setup path) refers to the longest time a signal takes to travel from a start point (e.g., a flip-flop or input pin) to an endpoint (e.g., a flip-flop or output pin).
--This path determines the maximum frequency at which the design can operate.
--If the delay is too long, the signal might not reach its destination before the next clock edge, causing setup time violations.

--Min delay path (also called hold path) refers to the shortest time a signal takes to travel from a start point to an endpoint. 
--This path determines whether the signal reaches its destination too quickly (before the next clock edge).
--If the delay is too short, it can cause hold time violations, where the signal arrives too early, leading to incorrect data being captured.

--Slack represents the difference between the required time and the actual time the signal takes. 
--A positive slack means the design meets timing; 
--a negative slack indicates a timing violation. 
--"inf" indicates that the timing requirement is met with significant margin, meaning no violation is present.

--Path Type:              Min at Fast Process Corner
--This indicates the report is showing the minimum delay path (hold path) at the fast process corner (worst-case for hold timing).

--Logic delay: 1.453 ns (63.820%)—The time spent in the logic elements (e.g., MUXF8, OBUF).
--Routing delay: 0.824 ns (36.180%)—The time spent traveling through the interconnects 

--R17, SLICE_X2Y9, U19: These are specific coordinates or identifiers for physical resources on the FPGA chip where certain logic elements or routing resources are located. 
--They are not registers but are instead places where various types of logic or buffering occur.

--Delay type: Prop_ibuf_I_O—This indicates a propagation delay from input to output of the IBUF.
--Delay type: Prop_muxf8_S_O—The propagation delay through the MUXF8 from the select input to output.
--The signal is routed through a net with a fan-out of 7, adding 0.437 ns to the delay.

--fanout
-- it indicates how many other logic gates or components are connected to a particular signal's output.
--more fanout connect more late 

--Incr stands for "Incremental delay." It represents the amount of time (in nanoseconds) added to the signal's total delay as it passes through a specific component or segment of the path.

--Netlist resources in the context of a timing report refer to the specific hardware elements or components within the FPGA that are used in the design and are involved in the particular timing path being analyzed. 