// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

//
// This file contains Slow Corner delays for the design using part EP4CGX150DF31C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "ASIP")
  (DATE "04/22/2019 23:18:33")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2847:2847:2847) (2943:2943:2943))
        (IOPATH i o (2947:2947:2947) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2369:2369:2369) (2322:2322:2322))
        (IOPATH i o (2967:2967:2967) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2159:2159:2159) (2134:2134:2134))
        (IOPATH i o (2937:2937:2937) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1883:1883:1883) (1869:1869:1869))
        (IOPATH i o (2917:2917:2917) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1770:1770:1770) (1757:1757:1757))
        (IOPATH i o (2917:2917:2917) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2177:2177:2177) (2154:2154:2154))
        (IOPATH i o (2907:2907:2907) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2273:2273:2273) (2205:2205:2205))
        (IOPATH i o (2917:2917:2917) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2335:2335:2335) (2410:2410:2410))
        (IOPATH i o (2917:2917:2917) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2154:2154:2154) (2119:2119:2119))
        (IOPATH i o (2927:2927:2927) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1834:1834:1834) (1838:1838:1838))
        (IOPATH i o (2917:2917:2917) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1621:1621:1621) (1646:1646:1646))
        (IOPATH i o (2897:2897:2897) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1340:1340:1340) (1375:1375:1375))
        (IOPATH i o (2907:2907:2907) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2140:2140:2140) (2117:2117:2117))
        (IOPATH i o (2937:2937:2937) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2233:2233:2233) (2268:2268:2268))
        (IOPATH i o (2917:2917:2917) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1116:1116:1116) (1173:1173:1173))
        (IOPATH i o (2937:2937:2937) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2180:2180:2180) (2137:2137:2137))
        (IOPATH i o (2907:2907:2907) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2250:2250:2250) (2233:2233:2233))
        (IOPATH i o (2947:2947:2947) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1973:1973:1973) (1978:1978:1978))
        (IOPATH i o (2927:2927:2927) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2605:2605:2605) (2667:2667:2667))
        (IOPATH i o (2917:2917:2917) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2340:2340:2340) (2376:2376:2376))
        (IOPATH i o (2937:2937:2937) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2712:2712:2712) (2716:2716:2716))
        (IOPATH i o (2957:2957:2957) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2463:2463:2463) (2402:2402:2402))
        (IOPATH i o (2927:2927:2927) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3304:3304:3304) (3367:3367:3367))
        (IOPATH i o (2897:2897:2897) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1727:1727:1727) (1801:1801:1801))
        (IOPATH i o (2937:2937:2937) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2361:2361:2361) (2425:2425:2425))
        (IOPATH i o (2897:2897:2897) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1921:1921:1921) (1920:1920:1920))
        (IOPATH i o (2927:2927:2927) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blank\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2075:2075:2075) (2119:2119:2119))
        (IOPATH i o (2897:2897:2897) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE clkVGA\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2170:2170:2170) (2182:2182:2182))
        (IOPATH i o (2927:2927:2927) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (775:775:775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (387:387:387) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|clk25MHz\|counter\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|clk25MHz\|counter)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2701:2701:2701))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|clk25MHz\|clk25Mhz\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (323:323:323))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|clk25MHz\|clk25Mhz)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2269:2269:2269))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE VGADevice\|clk25MHz\|clk25Mhz\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1164:1164:1164) (1156:1156:1156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (821:821:821))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (438:438:438))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (407:407:407))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (307:307:307))
        (PORT datad (201:201:201) (221:221:221))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2644:2644:2644))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (232:232:232))
        (PORT datad (232:232:232) (257:257:257))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2644:2644:2644))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (579:579:579))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT asdata (1281:1281:1281) (1229:1229:1229))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (548:548:548))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT asdata (1005:1005:1005) (974:974:974))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (569:569:569))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT asdata (1043:1043:1043) (1003:1003:1003))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (586:586:586))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT asdata (1023:1023:1023) (977:977:977))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (604:604:604))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (441:441:441))
        (PORT datab (528:528:528) (585:585:585))
        (PORT datac (508:508:508) (564:564:564))
        (PORT datad (736:736:736) (780:780:780))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (402:402:402))
        (PORT datab (316:316:316) (394:394:394))
        (PORT datad (445:445:445) (493:493:493))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (571:571:571))
        (PORT datab (330:330:330) (413:413:413))
        (PORT datac (204:204:204) (227:227:227))
        (PORT datad (670:670:670) (660:660:660))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (582:582:582))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (397:397:397) (389:389:389))
        (PORT datad (351:351:351) (348:348:348))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT asdata (977:977:977) (941:941:941))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|hsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (783:783:783))
        (PORT datab (521:521:521) (578:578:578))
        (PORT datac (513:513:513) (570:570:570))
        (PORT datad (666:666:666) (657:657:657))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|hsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (274:274:274))
        (PORT datab (329:329:329) (412:412:412))
        (PORT datac (320:320:320) (398:398:398))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (549:549:549))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (428:428:428))
        (PORT datab (286:286:286) (323:323:323))
        (PORT datad (651:651:651) (638:638:638))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (391:391:391))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (271:271:271))
        (PORT datab (506:506:506) (532:532:532))
        (PORT datad (669:669:669) (656:656:656))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (393:393:393))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (705:705:705))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datad (452:452:452) (476:476:476))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (386:386:386))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (702:702:702))
        (PORT datab (508:508:508) (535:535:535))
        (PORT datad (203:203:203) (223:223:223))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (385:385:385))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (565:565:565))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (680:680:680))
        (PORT datab (288:288:288) (326:326:326))
        (PORT datad (375:375:375) (373:373:373))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (576:576:576))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (685:685:685))
        (PORT datab (285:285:285) (323:323:323))
        (PORT datad (350:350:350) (347:347:347))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (554:554:554))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (682:682:682))
        (PORT datab (287:287:287) (324:324:324))
        (PORT datad (375:375:375) (372:372:372))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2628:2628:2628))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (275:275:275))
        (PORT datab (508:508:508) (534:534:534))
        (PORT datad (668:668:668) (656:656:656))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (702:702:702))
        (PORT datab (507:507:507) (533:533:533))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2629:2629:2629))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|refreshPy\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (566:566:566))
        (PORT datab (485:485:485) (532:532:532))
        (PORT datac (290:290:290) (371:371:371))
        (PORT datad (311:311:311) (387:387:387))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|refreshPy\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (594:594:594))
        (PORT datab (318:318:318) (396:396:396))
        (PORT datac (477:477:477) (529:529:529))
        (PORT datad (677:677:677) (709:709:709))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|refreshPy\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (407:407:407))
        (PORT datab (497:497:497) (549:549:549))
        (PORT datac (205:205:205) (228:228:228))
        (PORT datad (202:202:202) (222:222:222))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (703:703:703))
        (PORT datab (506:506:506) (531:531:531))
        (PORT datad (202:202:202) (223:223:223))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2629:2629:2629))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|vsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (752:752:752))
        (PORT datab (509:509:509) (562:562:562))
        (PORT datac (488:488:488) (546:546:546))
        (PORT datad (281:281:281) (356:356:356))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (405:405:405))
        (PORT datab (347:347:347) (425:425:425))
        (PORT datac (288:288:288) (368:368:368))
        (PORT datad (468:468:468) (514:514:514))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|vsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (269:269:269))
        (PORT datab (491:491:491) (543:543:543))
        (PORT datac (217:217:217) (245:245:245))
        (PORT datad (452:452:452) (498:498:498))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (752:752:752))
        (PORT datab (509:509:509) (562:562:562))
        (PORT datac (487:487:487) (545:545:545))
        (PORT datad (451:451:451) (496:496:496))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (555:555:555))
        (PORT datab (344:344:344) (422:422:422))
        (PORT datad (462:462:462) (500:500:500))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (560:560:560))
        (PORT datab (492:492:492) (544:544:544))
        (PORT datac (293:293:293) (374:374:374))
        (PORT datad (312:312:312) (387:387:387))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (636:636:636))
        (PORT datab (403:403:403) (411:411:411))
        (PORT datac (583:583:583) (566:566:566))
        (PORT datad (706:706:706) (740:740:740))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (810:810:810))
        (PORT datab (515:515:515) (561:561:561))
        (PORT datad (204:204:204) (225:225:225))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (403:403:403))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (395:395:395))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (384:384:384))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (392:392:392))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (418:418:418))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (405:405:405))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (540:540:540))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (519:519:519))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (404:404:404))
        (PORT datab (781:781:781) (807:807:807))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (439:439:439))
        (PORT datab (1073:1073:1073) (1079:1079:1079))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (789:789:789))
        (PORT datab (395:395:395) (399:399:399))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1087:1087:1087))
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (566:566:566))
        (PORT datab (398:398:398) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (565:565:565))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (776:776:776))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (788:788:788))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (718:718:718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1051:1051:1051))
        (PORT datab (516:516:516) (563:563:563))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (748:748:748))
        (PORT datab (661:661:661) (648:648:648))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (622:622:622))
        (PORT datab (736:736:736) (766:766:766))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (754:754:754))
        (PORT datab (678:678:678) (646:646:646))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (418:418:418))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (426:426:426))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (384:384:384))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (384:384:384))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (392:392:392))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (424:424:424))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (424:424:424))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (394:394:394))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1048:1048:1048) (1087:1087:1087))
        (PORT datad (1036:1036:1036) (1084:1084:1084))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|PC\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (265:265:265))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (316:316:316))
        (PORT datab (280:280:280) (319:319:319))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (328:328:328))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (339:339:339))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT datad (225:225:225) (259:259:259))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux27\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (330:330:330))
        (PORT datac (254:254:254) (297:297:297))
        (PORT datad (240:240:240) (278:278:278))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (304:304:304))
        (PORT datac (215:215:215) (242:242:242))
        (PORT datad (234:234:234) (267:267:267))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux27\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (305:305:305))
        (PORT datad (233:233:233) (266:266:266))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux27\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (341:341:341))
        (PORT datab (284:284:284) (330:330:330))
        (PORT datac (228:228:228) (265:265:265))
        (PORT datad (240:240:240) (278:278:278))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE InstructionMemoryDevice\|Mux27\~6clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3197:3197:3197) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (400:400:400))
        (PORT datac (2067:2067:2067) (1969:1969:1969))
        (PORT datad (225:225:225) (246:246:246))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (338:338:338))
        (PORT datab (282:282:282) (328:328:328))
        (PORT datac (232:232:232) (270:270:270))
        (PORT datad (239:239:239) (277:277:277))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (278:278:278))
        (PORT datac (2079:2079:2079) (1985:1985:1985))
        (PORT datad (225:225:225) (246:246:246))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (339:339:339))
        (PORT datab (283:283:283) (329:329:329))
        (PORT datac (230:230:230) (268:268:268))
        (PORT datad (240:240:240) (277:277:277))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (269:269:269))
        (PORT datac (2079:2079:2079) (1985:1985:1985))
        (PORT datad (224:224:224) (245:245:245))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (337:337:337))
        (PORT datab (282:282:282) (327:327:327))
        (PORT datac (233:233:233) (271:271:271))
        (PORT datad (239:239:239) (277:277:277))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (278:278:278))
        (PORT datac (2078:2078:2078) (1984:1984:1984))
        (PORT datad (226:226:226) (246:246:246))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (300:300:300))
        (PORT datac (216:216:216) (244:244:244))
        (PORT datad (235:235:235) (269:269:269))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (425:425:425))
        (PORT datac (2069:2069:2069) (1970:1970:1970))
        (PORT datad (233:233:233) (258:258:258))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (662:662:662))
        (PORT datab (272:272:272) (301:301:301))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (478:478:478))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (712:712:712) (701:701:701))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (641:641:641))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (443:443:443))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (716:716:716))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (443:443:443))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (278:278:278))
        (PORT datab (475:475:475) (482:482:482))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (424:424:424))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (415:415:415))
        (PORT datab (708:708:708) (697:697:697))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (455:455:455))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (316:316:316))
        (PORT datab (662:662:662) (637:637:637))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (425:425:425))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (315:315:315))
        (PORT datab (740:740:740) (714:714:714))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (447:447:447))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (460:460:460))
        (PORT datab (428:428:428) (430:430:430))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (422:422:422))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3142:3142:3142))
        (PORT clk (2654:2654:2654) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1350:1350:1350))
        (PORT d[1] (3287:3287:3287) (3362:3362:3362))
        (PORT d[2] (1429:1429:1429) (1405:1405:1405))
        (PORT d[3] (1381:1381:1381) (1365:1365:1365))
        (PORT d[4] (1688:1688:1688) (1665:1665:1665))
        (PORT d[5] (1573:1573:1573) (1546:1546:1546))
        (PORT d[6] (2477:2477:2477) (2534:2534:2534))
        (PORT d[7] (2909:2909:2909) (2858:2858:2858))
        (PORT d[8] (1511:1511:1511) (1450:1450:1450))
        (PORT d[9] (3172:3172:3172) (3083:3083:3083))
        (PORT d[10] (1946:1946:1946) (1920:1920:1920))
        (PORT d[11] (1671:1671:1671) (1653:1653:1653))
        (PORT d[12] (2306:2306:2306) (2275:2275:2275))
        (PORT clk (2650:2650:2650) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3872:3872:3872) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2062:2062:2062))
        (PORT d[1] (1783:1783:1783) (1801:1801:1801))
        (PORT d[2] (2144:2144:2144) (2164:2164:2164))
        (PORT d[3] (1484:1484:1484) (1534:1534:1534))
        (PORT d[4] (1439:1439:1439) (1441:1441:1441))
        (PORT d[5] (1084:1084:1084) (1087:1087:1087))
        (PORT d[6] (1042:1042:1042) (1035:1035:1035))
        (PORT d[7] (1087:1087:1087) (1085:1085:1085))
        (PORT d[8] (1337:1337:1337) (1293:1293:1293))
        (PORT d[9] (1092:1092:1092) (1096:1096:1096))
        (PORT d[10] (1135:1135:1135) (1126:1126:1126))
        (PORT d[11] (1095:1095:1095) (1094:1094:1094))
        (PORT d[12] (1088:1088:1088) (1089:1089:1089))
        (PORT clk (2652:2652:2652) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3196:3196:3196))
        (PORT d[1] (3173:3173:3173) (3196:3196:3196))
        (PORT clk (2653:2653:2653) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1360:1360:1360))
        (PORT d[1] (3002:3002:3002) (3080:3080:3080))
        (PORT d[2] (2357:2357:2357) (2323:2323:2323))
        (PORT d[3] (1688:1688:1688) (1647:1647:1647))
        (PORT d[4] (1690:1690:1690) (1663:1663:1663))
        (PORT d[5] (1222:1222:1222) (1195:1195:1195))
        (PORT d[6] (2424:2424:2424) (2475:2475:2475))
        (PORT d[7] (2890:2890:2890) (2838:2838:2838))
        (PORT d[8] (3213:3213:3213) (3137:3137:3137))
        (PORT d[9] (1628:1628:1628) (1601:1601:1601))
        (PORT d[10] (2292:2292:2292) (2267:2267:2267))
        (PORT d[11] (1625:1625:1625) (1602:1602:1602))
        (PORT clk (2649:2649:2649) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2426:2426:2426))
        (PORT d[1] (1445:1445:1445) (1470:1470:1470))
        (PORT d[2] (2463:2463:2463) (2473:2473:2473))
        (PORT d[3] (1477:1477:1477) (1533:1533:1533))
        (PORT d[4] (1503:1503:1503) (1502:1502:1502))
        (PORT d[5] (1060:1060:1060) (1063:1063:1063))
        (PORT d[6] (1424:1424:1424) (1422:1422:1422))
        (PORT d[7] (1030:1030:1030) (1024:1024:1024))
        (PORT d[8] (1073:1073:1073) (1072:1072:1072))
        (PORT d[9] (1101:1101:1101) (1100:1100:1100))
        (PORT d[10] (1145:1145:1145) (1137:1137:1137))
        (PORT d[11] (1042:1042:1042) (1045:1045:1045))
        (PORT clk (2651:2651:2651) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1103:1103:1103))
        (PORT datab (262:262:262) (287:287:287))
        (PORT datac (949:949:949) (921:921:921))
        (PORT datad (743:743:743) (742:742:742))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2500:2500:2500))
        (PORT clk (2699:2699:2699) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1721:1721:1721))
        (PORT d[1] (3635:3635:3635) (3704:3704:3704))
        (PORT d[2] (1768:1768:1768) (1735:1735:1735))
        (PORT d[3] (1720:1720:1720) (1695:1695:1695))
        (PORT d[4] (1741:1741:1741) (1722:1722:1722))
        (PORT d[5] (1541:1541:1541) (1500:1500:1500))
        (PORT d[6] (2476:2476:2476) (2530:2530:2530))
        (PORT d[7] (2964:2964:2964) (2942:2942:2942))
        (PORT d[8] (3895:3895:3895) (3835:3835:3835))
        (PORT d[9] (1619:1619:1619) (1576:1576:1576))
        (PORT d[10] (1620:1620:1620) (1595:1595:1595))
        (PORT d[11] (1610:1610:1610) (1571:1571:1571))
        (PORT d[12] (1619:1619:1619) (1600:1600:1600))
        (PORT clk (2695:2695:2695) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2621:2621:2621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (3839:3839:3839))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2042:2042:2042))
        (PORT d[1] (1978:1978:1978) (1983:1983:1983))
        (PORT d[2] (2055:2055:2055) (2070:2070:2070))
        (PORT d[3] (1844:1844:1844) (1915:1915:1915))
        (PORT d[4] (1829:1829:1829) (1828:1828:1828))
        (PORT d[5] (1728:1728:1728) (1713:1713:1713))
        (PORT d[6] (1669:1669:1669) (1656:1656:1656))
        (PORT d[7] (1662:1662:1662) (1637:1637:1637))
        (PORT d[8] (1809:1809:1809) (1800:1800:1800))
        (PORT d[9] (1733:1733:1733) (1726:1726:1726))
        (PORT d[10] (1762:1762:1762) (1732:1732:1732))
        (PORT d[11] (1719:1719:1719) (1696:1696:1696))
        (PORT d[12] (1645:1645:1645) (1623:1623:1623))
        (PORT clk (2697:2697:2697) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2832:2832:2832))
        (PORT clk (2663:2663:2663) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1365:1365:1365))
        (PORT d[1] (3323:3323:3323) (3398:3398:3398))
        (PORT d[2] (1386:1386:1386) (1362:1362:1362))
        (PORT d[3] (1693:1693:1693) (1663:1663:1663))
        (PORT d[4] (1363:1363:1363) (1353:1353:1353))
        (PORT d[5] (1550:1550:1550) (1517:1517:1517))
        (PORT d[6] (2476:2476:2476) (2533:2533:2533))
        (PORT d[7] (2910:2910:2910) (2859:2859:2859))
        (PORT d[8] (1768:1768:1768) (1716:1716:1716))
        (PORT d[9] (1322:1322:1322) (1297:1297:1297))
        (PORT d[10] (1944:1944:1944) (1919:1919:1919))
        (PORT d[11] (1899:1899:1899) (1858:1858:1858))
        (PORT d[12] (1989:1989:1989) (1966:1966:1966))
        (PORT clk (2659:2659:2659) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3881:3881:3881) (3805:3805:3805))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2085:2085:2085))
        (PORT d[1] (1465:1465:1465) (1496:1496:1496))
        (PORT d[2] (2438:2438:2438) (2445:2445:2445))
        (PORT d[3] (2557:2557:2557) (2635:2635:2635))
        (PORT d[4] (1180:1180:1180) (1188:1188:1188))
        (PORT d[5] (1115:1115:1115) (1122:1122:1122))
        (PORT d[6] (1111:1111:1111) (1110:1110:1110))
        (PORT d[7] (1464:1464:1464) (1460:1460:1460))
        (PORT d[8] (1420:1420:1420) (1422:1422:1422))
        (PORT d[9] (1151:1151:1151) (1170:1170:1170))
        (PORT d[10] (1136:1136:1136) (1127:1127:1127))
        (PORT d[11] (1381:1381:1381) (1361:1361:1361))
        (PORT d[12] (1089:1089:1089) (1090:1090:1090))
        (PORT clk (2661:2661:2661) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1104:1104:1104))
        (PORT datab (1066:1066:1066) (1123:1123:1123))
        (PORT datac (1018:1018:1018) (1003:1003:1003))
        (PORT datad (713:713:713) (717:717:717))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2813:2813:2813))
        (PORT clk (2686:2686:2686) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1674:1674:1674))
        (PORT d[1] (3622:3622:3622) (3692:3692:3692))
        (PORT d[2] (1753:1753:1753) (1720:1720:1720))
        (PORT d[3] (1704:1704:1704) (1680:1680:1680))
        (PORT d[4] (2026:2026:2026) (1979:1979:1979))
        (PORT d[5] (1840:1840:1840) (1801:1801:1801))
        (PORT d[6] (2448:2448:2448) (2502:2502:2502))
        (PORT d[7] (2878:2878:2878) (2848:2848:2848))
        (PORT d[8] (2101:2101:2101) (2044:2044:2044))
        (PORT d[9] (1628:1628:1628) (1588:1588:1588))
        (PORT d[10] (1610:1610:1610) (1588:1588:1588))
        (PORT d[11] (1903:1903:1903) (1867:1867:1867))
        (PORT d[12] (1963:1963:1963) (1940:1940:1940))
        (PORT clk (2682:2682:2682) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3904:3904:3904) (3827:3827:3827))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1735:1735:1735))
        (PORT d[1] (2328:2328:2328) (2340:2340:2340))
        (PORT d[2] (1765:1765:1765) (1788:1788:1788))
        (PORT d[3] (2228:2228:2228) (2311:2311:2311))
        (PORT d[4] (1768:1768:1768) (1761:1761:1761))
        (PORT d[5] (1437:1437:1437) (1432:1432:1432))
        (PORT d[6] (1450:1450:1450) (1452:1452:1452))
        (PORT d[7] (1781:1781:1781) (1767:1767:1767))
        (PORT d[8] (1388:1388:1388) (1373:1373:1373))
        (PORT d[9] (1478:1478:1478) (1479:1479:1479))
        (PORT d[10] (1453:1453:1453) (1433:1433:1433))
        (PORT d[11] (1410:1410:1410) (1401:1401:1401))
        (PORT d[12] (1431:1431:1431) (1425:1425:1425))
        (PORT clk (2684:2684:2684) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2501:2501:2501))
        (PORT clk (2692:2692:2692) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1691:1691:1691))
        (PORT d[1] (3657:3657:3657) (3727:3727:3727))
        (PORT d[2] (1708:1708:1708) (1675:1675:1675))
        (PORT d[3] (2015:2015:2015) (1975:1975:1975))
        (PORT d[4] (1705:1705:1705) (1687:1687:1687))
        (PORT d[5] (1856:1856:1856) (1816:1816:1816))
        (PORT d[6] (2496:2496:2496) (2557:2557:2557))
        (PORT d[7] (2934:2934:2934) (2912:2912:2912))
        (PORT d[8] (2102:2102:2102) (2045:2045:2045))
        (PORT d[9] (1618:1618:1618) (1575:1575:1575))
        (PORT d[10] (1619:1619:1619) (1594:1594:1594))
        (PORT d[11] (1614:1614:1614) (1576:1576:1576))
        (PORT d[12] (1628:1628:1628) (1612:1612:1612))
        (PORT clk (2688:2688:2688) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3910:3910:3910) (3834:3834:3834))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1764:1764:1764))
        (PORT d[1] (2345:2345:2345) (2351:2351:2351))
        (PORT d[2] (2024:2024:2024) (2036:2036:2036))
        (PORT d[3] (2175:2175:2175) (2242:2242:2242))
        (PORT d[4] (1780:1780:1780) (1770:1770:1770))
        (PORT d[5] (2010:2010:2010) (1990:1990:1990))
        (PORT d[6] (1481:1481:1481) (1486:1486:1486))
        (PORT d[7] (1419:1419:1419) (1403:1403:1403))
        (PORT d[8] (1801:1801:1801) (1789:1789:1789))
        (PORT d[9] (1491:1491:1491) (1527:1527:1527))
        (PORT d[10] (1384:1384:1384) (1382:1382:1382))
        (PORT d[11] (1715:1715:1715) (1707:1707:1707))
        (PORT d[12] (1432:1432:1432) (1426:1426:1426))
        (PORT clk (2690:2690:2690) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1098:1098:1098))
        (PORT datab (1064:1064:1064) (1120:1120:1120))
        (PORT datac (1000:1000:1000) (985:985:985))
        (PORT datad (1005:1005:1005) (1004:1004:1004))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (445:445:445))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3163:3163:3163))
        (PORT clk (2662:2662:2662) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1359:1359:1359))
        (PORT d[1] (2973:2973:2973) (3052:3052:3052))
        (PORT d[2] (2383:2383:2383) (2350:2350:2350))
        (PORT d[3] (1369:1369:1369) (1362:1362:1362))
        (PORT d[4] (2395:2395:2395) (2376:2376:2376))
        (PORT d[5] (1352:1352:1352) (1333:1333:1333))
        (PORT d[6] (2479:2479:2479) (2538:2538:2538))
        (PORT d[7] (2565:2565:2565) (2519:2519:2519))
        (PORT d[8] (3231:3231:3231) (3161:3161:3161))
        (PORT d[9] (1892:1892:1892) (1855:1855:1855))
        (PORT d[10] (2293:2293:2293) (2268:2268:2268))
        (PORT d[11] (1681:1681:1681) (1661:1661:1661))
        (PORT d[12] (2300:2300:2300) (2266:2266:2266))
        (PORT clk (2658:2658:2658) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1832:1832:1832))
        (PORT clk (2658:2658:2658) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2413:2413:2413))
        (PORT d[1] (1740:1740:1740) (1757:1757:1757))
        (PORT d[2] (2464:2464:2464) (2474:2474:2474))
        (PORT d[3] (1752:1752:1752) (1778:1778:1778))
        (PORT d[4] (1445:1445:1445) (1450:1450:1450))
        (PORT d[5] (699:699:699) (700:700:700))
        (PORT d[6] (839:839:839) (847:847:847))
        (PORT d[7] (739:739:739) (726:726:726))
        (PORT d[8] (725:725:725) (720:720:720))
        (PORT d[9] (706:706:706) (700:700:700))
        (PORT d[10] (718:718:718) (716:716:716))
        (PORT d[11] (778:778:778) (781:781:781))
        (PORT d[12] (746:746:746) (739:739:739))
        (PORT clk (2660:2660:2660) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2851:2851:2851))
        (PORT clk (2670:2670:2670) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1397:1397:1397))
        (PORT d[1] (3300:3300:3300) (3375:3375:3375))
        (PORT d[2] (1447:1447:1447) (1425:1425:1425))
        (PORT d[3] (1401:1401:1401) (1385:1385:1385))
        (PORT d[4] (1401:1401:1401) (1387:1387:1387))
        (PORT d[5] (1851:1851:1851) (1809:1809:1809))
        (PORT d[6] (2497:2497:2497) (2557:2557:2557))
        (PORT d[7] (2894:2894:2894) (2838:2838:2838))
        (PORT d[8] (1509:1509:1509) (1457:1457:1457))
        (PORT d[9] (1264:1264:1264) (1232:1232:1232))
        (PORT d[10] (1966:1966:1966) (1943:1943:1943))
        (PORT d[11] (1915:1915:1915) (1876:1876:1876))
        (PORT d[12] (1992:1992:1992) (1972:1972:1972))
        (PORT clk (2666:2666:2666) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1677:1677:1677))
        (PORT clk (2666:2666:2666) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (3812:3812:3812))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2105:2105:2105))
        (PORT d[1] (2349:2349:2349) (2345:2345:2345))
        (PORT d[2] (2107:2107:2107) (2126:2126:2126))
        (PORT d[3] (2215:2215:2215) (2292:2292:2292))
        (PORT d[4] (1499:1499:1499) (1501:1501:1501))
        (PORT d[5] (1350:1350:1350) (1335:1335:1335))
        (PORT d[6] (1428:1428:1428) (1430:1430:1430))
        (PORT d[7] (1474:1474:1474) (1468:1468:1468))
        (PORT d[8] (1421:1421:1421) (1409:1409:1409))
        (PORT d[9] (1435:1435:1435) (1440:1440:1440))
        (PORT d[10] (1470:1470:1470) (1452:1452:1452))
        (PORT d[11] (1371:1371:1371) (1368:1368:1368))
        (PORT d[12] (1381:1381:1381) (1373:1373:1373))
        (PORT clk (2668:2668:2668) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1096:1096:1096))
        (PORT datab (1064:1064:1064) (1120:1120:1120))
        (PORT datac (703:703:703) (697:697:697))
        (PORT datad (730:730:730) (733:733:733))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3179:3179:3179))
        (PORT clk (2647:2647:2647) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1007:1007:1007))
        (PORT d[1] (2938:2938:2938) (3020:3020:3020))
        (PORT d[2] (1047:1047:1047) (1031:1031:1031))
        (PORT d[3] (1037:1037:1037) (1027:1027:1027))
        (PORT d[4] (992:992:992) (983:983:983))
        (PORT d[5] (1533:1533:1533) (1500:1500:1500))
        (PORT d[6] (2405:2405:2405) (2456:2456:2456))
        (PORT d[7] (2934:2934:2934) (2883:2883:2883))
        (PORT d[8] (2853:2853:2853) (2771:2771:2771))
        (PORT d[9] (2809:2809:2809) (2731:2731:2731))
        (PORT d[10] (2311:2311:2311) (2290:2290:2290))
        (PORT d[11] (1650:1650:1650) (1629:1629:1629))
        (PORT d[12] (2379:2379:2379) (2352:2352:2352))
        (PORT clk (2643:2643:2643) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2421:2421:2421))
        (PORT d[1] (1429:1429:1429) (1460:1460:1460))
        (PORT d[2] (2454:2454:2454) (2467:2467:2467))
        (PORT d[3] (2569:2569:2569) (2641:2641:2641))
        (PORT d[4] (1131:1131:1131) (1142:1142:1142))
        (PORT d[5] (1077:1077:1077) (1084:1084:1084))
        (PORT d[6] (1090:1090:1090) (1088:1088:1088))
        (PORT d[7] (1086:1086:1086) (1081:1081:1081))
        (PORT d[8] (1105:1105:1105) (1112:1112:1112))
        (PORT d[9] (1090:1090:1090) (1101:1101:1101))
        (PORT d[10] (1155:1155:1155) (1151:1151:1151))
        (PORT d[11] (1051:1051:1051) (1058:1058:1058))
        (PORT d[12] (1077:1077:1077) (1081:1081:1081))
        (PORT clk (2645:2645:2645) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2850:2850:2850))
        (PORT clk (2680:2680:2680) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1461:1461:1461))
        (PORT d[1] (3956:3956:3956) (4010:4010:4010))
        (PORT d[2] (1712:1712:1712) (1676:1676:1676))
        (PORT d[3] (1429:1429:1429) (1414:1414:1414))
        (PORT d[4] (1375:1375:1375) (1363:1363:1363))
        (PORT d[5] (1850:1850:1850) (1808:1808:1808))
        (PORT d[6] (2481:2481:2481) (2537:2537:2537))
        (PORT d[7] (3227:3227:3227) (3164:3164:3164))
        (PORT d[8] (2123:2123:2123) (2069:2069:2069))
        (PORT d[9] (1632:1632:1632) (1591:1591:1591))
        (PORT d[10] (1601:1601:1601) (1575:1575:1575))
        (PORT d[11] (1578:1578:1578) (1537:1537:1537))
        (PORT d[12] (1950:1950:1950) (1927:1927:1927))
        (PORT clk (2676:2676:2676) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3898:3898:3898) (3820:3820:3820))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2065:2065:2065))
        (PORT d[1] (2374:2374:2374) (2371:2371:2371))
        (PORT d[2] (2121:2121:2121) (2140:2140:2140))
        (PORT d[3] (2214:2214:2214) (2291:2291:2291))
        (PORT d[4] (1756:1756:1756) (1746:1746:1746))
        (PORT d[5] (1365:1365:1365) (1353:1353:1353))
        (PORT d[6] (1445:1445:1445) (1449:1449:1449))
        (PORT d[7] (1445:1445:1445) (1437:1437:1437))
        (PORT d[8] (1465:1465:1465) (1460:1460:1460))
        (PORT d[9] (1418:1418:1418) (1418:1418:1418))
        (PORT d[10] (1416:1416:1416) (1397:1397:1397))
        (PORT d[11] (1401:1401:1401) (1393:1393:1393))
        (PORT d[12] (1421:1421:1421) (1418:1418:1418))
        (PORT clk (2678:2678:2678) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1098:1098:1098))
        (PORT datab (428:428:428) (437:437:437))
        (PORT datac (1029:1029:1029) (1084:1084:1084))
        (PORT datad (723:723:723) (725:725:725))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1626:1626:1626))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datad (202:202:202) (222:222:222))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (270:270:270))
        (PORT datab (1032:1032:1032) (1078:1078:1078))
        (PORT datac (206:206:206) (229:229:229))
        (PORT datad (201:201:201) (221:221:221))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1028:1028:1028))
        (PORT datab (1083:1083:1083) (1123:1123:1123))
        (PORT datac (205:205:205) (229:229:229))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2609:2609:2609))
        (PORT asdata (663:663:663) (710:710:710))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (308:308:308))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2609:2609:2609))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (308:308:308))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2609:2609:2609))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (307:307:307))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2609:2609:2609))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (308:308:308))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2609:2609:2609))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (307:307:307))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2609:2609:2609))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (305:305:305))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2609:2609:2609))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (306:306:306))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2609:2609:2609))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2769:2769:2769))
        (PORT clk (2625:2625:2625) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1261:1261:1261))
        (PORT d[1] (2503:2503:2503) (2551:2551:2551))
        (PORT d[2] (1896:1896:1896) (1827:1827:1827))
        (PORT d[3] (2544:2544:2544) (2495:2495:2495))
        (PORT d[4] (1452:1452:1452) (1456:1456:1456))
        (PORT d[5] (1316:1316:1316) (1264:1264:1264))
        (PORT d[6] (2924:2924:2924) (2860:2860:2860))
        (PORT d[7] (3214:3214:3214) (3106:3106:3106))
        (PORT d[8] (1277:1277:1277) (1213:1213:1213))
        (PORT d[9] (2599:2599:2599) (2538:2538:2538))
        (PORT d[10] (3261:3261:3261) (3147:3147:3147))
        (PORT d[11] (1289:1289:1289) (1251:1251:1251))
        (PORT d[12] (2532:2532:2532) (2476:2476:2476))
        (PORT clk (2621:2621:2621) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3843:3843:3843) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1631:1631:1631))
        (PORT d[1] (1678:1678:1678) (1673:1673:1673))
        (PORT d[2] (2277:2277:2277) (2248:2248:2248))
        (PORT d[3] (1598:1598:1598) (1591:1591:1591))
        (PORT d[4] (1880:1880:1880) (1816:1816:1816))
        (PORT d[5] (1791:1791:1791) (1713:1713:1713))
        (PORT d[6] (1759:1759:1759) (1772:1772:1772))
        (PORT d[7] (1454:1454:1454) (1474:1474:1474))
        (PORT d[8] (1873:1873:1873) (1903:1903:1903))
        (PORT d[9] (1853:1853:1853) (1898:1898:1898))
        (PORT d[10] (1463:1463:1463) (1492:1492:1492))
        (PORT d[11] (1635:1635:1635) (1592:1592:1592))
        (PORT d[12] (1526:1526:1526) (1559:1559:1559))
        (PORT clk (2623:2623:2623) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3150:3150:3150))
        (PORT clk (2662:2662:2662) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1782:1782:1782))
        (PORT d[1] (2158:2158:2158) (2213:2213:2213))
        (PORT d[2] (2387:2387:2387) (2266:2266:2266))
        (PORT d[3] (2223:2223:2223) (2176:2176:2176))
        (PORT d[4] (1842:1842:1842) (1861:1861:1861))
        (PORT d[5] (2321:2321:2321) (2290:2290:2290))
        (PORT d[6] (2852:2852:2852) (2786:2786:2786))
        (PORT d[7] (2407:2407:2407) (2310:2310:2310))
        (PORT d[8] (2542:2542:2542) (2437:2437:2437))
        (PORT d[9] (2216:2216:2216) (2157:2157:2157))
        (PORT d[10] (2889:2889:2889) (2782:2782:2782))
        (PORT d[11] (1906:1906:1906) (1851:1851:1851))
        (PORT d[12] (2170:2170:2170) (2115:2115:2115))
        (PORT clk (2658:2658:2658) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1631:1631:1631))
        (PORT d[1] (1700:1700:1700) (1692:1692:1692))
        (PORT d[2] (2985:2985:2985) (2936:2936:2936))
        (PORT d[3] (2741:2741:2741) (2754:2754:2754))
        (PORT d[4] (1568:1568:1568) (1517:1517:1517))
        (PORT d[5] (1805:1805:1805) (1745:1745:1745))
        (PORT d[6] (2092:2092:2092) (2090:2090:2090))
        (PORT d[7] (1485:1485:1485) (1512:1512:1512))
        (PORT d[8] (1616:1616:1616) (1573:1573:1573))
        (PORT d[9] (1834:1834:1834) (1866:1866:1866))
        (PORT d[10] (1546:1546:1546) (1580:1580:1580))
        (PORT d[11] (1601:1601:1601) (1562:1562:1562))
        (PORT d[12] (1551:1551:1551) (1585:1585:1585))
        (PORT clk (2660:2660:2660) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1220:1220:1220))
        (PORT datab (1231:1231:1231) (1232:1232:1232))
        (PORT datac (1021:1021:1021) (1005:1005:1005))
        (PORT datad (1004:1004:1004) (1005:1005:1005))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2459:2459:2459))
        (PORT clk (2641:2641:2641) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1845:1845:1845))
        (PORT d[1] (1761:1761:1761) (1778:1778:1778))
        (PORT d[2] (2238:2238:2238) (2159:2159:2159))
        (PORT d[3] (2857:2857:2857) (2799:2799:2799))
        (PORT d[4] (1465:1465:1465) (1485:1485:1485))
        (PORT d[5] (1615:1615:1615) (1568:1568:1568))
        (PORT d[6] (3284:3284:3284) (3218:3218:3218))
        (PORT d[7] (3519:3519:3519) (3407:3407:3407))
        (PORT d[8] (1914:1914:1914) (1833:1833:1833))
        (PORT d[9] (2901:2901:2901) (2833:2833:2833))
        (PORT d[10] (3611:3611:3611) (3491:3491:3491))
        (PORT d[11] (1863:1863:1863) (1789:1789:1789))
        (PORT d[12] (2856:2856:2856) (2791:2791:2791))
        (PORT clk (2637:2637:2637) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3859:3859:3859) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1859:1859:1859))
        (PORT d[1] (1636:1636:1636) (1625:1625:1625))
        (PORT d[2] (2635:2635:2635) (2595:2595:2595))
        (PORT d[3] (2517:2517:2517) (2457:2457:2457))
        (PORT d[4] (1925:1925:1925) (1862:1862:1862))
        (PORT d[5] (1909:1909:1909) (1847:1847:1847))
        (PORT d[6] (1745:1745:1745) (1758:1758:1758))
        (PORT d[7] (1872:1872:1872) (1816:1816:1816))
        (PORT d[8] (1811:1811:1811) (1836:1836:1836))
        (PORT d[9] (1833:1833:1833) (1870:1870:1870))
        (PORT d[10] (1472:1472:1472) (1498:1498:1498))
        (PORT d[11] (1747:1747:1747) (1768:1768:1768))
        (PORT d[12] (1504:1504:1504) (1531:1531:1531))
        (PORT clk (2639:2639:2639) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2422:2422:2422))
        (PORT clk (2658:2658:2658) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1832:1832:1832))
        (PORT d[1] (1774:1774:1774) (1791:1791:1791))
        (PORT d[2] (1551:1551:1551) (1490:1490:1490))
        (PORT d[3] (2854:2854:2854) (2797:2797:2797))
        (PORT d[4] (1487:1487:1487) (1493:1493:1493))
        (PORT d[5] (1594:1594:1594) (1544:1544:1544))
        (PORT d[6] (3269:3269:3269) (3197:3197:3197))
        (PORT d[7] (3561:3561:3561) (3447:3447:3447))
        (PORT d[8] (1950:1950:1950) (1869:1869:1869))
        (PORT d[9] (2943:2943:2943) (2873:2873:2873))
        (PORT d[10] (3629:3629:3629) (3509:3509:3509))
        (PORT d[11] (1840:1840:1840) (1762:1762:1762))
        (PORT d[12] (2868:2868:2868) (2803:2803:2803))
        (PORT clk (2654:2654:2654) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3876:3876:3876) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1901:1901:1901))
        (PORT d[1] (1828:1828:1828) (1801:1801:1801))
        (PORT d[2] (1969:1969:1969) (1948:1948:1948))
        (PORT d[3] (2449:2449:2449) (2392:2392:2392))
        (PORT d[4] (1848:1848:1848) (1786:1786:1786))
        (PORT d[5] (1907:1907:1907) (1858:1858:1858))
        (PORT d[6] (1762:1762:1762) (1775:1775:1775))
        (PORT d[7] (1891:1891:1891) (1829:1829:1829))
        (PORT d[8] (1826:1826:1826) (1851:1851:1851))
        (PORT d[9] (1864:1864:1864) (1904:1904:1904))
        (PORT d[10] (1915:1915:1915) (1858:1858:1858))
        (PORT d[11] (1641:1641:1641) (1637:1637:1637))
        (PORT d[12] (1865:1865:1865) (1819:1819:1819))
        (PORT clk (2656:2656:2656) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1219:1219:1219))
        (PORT datab (1230:1230:1230) (1231:1231:1231))
        (PORT datac (1061:1061:1061) (1039:1039:1039))
        (PORT datad (1318:1318:1318) (1307:1307:1307))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2818:2818:2818))
        (PORT clk (2640:2640:2640) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1813:1813:1813))
        (PORT d[1] (2493:2493:2493) (2543:2543:2543))
        (PORT d[2] (2690:2690:2690) (2573:2573:2573))
        (PORT d[3] (2545:2545:2545) (2492:2492:2492))
        (PORT d[4] (1438:1438:1438) (1463:1463:1463))
        (PORT d[5] (2647:2647:2647) (2607:2607:2607))
        (PORT d[6] (2942:2942:2942) (2884:2884:2884))
        (PORT d[7] (3175:3175:3175) (3065:3065:3065))
        (PORT d[8] (1909:1909:1909) (1827:1827:1827))
        (PORT d[9] (2557:2557:2557) (2496:2496:2496))
        (PORT d[10] (3264:3264:3264) (3151:3151:3151))
        (PORT d[11] (1857:1857:1857) (1786:1786:1786))
        (PORT d[12] (2550:2550:2550) (2499:2499:2499))
        (PORT clk (2636:2636:2636) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3858:3858:3858) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1339:1339:1339))
        (PORT d[1] (1323:1323:1323) (1319:1319:1319))
        (PORT d[2] (2625:2625:2625) (2588:2588:2588))
        (PORT d[3] (3046:3046:3046) (3051:3051:3051))
        (PORT d[4] (1264:1264:1264) (1214:1214:1214))
        (PORT d[5] (1468:1468:1468) (1405:1405:1405))
        (PORT d[6] (1302:1302:1302) (1262:1262:1262))
        (PORT d[7] (1382:1382:1382) (1408:1408:1408))
        (PORT d[8] (1221:1221:1221) (1174:1174:1174))
        (PORT d[9] (1541:1541:1541) (1454:1454:1454))
        (PORT d[10] (1274:1274:1274) (1238:1238:1238))
        (PORT d[11] (1289:1289:1289) (1259:1259:1259))
        (PORT d[12] (1480:1480:1480) (1505:1505:1505))
        (PORT clk (2638:2638:2638) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2638:2638:2638) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2439:2439:2439))
        (PORT clk (2632:2632:2632) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1521:1521:1521))
        (PORT d[1] (1727:1727:1727) (1735:1735:1735))
        (PORT d[2] (2474:2474:2474) (2376:2376:2376))
        (PORT d[3] (2851:2851:2851) (2793:2793:2793))
        (PORT d[4] (1452:1452:1452) (1474:1474:1474))
        (PORT d[5] (1605:1605:1605) (1556:1556:1556))
        (PORT d[6] (3306:3306:3306) (3237:3237:3237))
        (PORT d[7] (3540:3540:3540) (3426:3426:3426))
        (PORT d[8] (1527:1527:1527) (1473:1473:1473))
        (PORT d[9] (2891:2891:2891) (2820:2820:2820))
        (PORT d[10] (3318:3318:3318) (3210:3210:3210))
        (PORT d[11] (1854:1854:1854) (1778:1778:1778))
        (PORT d[12] (2849:2849:2849) (2784:2784:2784))
        (PORT clk (2628:2628:2628) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2632:2632:2632) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1664:1664:1664))
        (PORT d[1] (1662:1662:1662) (1651:1651:1651))
        (PORT d[2] (2276:2276:2276) (2247:2247:2247))
        (PORT d[3] (1854:1854:1854) (1827:1827:1827))
        (PORT d[4] (1891:1891:1891) (1828:1828:1828))
        (PORT d[5] (1852:1852:1852) (1785:1785:1785))
        (PORT d[6] (1734:1734:1734) (1746:1746:1746))
        (PORT d[7] (1697:1697:1697) (1696:1696:1696))
        (PORT d[8] (1759:1759:1759) (1788:1788:1788))
        (PORT d[9] (1621:1621:1621) (1587:1587:1587))
        (PORT d[10] (1613:1613:1613) (1570:1570:1570))
        (PORT d[11] (1622:1622:1622) (1585:1585:1585))
        (PORT d[12] (1503:1503:1503) (1531:1531:1531))
        (PORT clk (2630:2630:2630) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2630:2630:2630) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1222:1222:1222))
        (PORT datab (1233:1233:1233) (1234:1234:1234))
        (PORT datac (700:700:700) (696:696:696))
        (PORT datad (1079:1079:1079) (1075:1075:1075))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3123:3123:3123))
        (PORT clk (2646:2646:2646) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1519:1519:1519))
        (PORT d[1] (2510:2510:2510) (2558:2558:2558))
        (PORT d[2] (2443:2443:2443) (2339:2339:2339))
        (PORT d[3] (2564:2564:2564) (2513:2513:2513))
        (PORT d[4] (1449:1449:1449) (1472:1472:1472))
        (PORT d[5] (2301:2301:2301) (2266:2266:2266))
        (PORT d[6] (2956:2956:2956) (2897:2897:2897))
        (PORT d[7] (2902:2902:2902) (2805:2805:2805))
        (PORT d[8] (2171:2171:2171) (2068:2068:2068))
        (PORT d[9] (2546:2546:2546) (2482:2482:2482))
        (PORT d[10] (2927:2927:2927) (2819:2819:2819))
        (PORT d[11] (1627:1627:1627) (1581:1581:1581))
        (PORT d[12] (3012:3012:3012) (2925:2925:2925))
        (PORT clk (2642:2642:2642) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (2018:2018:2018))
        (PORT clk (2642:2642:2642) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1541:1541:1541))
        (PORT d[1] (1652:1652:1652) (1646:1646:1646))
        (PORT d[2] (2628:2628:2628) (2595:2595:2595))
        (PORT d[3] (2990:2990:2990) (2992:2992:2992))
        (PORT d[4] (1572:1572:1572) (1517:1517:1517))
        (PORT d[5] (1791:1791:1791) (1713:1713:1713))
        (PORT d[6] (1546:1546:1546) (1496:1496:1496))
        (PORT d[7] (1488:1488:1488) (1517:1517:1517))
        (PORT d[8] (1860:1860:1860) (1886:1886:1886))
        (PORT d[9] (1818:1818:1818) (1849:1849:1849))
        (PORT d[10] (1495:1495:1495) (1527:1527:1527))
        (PORT d[11] (1555:1555:1555) (1515:1515:1515))
        (PORT d[12] (1560:1560:1560) (1595:1595:1595))
        (PORT clk (2644:2644:2644) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2814:2814:2814))
        (PORT clk (2631:2631:2631) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1448:1448:1448))
        (PORT d[1] (2502:2502:2502) (2550:2550:2550))
        (PORT d[2] (2697:2697:2697) (2583:2583:2583))
        (PORT d[3] (2546:2546:2546) (2493:2493:2493))
        (PORT d[4] (1759:1759:1759) (1754:1754:1754))
        (PORT d[5] (2623:2623:2623) (2580:2580:2580))
        (PORT d[6] (2923:2923:2923) (2859:2859:2859))
        (PORT d[7] (3213:3213:3213) (3105:3105:3105))
        (PORT d[8] (1926:1926:1926) (1844:1844:1844))
        (PORT d[9] (2568:2568:2568) (2504:2504:2504))
        (PORT d[10] (3250:3250:3250) (3138:3138:3138))
        (PORT d[11] (1578:1578:1578) (1529:1529:1529))
        (PORT d[12] (2531:2531:2531) (2475:2475:2475))
        (PORT clk (2627:2627:2627) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (1871:1871:1871))
        (PORT clk (2627:2627:2627) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3849:3849:3849) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2632:2632:2632) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2632:2632:2632) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2632:2632:2632) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1674:1674:1674))
        (PORT d[1] (1984:1984:1984) (1945:1945:1945))
        (PORT d[2] (2630:2630:2630) (2599:2599:2599))
        (PORT d[3] (2817:2817:2817) (2749:2749:2749))
        (PORT d[4] (1538:1538:1538) (1482:1482:1482))
        (PORT d[5] (1855:1855:1855) (1789:1789:1789))
        (PORT d[6] (1541:1541:1541) (1495:1495:1495))
        (PORT d[7] (1650:1650:1650) (1653:1653:1653))
        (PORT d[8] (1882:1882:1882) (1914:1914:1914))
        (PORT d[9] (1863:1863:1863) (1905:1905:1905))
        (PORT d[10] (1486:1486:1486) (1515:1515:1515))
        (PORT d[11] (1745:1745:1745) (1769:1769:1769))
        (PORT d[12] (1517:1517:1517) (1547:1547:1547))
        (PORT clk (2629:2629:2629) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2630:2630:2630) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2630:2630:2630) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2630:2630:2630) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1223:1223:1223))
        (PORT datab (1233:1233:1233) (1235:1235:1235))
        (PORT datac (981:981:981) (969:969:969))
        (PORT datad (1011:1011:1011) (1016:1016:1016))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1803:1803:1803) (1779:1779:1779))
        (PORT datac (205:205:205) (229:229:229))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (270:270:270))
        (PORT datab (1805:1805:1805) (1782:1782:1782))
        (PORT datac (205:205:205) (227:227:227))
        (PORT datad (202:202:202) (222:222:222))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3784:3784:3784))
        (PORT clk (2696:2696:2696) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1735:1735:1735))
        (PORT d[1] (2609:2609:2609) (2696:2696:2696))
        (PORT d[2] (1999:1999:1999) (1969:1969:1969))
        (PORT d[3] (1736:1736:1736) (1719:1719:1719))
        (PORT d[4] (1697:1697:1697) (1693:1693:1693))
        (PORT d[5] (1586:1586:1586) (1548:1548:1548))
        (PORT d[6] (2062:2062:2062) (2085:2085:2085))
        (PORT d[7] (2190:2190:2190) (2144:2144:2144))
        (PORT d[8] (2529:2529:2529) (2459:2459:2459))
        (PORT d[9] (2725:2725:2725) (2644:2644:2644))
        (PORT d[10] (2969:2969:2969) (2935:2935:2935))
        (PORT d[11] (1868:1868:1868) (1822:1822:1822))
        (PORT d[12] (1627:1627:1627) (1607:1607:1607))
        (PORT clk (2692:2692:2692) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3914:3914:3914) (3836:3836:3836))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2697:2697:2697))
        (PORT d[1] (1798:1798:1798) (1807:1807:1807))
        (PORT d[2] (2814:2814:2814) (2825:2825:2825))
        (PORT d[3] (1451:1451:1451) (1471:1471:1471))
        (PORT d[4] (1485:1485:1485) (1484:1484:1484))
        (PORT d[5] (1430:1430:1430) (1428:1428:1428))
        (PORT d[6] (1423:1423:1423) (1421:1421:1421))
        (PORT d[7] (1419:1419:1419) (1401:1401:1401))
        (PORT d[8] (1411:1411:1411) (1394:1394:1394))
        (PORT d[9] (1391:1391:1391) (1390:1390:1390))
        (PORT d[10] (1391:1391:1391) (1372:1372:1372))
        (PORT d[11] (1369:1369:1369) (1358:1358:1358))
        (PORT d[12] (1400:1400:1400) (1394:1394:1394))
        (PORT clk (2694:2694:2694) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1217:1217:1217))
        (PORT datab (1701:1701:1701) (1720:1720:1720))
        (PORT datac (1637:1637:1637) (1530:1530:1530))
        (PORT datad (1815:1815:1815) (1882:1882:1882))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1194:1194:1194))
        (PORT datab (1391:1391:1391) (1305:1305:1305))
        (PORT datac (204:204:204) (227:227:227))
        (PORT datad (202:202:202) (222:222:222))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (296:296:296))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (297:297:297))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (248:248:248) (290:290:290))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (298:298:298))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (252:252:252) (294:294:294))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (290:290:290))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (297:297:297))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (296:296:296))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3819:3819:3819))
        (PORT clk (2698:2698:2698) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1799:1799:1799))
        (PORT d[1] (2199:2199:2199) (2267:2267:2267))
        (PORT d[2] (1641:1641:1641) (1614:1614:1614))
        (PORT d[3] (1662:1662:1662) (1660:1660:1660))
        (PORT d[4] (1692:1692:1692) (1666:1666:1666))
        (PORT d[5] (1585:1585:1585) (1556:1556:1556))
        (PORT d[6] (2061:2061:2061) (2084:2084:2084))
        (PORT d[7] (1857:1857:1857) (1805:1805:1805))
        (PORT d[8] (2221:2221:2221) (2162:2162:2162))
        (PORT d[9] (2204:2204:2204) (2146:2146:2146))
        (PORT d[10] (2966:2966:2966) (2931:2931:2931))
        (PORT d[11] (1647:1647:1647) (1618:1618:1618))
        (PORT clk (2694:2694:2694) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3916:3916:3916) (3841:3841:3841))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2624:2624:2624))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2624:2624:2624))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2400:2400:2400))
        (PORT d[1] (1818:1818:1818) (1835:1835:1835))
        (PORT d[2] (3118:3118:3118) (3120:3120:3120))
        (PORT d[3] (1810:1810:1810) (1833:1833:1833))
        (PORT d[4] (1457:1457:1457) (1451:1451:1451))
        (PORT d[5] (1337:1337:1337) (1331:1331:1331))
        (PORT d[6] (1394:1394:1394) (1390:1390:1390))
        (PORT d[7] (1427:1427:1427) (1406:1406:1406))
        (PORT d[8] (1419:1419:1419) (1406:1406:1406))
        (PORT d[9] (1392:1392:1392) (1391:1391:1391))
        (PORT d[10] (1370:1370:1370) (1353:1353:1353))
        (PORT d[11] (1374:1374:1374) (1375:1375:1375))
        (PORT clk (2696:2696:2696) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2621:2621:2621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3511:3511:3511))
        (PORT clk (2683:2683:2683) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1699:1699:1699))
        (PORT d[1] (2630:2630:2630) (2719:2719:2719))
        (PORT d[2] (2021:2021:2021) (1991:1991:1991))
        (PORT d[3] (1699:1699:1699) (1685:1685:1685))
        (PORT d[4] (1742:1742:1742) (1720:1720:1720))
        (PORT d[5] (1545:1545:1545) (1511:1511:1511))
        (PORT d[6] (2077:2077:2077) (2100:2100:2100))
        (PORT d[7] (2219:2219:2219) (2175:2175:2175))
        (PORT d[8] (2556:2556:2556) (2488:2488:2488))
        (PORT d[9] (2442:2442:2442) (2361:2361:2361))
        (PORT d[10] (2630:2630:2630) (2602:2602:2602))
        (PORT d[11] (1884:1884:1884) (1839:1839:1839))
        (PORT d[12] (2673:2673:2673) (2639:2639:2639))
        (PORT clk (2679:2679:2679) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3901:3901:3901) (3825:3825:3825))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2746:2746:2746))
        (PORT d[1] (1416:1416:1416) (1443:1443:1443))
        (PORT d[2] (2778:2778:2778) (2789:2789:2789))
        (PORT d[3] (1440:1440:1440) (1462:1462:1462))
        (PORT d[4] (1448:1448:1448) (1457:1457:1457))
        (PORT d[5] (1070:1070:1070) (1070:1070:1070))
        (PORT d[6] (1071:1071:1071) (1072:1072:1072))
        (PORT d[7] (1108:1108:1108) (1097:1097:1097))
        (PORT d[8] (1079:1079:1079) (1068:1068:1068))
        (PORT d[9] (1404:1404:1404) (1406:1406:1406))
        (PORT d[10] (1131:1131:1131) (1127:1127:1127))
        (PORT d[11] (1037:1037:1037) (1037:1037:1037))
        (PORT d[12] (1076:1076:1076) (1068:1068:1068))
        (PORT clk (2681:2681:2681) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1779:1779:1779) (1793:1793:1793))
        (PORT datab (1523:1523:1523) (1498:1498:1498))
        (PORT datac (1583:1583:1583) (1563:1563:1563))
        (PORT datad (1647:1647:1647) (1553:1553:1553))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (456:456:456) (449:449:449))
        (PORT clk (2677:2677:2677) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1802:1802:1802))
        (PORT d[1] (1817:1817:1817) (1860:1860:1860))
        (PORT d[2] (1829:1829:1829) (1746:1746:1746))
        (PORT d[3] (1872:1872:1872) (1808:1808:1808))
        (PORT d[4] (1782:1782:1782) (1796:1796:1796))
        (PORT d[5] (1654:1654:1654) (1634:1634:1634))
        (PORT d[6] (1911:1911:1911) (1875:1875:1875))
        (PORT d[7] (1892:1892:1892) (1825:1825:1825))
        (PORT d[8] (1895:1895:1895) (1819:1819:1819))
        (PORT d[9] (1867:1867:1867) (1809:1809:1809))
        (PORT d[10] (1903:1903:1903) (1833:1833:1833))
        (PORT d[11] (1955:1955:1955) (1902:1902:1902))
        (PORT d[12] (1845:1845:1845) (1793:1793:1793))
        (PORT clk (2673:2673:2673) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3895:3895:3895) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1859:1859:1859))
        (PORT d[1] (1998:1998:1998) (1981:1981:1981))
        (PORT d[2] (2958:2958:2958) (2918:2918:2918))
        (PORT d[3] (2433:2433:2433) (2461:2461:2461))
        (PORT d[4] (1886:1886:1886) (1828:1828:1828))
        (PORT d[5] (1943:1943:1943) (1903:1903:1903))
        (PORT d[6] (1849:1849:1849) (1897:1897:1897))
        (PORT d[7] (1861:1861:1861) (1922:1922:1922))
        (PORT d[8] (1802:1802:1802) (1833:1833:1833))
        (PORT d[9] (1857:1857:1857) (1891:1891:1891))
        (PORT d[10] (1771:1771:1771) (1794:1794:1794))
        (PORT d[11] (1934:1934:1934) (1880:1880:1880))
        (PORT d[12] (1893:1893:1893) (1917:1917:1917))
        (PORT clk (2675:2675:2675) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3510:3510:3510))
        (PORT clk (2678:2678:2678) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1464:1464:1464))
        (PORT d[1] (2608:2608:2608) (2696:2696:2696))
        (PORT d[2] (1995:1995:1995) (1968:1968:1968))
        (PORT d[3] (1407:1407:1407) (1394:1394:1394))
        (PORT d[4] (1382:1382:1382) (1373:1373:1373))
        (PORT d[5] (1562:1562:1562) (1530:1530:1530))
        (PORT d[6] (2458:2458:2458) (2511:2511:2511))
        (PORT d[7] (2221:2221:2221) (2177:2177:2177))
        (PORT d[8] (2552:2552:2552) (2483:2483:2483))
        (PORT d[9] (2491:2491:2491) (2419:2419:2419))
        (PORT d[10] (2616:2616:2616) (2582:2582:2582))
        (PORT d[11] (2044:2044:2044) (2021:2021:2021))
        (PORT d[12] (1885:1885:1885) (1854:1854:1854))
        (PORT clk (2674:2674:2674) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2733:2733:2733))
        (PORT d[1] (1410:1410:1410) (1438:1438:1438))
        (PORT d[2] (2793:2793:2793) (2803:2803:2803))
        (PORT d[3] (1411:1411:1411) (1438:1438:1438))
        (PORT d[4] (1107:1107:1107) (1114:1114:1114))
        (PORT d[5] (1376:1376:1376) (1377:1377:1377))
        (PORT d[6] (1062:1062:1062) (1056:1056:1056))
        (PORT d[7] (1098:1098:1098) (1089:1089:1089))
        (PORT d[8] (1074:1074:1074) (1073:1073:1073))
        (PORT d[9] (1064:1064:1064) (1069:1069:1069))
        (PORT d[10] (1147:1147:1147) (1148:1148:1148))
        (PORT d[11] (1051:1051:1051) (1051:1051:1051))
        (PORT d[12] (1037:1037:1037) (1036:1036:1036))
        (PORT clk (2676:2676:2676) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1531:1531:1531))
        (PORT datab (1524:1524:1524) (1499:1499:1499))
        (PORT datac (1070:1070:1070) (1081:1081:1081))
        (PORT datad (1310:1310:1310) (1235:1235:1235))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3482:3482:3482))
        (PORT clk (2690:2690:2690) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1695:1695:1695))
        (PORT d[1] (2924:2924:2924) (2998:2998:2998))
        (PORT d[2] (2035:2035:2035) (2011:2011:2011))
        (PORT d[3] (1735:1735:1735) (1718:1718:1718))
        (PORT d[4] (1777:1777:1777) (1758:1758:1758))
        (PORT d[5] (1639:1639:1639) (1609:1609:1609))
        (PORT d[6] (2101:2101:2101) (2128:2128:2128))
        (PORT d[7] (2514:2514:2514) (2477:2477:2477))
        (PORT d[8] (2515:2515:2515) (2445:2445:2445))
        (PORT d[9] (2717:2717:2717) (2633:2633:2633))
        (PORT d[10] (2632:2632:2632) (2603:2603:2603))
        (PORT d[11] (1753:1753:1753) (1745:1745:1745))
        (PORT d[12] (1868:1868:1868) (1837:1837:1837))
        (PORT clk (2686:2686:2686) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3908:3908:3908) (3832:3832:3832))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2782:2782:2782))
        (PORT d[1] (1791:1791:1791) (1793:1793:1793))
        (PORT d[2] (3111:3111:3111) (3105:3105:3105))
        (PORT d[3] (1430:1430:1430) (1444:1444:1444))
        (PORT d[4] (1174:1174:1174) (1182:1182:1182))
        (PORT d[5] (1346:1346:1346) (1338:1338:1338))
        (PORT d[6] (1382:1382:1382) (1381:1381:1381))
        (PORT d[7] (1109:1109:1109) (1098:1098:1098))
        (PORT d[8] (1114:1114:1114) (1114:1114:1114))
        (PORT d[9] (1105:1105:1105) (1114:1114:1114))
        (PORT d[10] (1133:1133:1133) (1128:1128:1128))
        (PORT d[11] (1059:1059:1059) (1058:1058:1058))
        (PORT d[12] (1110:1110:1110) (1108:1108:1108))
        (PORT clk (2688:2688:2688) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (3473:3473:3473))
        (PORT clk (2668:2668:2668) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1399:1399:1399))
        (PORT d[1] (2942:2942:2942) (3023:3023:3023))
        (PORT d[2] (2374:2374:2374) (2343:2343:2343))
        (PORT d[3] (1406:1406:1406) (1393:1393:1393))
        (PORT d[4] (2029:2029:2029) (2020:2020:2020))
        (PORT d[5] (1272:1272:1272) (1242:1242:1242))
        (PORT d[6] (2457:2457:2457) (2510:2510:2510))
        (PORT d[7] (2555:2555:2555) (2511:2511:2511))
        (PORT d[8] (2854:2854:2854) (2774:2774:2774))
        (PORT d[9] (1931:1931:1931) (1899:1899:1899))
        (PORT d[10] (2639:2639:2639) (2610:2610:2610))
        (PORT d[11] (1704:1704:1704) (1684:1684:1684))
        (PORT d[12] (1886:1886:1886) (1855:1855:1855))
        (PORT clk (2664:2664:2664) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2386:2386:2386))
        (PORT d[1] (1758:1758:1758) (1774:1774:1774))
        (PORT d[2] (2473:2473:2473) (2486:2486:2486))
        (PORT d[3] (1719:1719:1719) (1739:1739:1739))
        (PORT d[4] (1135:1135:1135) (1141:1141:1141))
        (PORT d[5] (1353:1353:1353) (1354:1354:1354))
        (PORT d[6] (1420:1420:1420) (1421:1421:1421))
        (PORT d[7] (1118:1118:1118) (1108:1108:1108))
        (PORT d[8] (1062:1062:1062) (1050:1050:1050))
        (PORT d[9] (1079:1079:1079) (1074:1074:1074))
        (PORT d[10] (1106:1106:1106) (1104:1104:1104))
        (PORT d[11] (1074:1074:1074) (1075:1075:1075))
        (PORT d[12] (1108:1108:1108) (1112:1112:1112))
        (PORT clk (2666:2666:2666) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1534:1534:1534))
        (PORT datab (1523:1523:1523) (1498:1498:1498))
        (PORT datac (1452:1452:1452) (1495:1495:1495))
        (PORT datad (1438:1438:1438) (1468:1468:1468))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3138:3138:3138))
        (PORT clk (2656:2656:2656) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1469:1469:1469))
        (PORT d[1] (2159:2159:2159) (2214:2214:2214))
        (PORT d[2] (2216:2216:2216) (2137:2137:2137))
        (PORT d[3] (2224:2224:2224) (2178:2178:2178))
        (PORT d[4] (1450:1450:1450) (1473:1473:1473))
        (PORT d[5] (2300:2300:2300) (2265:2265:2265))
        (PORT d[6] (2868:2868:2868) (2795:2795:2795))
        (PORT d[7] (2926:2926:2926) (2832:2832:2832))
        (PORT d[8] (1584:1584:1584) (1514:1514:1514))
        (PORT d[9] (2248:2248:2248) (2191:2191:2191))
        (PORT d[10] (2901:2901:2901) (2790:2790:2790))
        (PORT d[11] (1841:1841:1841) (1765:1765:1765))
        (PORT d[12] (2171:2171:2171) (2116:2116:2116))
        (PORT clk (2652:2652:2652) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3874:3874:3874) (3793:3793:3793))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1622:1622:1622))
        (PORT d[1] (1662:1662:1662) (1660:1660:1660))
        (PORT d[2] (2629:2629:2629) (2596:2596:2596))
        (PORT d[3] (2409:2409:2409) (2437:2437:2437))
        (PORT d[4] (1556:1556:1556) (1508:1508:1508))
        (PORT d[5] (1799:1799:1799) (1724:1724:1724))
        (PORT d[6] (2084:2084:2084) (2085:2085:2085))
        (PORT d[7] (1474:1474:1474) (1504:1504:1504))
        (PORT d[8] (1814:1814:1814) (1843:1843:1843))
        (PORT d[9] (1842:1842:1842) (1877:1877:1877))
        (PORT d[10] (1480:1480:1480) (1512:1512:1512))
        (PORT d[11] (1649:1649:1649) (1619:1619:1619))
        (PORT d[12] (1571:1571:1571) (1609:1609:1609))
        (PORT clk (2654:2654:2654) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3430:3430:3430))
        (PORT clk (2674:2674:2674) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1851:1851:1851))
        (PORT d[1] (2164:2164:2164) (2215:2215:2215))
        (PORT d[2] (2394:2394:2394) (2271:2271:2271))
        (PORT d[3] (2434:2434:2434) (2329:2329:2329))
        (PORT d[4] (1781:1781:1781) (1795:1795:1795))
        (PORT d[5] (1984:1984:1984) (1952:1952:1952))
        (PORT d[6] (2597:2597:2597) (2541:2541:2541))
        (PORT d[7] (2588:2588:2588) (2497:2497:2497))
        (PORT d[8] (2818:2818:2818) (2703:2703:2703))
        (PORT d[9] (2195:2195:2195) (2135:2135:2135))
        (PORT d[10] (2516:2516:2516) (2410:2410:2410))
        (PORT d[11] (2179:2179:2179) (2095:2095:2095))
        (PORT d[12] (2149:2149:2149) (2093:2093:2093))
        (PORT clk (2670:2670:2670) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2335:2335:2335))
        (PORT clk (2670:2670:2670) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (3812:3812:3812))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1852:1852:1852))
        (PORT d[1] (1988:1988:1988) (1975:1975:1975))
        (PORT d[2] (2957:2957:2957) (2917:2917:2917))
        (PORT d[3] (2725:2725:2725) (2737:2737:2737))
        (PORT d[4] (1905:1905:1905) (1843:1843:1843))
        (PORT d[5] (2106:2106:2106) (2023:2023:2023))
        (PORT d[6] (1850:1850:1850) (1900:1900:1900))
        (PORT d[7] (1785:1785:1785) (1802:1802:1802))
        (PORT d[8] (1794:1794:1794) (1822:1822:1822))
        (PORT d[9] (1842:1842:1842) (1789:1789:1789))
        (PORT d[10] (1788:1788:1788) (1811:1811:1811))
        (PORT d[11] (1730:1730:1730) (1753:1753:1753))
        (PORT d[12] (1917:1917:1917) (1945:1945:1945))
        (PORT clk (2672:2672:2672) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1533:1533:1533))
        (PORT datab (1523:1523:1523) (1498:1498:1498))
        (PORT datac (725:725:725) (717:717:717))
        (PORT datad (1016:1016:1016) (1019:1019:1019))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3157:3157:3157))
        (PORT clk (2668:2668:2668) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2142:2142:2142))
        (PORT d[1] (2147:2147:2147) (2205:2205:2205))
        (PORT d[2] (2139:2139:2139) (2044:2044:2044))
        (PORT d[3] (2415:2415:2415) (2315:2315:2315))
        (PORT d[4] (1771:1771:1771) (1789:1789:1789))
        (PORT d[5] (2310:2310:2310) (2276:2276:2276))
        (PORT d[6] (2583:2583:2583) (2527:2527:2527))
        (PORT d[7] (2562:2562:2562) (2466:2466:2466))
        (PORT d[8] (2508:2508:2508) (2408:2408:2408))
        (PORT d[9] (2205:2205:2205) (2149:2149:2149))
        (PORT d[10] (2903:2903:2903) (2795:2795:2795))
        (PORT d[11] (1914:1914:1914) (1862:1862:1862))
        (PORT d[12] (2190:2190:2190) (2140:2140:2140))
        (PORT clk (2664:2664:2664) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1659:1659:1659))
        (PORT d[1] (1701:1701:1701) (1693:1693:1693))
        (PORT d[2] (2985:2985:2985) (2945:2945:2945))
        (PORT d[3] (2681:2681:2681) (2693:2693:2693))
        (PORT d[4] (1596:1596:1596) (1542:1542:1542))
        (PORT d[5] (1597:1597:1597) (1565:1565:1565))
        (PORT d[6] (1851:1851:1851) (1901:1901:1901))
        (PORT d[7] (1486:1486:1486) (1512:1512:1512))
        (PORT d[8] (1772:1772:1772) (1799:1799:1799))
        (PORT d[9] (1785:1785:1785) (1815:1815:1815))
        (PORT d[10] (1517:1517:1517) (1549:1549:1549))
        (PORT d[11] (1579:1579:1579) (1540:1540:1540))
        (PORT d[12] (1552:1552:1552) (1585:1585:1585))
        (PORT clk (2666:2666:2666) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2393:2393:2393))
        (PORT clk (2648:2648:2648) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1839:1839:1839))
        (PORT d[1] (1744:1744:1744) (1753:1753:1753))
        (PORT d[2] (1885:1885:1885) (1804:1804:1804))
        (PORT d[3] (2853:2853:2853) (2795:2795:2795))
        (PORT d[4] (1474:1474:1474) (1496:1496:1496))
        (PORT d[5] (1593:1593:1593) (1543:1543:1543))
        (PORT d[6] (3268:3268:3268) (3197:3197:3197))
        (PORT d[7] (3560:3560:3560) (3447:3447:3447))
        (PORT d[8] (2161:2161:2161) (2067:2067:2067))
        (PORT d[9] (2911:2911:2911) (2840:2840:2840))
        (PORT d[10] (3940:3940:3940) (3806:3806:3806))
        (PORT d[11] (1582:1582:1582) (1529:1529:1529))
        (PORT d[12] (2867:2867:2867) (2802:2802:2802))
        (PORT clk (2644:2644:2644) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (1886:1886:1886))
        (PORT clk (2644:2644:2644) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (3787:3787:3787))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1867:1867:1867))
        (PORT d[1] (1819:1819:1819) (1791:1791:1791))
        (PORT d[2] (2277:2277:2277) (2249:2249:2249))
        (PORT d[3] (1902:1902:1902) (1875:1875:1875))
        (PORT d[4] (1874:1874:1874) (1807:1807:1807))
        (PORT d[5] (2188:2188:2188) (2113:2113:2113))
        (PORT d[6] (1754:1754:1754) (1769:1769:1769))
        (PORT d[7] (1850:1850:1850) (1798:1798:1798))
        (PORT d[8] (1850:1850:1850) (1879:1879:1879))
        (PORT d[9] (1825:1825:1825) (1862:1862:1862))
        (PORT d[10] (1875:1875:1875) (1914:1914:1914))
        (PORT d[11] (1810:1810:1810) (1826:1826:1826))
        (PORT d[12] (1855:1855:1855) (1796:1796:1796))
        (PORT clk (2646:2646:2646) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1535:1535:1535))
        (PORT datab (1522:1522:1522) (1497:1497:1497))
        (PORT datac (988:988:988) (980:980:980))
        (PORT datad (1336:1336:1336) (1321:1321:1321))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (263:263:263))
        (PORT datac (1739:1739:1739) (1693:1693:1693))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (271:271:271))
        (PORT datab (1774:1774:1774) (1729:1729:1729))
        (PORT datac (205:205:205) (229:229:229))
        (PORT datad (201:201:201) (221:221:221))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1474:1474:1474))
        (PORT datab (1715:1715:1715) (1621:1621:1621))
        (PORT datac (204:204:204) (227:227:227))
        (PORT datad (202:202:202) (223:223:223))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (298:298:298))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2620:2620:2620))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (297:297:297))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2620:2620:2620))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (297:297:297))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2620:2620:2620))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (292:292:292))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2620:2620:2620))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (293:293:293))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2620:2620:2620))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (299:299:299))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2620:2620:2620))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (247:247:247) (289:289:289))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2620:2620:2620))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (294:294:294))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2620:2620:2620))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|video_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (803:803:803))
        (PORT datab (518:518:518) (565:565:565))
        (PORT datac (733:733:733) (762:762:762))
        (PORT datad (464:464:464) (502:502:502))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|video_on\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (286:286:286))
        (PORT datac (589:589:589) (562:562:562))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
)
