[2025-09-18 04:29:35] START suite=qualcomm_srv trace=srv60_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv60_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2574591 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4998884 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4998884 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4998885 heartbeat IPC: 4.125 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13254517 heartbeat IPC: 1.211 cumulative IPC: 1.211 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21511959 heartbeat IPC: 1.211 cumulative IPC: 1.211 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 29747190 heartbeat IPC: 1.214 cumulative IPC: 1.212 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 37996371 heartbeat IPC: 1.212 cumulative IPC: 1.212 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 46222082 heartbeat IPC: 1.216 cumulative IPC: 1.213 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 54453182 heartbeat IPC: 1.215 cumulative IPC: 1.213 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv60_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 62757085 heartbeat IPC: 1.204 cumulative IPC: 1.212 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71078995 heartbeat IPC: 1.202 cumulative IPC: 1.211 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 79373677 heartbeat IPC: 1.206 cumulative IPC: 1.21 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 82702003 cumulative IPC: 1.209 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 82702003 cumulative IPC: 1.209 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv60_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.209 instructions: 100000001 cycles: 82702003
CPU 0 Branch Prediction Accuracy: 92.64% MPKI: 13.06 Average ROB Occupancy at Mispredict: 30.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08579
BRANCH_INDIRECT: 0.3692
BRANCH_CONDITIONAL: 11.23
BRANCH_DIRECT_CALL: 0.4222
BRANCH_INDIRECT_CALL: 0.546
BRANCH_RETURN: 0.4074


====Backend Stall Breakdown====
ROB_STALL: 48166
LQ_STALL: 0
SQ_STALL: 49394


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 15.666667
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 8.954545

== Total ==
ADDR_TRANS: 47
REPLAY_LOAD: 51
NON_REPLAY_LOAD: 48068

== Counts ==
ADDR_TRANS: 3
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 5368

cpu0->cpu0_STLB TOTAL        ACCESS:    2121705 HIT:    2120949 MISS:        756 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121705 HIT:    2120949 MISS:        756 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 153.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9660638 HIT:    8801349 MISS:     859289 MSHR_MERGE:      37134
cpu0->cpu0_L2C LOAD         ACCESS:    7756269 HIT:    7056953 MISS:     699316 MSHR_MERGE:        430
cpu0->cpu0_L2C RFO          ACCESS:     581736 HIT:     502175 MISS:      79561 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     169659 HIT:     114374 MISS:      55285 MSHR_MERGE:      36704
cpu0->cpu0_L2C WRITE        ACCESS:    1151586 HIT:    1127451 MISS:      24135 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1388 HIT:        396 MISS:        992 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     119418 ISSUED:     112297 USEFUL:       1554 USELESS:       7707
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15875835 HIT:    7721088 MISS:    8154747 MSHR_MERGE:    2034781
cpu0->cpu0_L1I LOAD         ACCESS:   15875835 HIT:    7721088 MISS:    8154747 MSHR_MERGE:    2034781
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30903834 HIT:   26892566 MISS:    4011268 MSHR_MERGE:    1734405
cpu0->cpu0_L1D LOAD         ACCESS:   16677750 HIT:   14538337 MISS:    2139413 MSHR_MERGE:     503110
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     335918 HIT:     238876 MISS:      97042 MSHR_MERGE:      39606
cpu0->cpu0_L1D WRITE        ACCESS:   13888625 HIT:   12115235 MISS:    1773390 MSHR_MERGE:    1191654
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1541 HIT:        118 MISS:       1423 MSHR_MERGE:         35
cpu0->cpu0_L1D PREFETCH REQUESTED:     493423 ISSUED:     335918 USEFUL:      10461 USELESS:      39634
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13015100 HIT:   10733736 MISS:    2281364 MSHR_MERGE:    1149029
cpu0->cpu0_ITLB LOAD         ACCESS:   13015100 HIT:   10733736 MISS:    2281364 MSHR_MERGE:    1149029
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.025 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29052948 HIT:   27735249 MISS:    1317699 MSHR_MERGE:     328329
cpu0->cpu0_DTLB LOAD         ACCESS:   29052948 HIT:   27735249 MISS:    1317699 MSHR_MERGE:     328329
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.11 cycles
cpu0->LLC TOTAL        ACCESS:     959379 HIT:     947827 MISS:      11552 MSHR_MERGE:        323
cpu0->LLC LOAD         ACCESS:     698886 HIT:     690534 MISS:       8352 MSHR_MERGE:         46
cpu0->LLC RFO          ACCESS:      79560 HIT:      79532 MISS:         28 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      18581 HIT:      15675 MISS:       2906 MSHR_MERGE:        277
cpu0->LLC WRITE        ACCESS:     161360 HIT:     161352 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        992 HIT:        734 MISS:        258 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         22
  ROW_BUFFER_MISS:      11199
  AVG DBUS CONGESTED CYCLE: 2.988
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         17
  FULL:          0
Channel 0 REFRESHES ISSUED:       6892

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537659       526484        73012          592
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           49           56           22
  STLB miss resolved @ L2C                0           28          234          215           20
  STLB miss resolved @ LLC                0           21          346          395           66
  STLB miss resolved @ MEM                0            0           72          125          124

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194646        52339      1531810       142265           20
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2           10           12
  STLB miss resolved @ L2C                0            0            1            2            0
  STLB miss resolved @ LLC                0           11           15           50           11
  STLB miss resolved @ MEM                0            0            2           17           28
[2025-09-18 04:41:52] END   suite=qualcomm_srv trace=srv60_ap (rc=0)
