{
	"commentStamp" : "DmitryPonyatov 8/19/2018 23:45",
	"super" : "KLanguage",
	"category" : "_HDL",
	"classinstvars" : [ ],
	"pools" : [ ],
	"classvars" : [ ],
	"instvars" : [ ],
	"name" : "KVerilog",
	"type" : "normal"
}