module partsel_00588(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [5:26] x4;
  wire [4:29] x5;
  wire signed [2:28] x6;
  wire signed [26:0] x7;
  wire signed [29:2] x8;
  wire signed [4:30] x9;
  wire signed [27:7] x10;
  wire signed [28:2] x11;
  wire [28:6] x12;
  wire signed [1:31] x13;
  wire signed [6:27] x14;
  wire [24:3] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [4:25] p0 = 988640273;
  localparam [27:7] p1 = 462501979;
  localparam signed [31:6] p2 = 432368505;
  localparam signed [27:3] p3 = 47597386;
  assign x4 = (p3[16 -: 3] - x0[23]);
  assign x5 = x3[17 +: 1];
  assign x6 = {2{x3[18 +: 4]}};
  assign x7 = (!ctrl[1] && !ctrl[0] && !ctrl[2] ? {{x3[10], (((x4[6 + s1] ^ (x1 + x3[14 +: 1])) - p1) ^ p3[23])}, p0[6 + s3 -: 7]} : {2{p1[8 +: 1]}});
  assign x8 = p3[10 + s0 -: 7];
  assign x9 = ((ctrl[0] && ctrl[2] || !ctrl[3] ? ((x7[9 + s2 -: 6] ^ p3[18 +: 3]) & ((p0 ^ p3[14 -: 2]) - ((((x7[16 +: 1] | (x2 - x7[10 +: 1])) + p3[20]) - x1[5 + s3]) + p2))) : {x4[2 + s1 -: 3], x7[17 -: 4]}) ^ p0[16]);
  assign x10 = (p2[13 + s3] & x6[23]);
  assign x11 = (p2 ^ ({{2{(x5 ^ x3)}}, x5[17 -: 1]} ^ p3[19 -: 4]));
  assign x12 = {2{x7[8 + s2 -: 2]}};
  assign x13 = {{x7[4 + s3], x2[16 -: 2]}, p2};
  assign x14 = (ctrl[1] || !ctrl[3] || ctrl[1] ? p0[13] : (p1[10] | x7[17 +: 1]));
  assign x15 = ((!ctrl[0] && !ctrl[0] && ctrl[0] ? {2{((ctrl[2] && !ctrl[1] || ctrl[2] ? p3 : p2[8 + s1]) - (!ctrl[3] && ctrl[3] || !ctrl[1] ? (p3[16 + s1] ^ (x2[23] ^ x7[11 +: 3])) : p0[17 + s0 -: 1]))}} : x0) - p1);
  assign y0 = p0[4 + s1];
  assign y1 = p3;
  assign y2 = p0[15 +: 3];
  assign y3 = p3[12 + s3];
endmodule
