verilog xil_defaultlib --include "../../../../hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/4868" \
"../../../bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_1/sim/hdmi_vga_xlconstant_0_1.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/rgb2ycbcr_0/src/delay_line.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/rgb2ycbcr_0/src/register.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/rgb2ycbcr_0/src/rgb2ycbcr.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/ycbcr2bin_0/src/ycbcr2bin.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/ycbcr2bin_0/sim/ycbcr2bin_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/centroid_0_3/src/divider_32_20_0/src/divider_32_20.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/centroid_0_3/src/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/centroid_0_3/src/accu.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/centroid_0_3/src/register.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/centroid_0_3/src/centroid.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/centroid_0_3/sim/centroid_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/vis_centroid_0/src/vis_centroid.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/src/vis_centroid_0/sim/vis_centroid_0.v" \
"../../../bd/hdmi_vga/ipshared/d5ac/src/vp.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/sim/hdmi_vga_vp_0_0.v" \
"../../../bd/hdmi_vga/sim/hdmi_vga.v" \

verilog xil_defaultlib "glbl.v"

nosort
