// Seed: 3336977749
module module_0;
  assign id_1 = id_1;
  always_latch @(1 or posedge 1) begin
    id_1 = #id_2  ~id_1;
  end
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input wand id_5,
    input supply0 id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wire id_12,
    output wire id_13
);
  wire id_15;
  xor (id_1, id_10, id_12, id_15, id_3, id_5, id_6, id_8);
  module_0();
endmodule
