Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 12 21:04:12 2021
| Host         : DESKTOP-JHK21PS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_du_top_timing_summary_routed.rpt -pb top_du_top_timing_summary_routed.pb -rpx top_du_top_timing_summary_routed.rpx -warn_on_violation
| Design       : top_du_top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.705       -4.951                      9                  759        0.111        0.000                      0                  759        4.500        0.000                       0                   245  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.705       -4.951                      9                  759        0.111        0.000                      0                  759        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.705ns,  Total Violation       -4.951ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.705ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[6]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.200ns (24.018%)  route 3.796ns (75.982%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.043ns
    Computed max time borrow:         5.043ns
    Time borrowed from endpoint:      5.043ns
    Time given to startpoint:         5.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.172    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X7Y56          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/Q
                         net (fo=13, routed)          0.537     6.165    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]_0[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.124     6.289 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38/O
                         net (fo=3, routed)           0.459     6.749    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35/O
                         net (fo=1, routed)           0.670     7.543    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.667 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16/O
                         net (fo=9, routed)           0.609     8.276    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16_n_0
    SLICE_X7Y54          LUT3 (Prop_lut3_I1_O)        0.124     8.400 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_8/O
                         net (fo=10, routed)          0.679     9.079    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I5_O)        0.124     9.203 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_5_comp/O
                         net (fo=8, routed)           0.842    10.045    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_4
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.169 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.169    BTN/SEVEN_SEG/SEL/sev_seg[6]
    SLICE_X4Y55          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.530    BTN/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X5Y53          LUT2 (Prop_lut2_I1_O)        0.100     3.630 r  BTN/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.720     4.350    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X4Y55          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[6]/G
                         clock pessimism              0.071     4.420    
                         time borrowed                5.043     9.463    
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 -0.705    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[1]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.200ns (24.933%)  route 3.613ns (75.067%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.172    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X7Y56          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/Q
                         net (fo=13, routed)          0.537     6.165    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]_0[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.124     6.289 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38/O
                         net (fo=3, routed)           0.459     6.749    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35/O
                         net (fo=1, routed)           0.670     7.543    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.667 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16/O
                         net (fo=9, routed)           0.609     8.276    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16_n_0
    SLICE_X7Y54          LUT3 (Prop_lut3_I1_O)        0.124     8.400 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_8/O
                         net (fo=10, routed)          0.472     8.872    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.124     8.996 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_6/O
                         net (fo=8, routed)           0.865     9.861    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_2
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     9.985 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.985    BTN/SEVEN_SEG/SEL/sev_seg[1]
    SLICE_X5Y56          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.530    BTN/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X5Y53          LUT2 (Prop_lut2_I1_O)        0.100     3.630 r  BTN/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.554     4.184    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X5Y56          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[1]/G
                         clock pessimism              0.071     4.255    
                         time borrowed                5.040     9.295    
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.688ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[7]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.200ns (24.938%)  route 3.612ns (75.062%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.172    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X7Y56          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDPE (Prop_fdpe_C_Q)         0.456     5.628 r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/Q
                         net (fo=13, routed)          0.537     6.165    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]_0[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38/O
                         net (fo=3, routed)           0.459     6.749    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.873 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35/O
                         net (fo=1, routed)           0.670     7.543    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.667 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16/O
                         net (fo=9, routed)           0.609     8.276    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16_n_0
    SLICE_X7Y54          LUT3 (Prop_lut3_I1_O)        0.124     8.400 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_8/O
                         net (fo=10, routed)          0.472     8.872    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.124     8.996 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_6/O
                         net (fo=8, routed)           0.864     9.860    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_2
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124     9.984 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.984    BTN/SEVEN_SEG/SEL/sev_seg[7]
    SLICE_X5Y56          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.530    BTN/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X5Y53          LUT2 (Prop_lut2_I1_O)        0.100     3.630 r  BTN/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.554     4.184    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X5Y56          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[7]/G
                         clock pessimism              0.071     4.255    
                         time borrowed                5.042     9.297    
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                 -0.688    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[5]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.200ns (24.298%)  route 3.739ns (75.702%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.172    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X7Y56          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDPE (Prop_fdpe_C_Q)         0.456     5.628 r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/Q
                         net (fo=13, routed)          0.537     6.165    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]_0[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38/O
                         net (fo=3, routed)           0.459     6.749    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.873 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35/O
                         net (fo=1, routed)           0.670     7.543    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.667 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16/O
                         net (fo=9, routed)           0.609     8.276    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16_n_0
    SLICE_X7Y54          LUT3 (Prop_lut3_I1_O)        0.124     8.400 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_8/O
                         net (fo=10, routed)          0.472     8.872    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.124     8.996 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_6/O
                         net (fo=8, routed)           0.991     9.987    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_2
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124    10.111 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.111    BTN/SEVEN_SEG/SEL/sev_seg[5]
    SLICE_X5Y55          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.530    BTN/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X5Y53          LUT2 (Prop_lut2_I1_O)        0.100     3.630 r  BTN/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.720     4.350    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X5Y55          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[5]/G
                         clock pessimism              0.071     4.420    
                         time borrowed                5.042     9.462    
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.644ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[4]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.324ns (27.108%)  route 3.560ns (72.892%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.172    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X7Y56          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/Q
                         net (fo=13, routed)          0.537     6.165    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]_0[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.124     6.289 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38/O
                         net (fo=3, routed)           0.459     6.749    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35/O
                         net (fo=1, routed)           0.670     7.543    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.667 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16/O
                         net (fo=9, routed)           0.445     8.112    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.236 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_26/O
                         net (fo=2, routed)           0.302     8.538    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_26_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I2_O)        0.124     8.662 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_17_comp/O
                         net (fo=1, routed)           0.293     8.954    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_17_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.078 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_4/O
                         net (fo=8, routed)           0.854     9.933    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_3
    SLICE_X4Y54          LUT6 (Prop_lut6_I2_O)        0.124    10.057 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.057    BTN/SEVEN_SEG/SEL/sev_seg[4]
    SLICE_X4Y54          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.530    BTN/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X5Y53          LUT2 (Prop_lut2_I1_O)        0.100     3.630 r  BTN/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.670     4.300    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X4Y54          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[4]/G
                         clock pessimism              0.071     4.370    
                         time borrowed                5.042     9.412    
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[2]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.200ns (24.982%)  route 3.604ns (75.018%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.172    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X7Y56          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/Q
                         net (fo=13, routed)          0.537     6.165    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]_0[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.124     6.289 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38/O
                         net (fo=3, routed)           0.459     6.749    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35/O
                         net (fo=1, routed)           0.670     7.543    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.667 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16/O
                         net (fo=9, routed)           0.609     8.276    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16_n_0
    SLICE_X7Y54          LUT3 (Prop_lut3_I1_O)        0.124     8.400 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_8/O
                         net (fo=10, routed)          0.472     8.872    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[5]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.124     8.996 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_6/O
                         net (fo=8, routed)           0.856     9.852    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_2
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.124     9.976 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.976    BTN/SEVEN_SEG/SEL/sev_seg[2]
    SLICE_X4Y55          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.530    BTN/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X5Y53          LUT2 (Prop_lut2_I1_O)        0.100     3.630 r  BTN/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.720     4.350    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X4Y55          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[2]/G
                         clock pessimism              0.071     4.420    
                         time borrowed                5.040     9.460    
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[0]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.200ns (25.371%)  route 3.530ns (74.629%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.040ns
    Computed max time borrow:         5.040ns
    Time borrowed from endpoint:      5.040ns
    Time given to startpoint:         5.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.172    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X7Y56          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/Q
                         net (fo=13, routed)          0.537     6.165    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]_0[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.124     6.289 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38/O
                         net (fo=3, routed)           0.459     6.749    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35/O
                         net (fo=1, routed)           0.670     7.543    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.667 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16/O
                         net (fo=9, routed)           0.454     8.121    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16_n_0
    SLICE_X5Y56          LUT2 (Prop_lut2_I0_O)        0.124     8.245 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_20/O
                         net (fo=2, routed)           0.564     8.809    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_20_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I3_O)        0.124     8.933 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_7/O
                         net (fo=8, routed)           0.845     9.778    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_1
    SLICE_X4Y54          LUT6 (Prop_lut6_I1_O)        0.124     9.902 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.902    BTN/SEVEN_SEG/SEL/sev_seg[0]
    SLICE_X4Y54          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.530    BTN/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X5Y53          LUT2 (Prop_lut2_I1_O)        0.100     3.630 r  BTN/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.670     4.300    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X4Y54          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[0]/G
                         clock pessimism              0.071     4.370    
                         time borrowed                5.040     9.410    
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                 -0.492    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/SEVEN_SEG/SEL/sev_seg_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.324ns (27.961%)  route 3.411ns (72.039%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.071ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Time given to startpoint:         5.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.621     5.172    BTN/SEVEN_SEG/CPT_S_AN/clk_IBUF_BUFG
    SLICE_X7Y56          FDPE                                         r  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]/Q
                         net (fo=13, routed)          0.537     6.165    BTN/SEVEN_SEG/CPT_S_AN/cpt_an_reg[7]_0[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.124     6.289 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38/O
                         net (fo=3, routed)           0.459     6.749    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_38_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35/O
                         net (fo=1, routed)           0.670     7.543    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_35_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.667 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16/O
                         net (fo=9, routed)           0.445     8.112    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_16_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.236 f  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_26/O
                         net (fo=2, routed)           0.302     8.538    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_26_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I2_O)        0.124     8.662 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_17_comp/O
                         net (fo=1, routed)           0.293     8.954    BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_17_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.078 r  BTN/SEVEN_SEG/CPT_S_AN/sev_seg_reg[7]_i_4/O
                         net (fo=8, routed)           0.705     9.784    BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_3
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.124     9.908 r  BTN/SEVEN_SEG/SEL/sev_seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.908    BTN/SEVEN_SEG/SEL/sev_seg[3]
    SLICE_X4Y55          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.530    BTN/CLOCK/CLOCK_25M/clk_IBUF
    SLICE_X5Y53          LUT2 (Prop_lut2_I1_O)        0.100     3.630 r  BTN/CLOCK/CLOCK_25M/sev_seg_reg[7]_i_2/O
                         net (fo=8, routed)           0.720     4.350    BTN/SEVEN_SEG/SEL/E[0]
    SLICE_X4Y55          LDPE                                         r  BTN/SEVEN_SEG/SEL/sev_seg_reg[3]/G
                         clock pessimism              0.071     4.420    
                         time borrowed                5.042     9.462    
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 VGA/RST/cpt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 4.400ns (43.395%)  route 5.739ns (56.605%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.566     5.118    VGA/RST/clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  VGA/RST/cpt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  VGA/RST/cpt_reg[9]/Q
                         net (fo=38, routed)          0.652     6.288    VGA/RST/cpt_reg[9]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.412 r  VGA/RST/mem_out4_carry__1_i_10/O
                         net (fo=3, routed)           0.305     6.717    VGA/RST/mem_out4_carry__1_i_10_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.841 r  VGA/RST/mem_out4_carry__1_i_2/O
                         net (fo=4, routed)           0.677     7.517    VGA/RST/mem_out4_carry__1_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.921 r  VGA/RST/mem_out5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.921    VGA/RST/mem_out5_carry__1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.236 r  VGA/RST/mem_out5_carry__2/O[3]
                         net (fo=8, routed)           0.963     9.200    VGA/RST/mem_out5_carry__2_n_4
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.307     9.507 r  VGA/RST/mem_out5__27_carry_i_1/O
                         net (fo=1, routed)           0.000     9.507    VGA/RST/mem_out5__27_carry_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.883 r  VGA/RST/mem_out5__27_carry/CO[3]
                         net (fo=1, routed)           0.000     9.883    VGA/RST/mem_out5__27_carry_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.102 r  VGA/RST/mem_out5__27_carry__0/O[0]
                         net (fo=3, routed)           0.666    10.767    VGA/RST/mem_out5__27_carry__0_n_7
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.295    11.062 r  VGA/RST/mem_out5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.062    VGA/RST/mem_out5__48_carry__0_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.612 r  VGA/RST/mem_out5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.612    VGA/RST/mem_out5__48_carry__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.883 f  VGA/RST/mem_out5__48_carry__1/CO[0]
                         net (fo=5, routed)           0.364    12.247    VGA/RST/mem_out5__48_carry__1_n_3
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.373    12.620 r  VGA/RST/mem_out[10]_i_31/O
                         net (fo=3, routed)           0.480    13.100    VGA/RST/mem_out[10]_i_31_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.124    13.224 r  VGA/RST/mem_out[10]_i_17/O
                         net (fo=1, routed)           0.680    13.904    VGA/RST/mem_out[10]_i_17_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124    14.028 r  VGA/RST/mem_out[10]_i_5/O
                         net (fo=1, routed)           0.286    14.314    VGA/RST/mem_out[10]_i_5_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.438 f  VGA/RST/mem_out[10]_i_2/O
                         net (fo=3, routed)           0.667    15.105    VGA/RST/mem_out[10]_i_2_n_0
    SLICE_X15Y39         LUT4 (Prop_lut4_I3_O)        0.152    15.257 r  VGA/RST/mem_out[9]_i_1/O
                         net (fo=1, routed)           0.000    15.257    VGA/RST/mem_out[9]_i_1_n_0
    SLICE_X15Y39         FDRE                                         r  VGA/RST/mem_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.823    VGA/RST/clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  VGA/RST/mem_out_reg[9]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.075    15.135    VGA/RST/mem_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 VGA/RST/cpt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/RST/mem_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.878ns  (logic 4.372ns (44.262%)  route 5.506ns (55.738%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.566     5.118    VGA/RST/clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  VGA/RST/cpt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  VGA/RST/cpt_reg[9]/Q
                         net (fo=38, routed)          0.652     6.288    VGA/RST/cpt_reg[9]
    SLICE_X15Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.412 r  VGA/RST/mem_out4_carry__1_i_10/O
                         net (fo=3, routed)           0.305     6.717    VGA/RST/mem_out4_carry__1_i_10_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.841 r  VGA/RST/mem_out4_carry__1_i_2/O
                         net (fo=4, routed)           0.677     7.517    VGA/RST/mem_out4_carry__1_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.921 r  VGA/RST/mem_out5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.921    VGA/RST/mem_out5_carry__1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.236 r  VGA/RST/mem_out5_carry__2/O[3]
                         net (fo=8, routed)           0.963     9.200    VGA/RST/mem_out5_carry__2_n_4
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.307     9.507 r  VGA/RST/mem_out5__27_carry_i_1/O
                         net (fo=1, routed)           0.000     9.507    VGA/RST/mem_out5__27_carry_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.883 r  VGA/RST/mem_out5__27_carry/CO[3]
                         net (fo=1, routed)           0.000     9.883    VGA/RST/mem_out5__27_carry_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.102 r  VGA/RST/mem_out5__27_carry__0/O[0]
                         net (fo=3, routed)           0.666    10.767    VGA/RST/mem_out5__27_carry__0_n_7
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.295    11.062 r  VGA/RST/mem_out5__48_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.062    VGA/RST/mem_out5__48_carry__0_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.612 r  VGA/RST/mem_out5__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.612    VGA/RST/mem_out5__48_carry__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.883 f  VGA/RST/mem_out5__48_carry__1/CO[0]
                         net (fo=5, routed)           0.364    12.247    VGA/RST/mem_out5__48_carry__1_n_3
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.373    12.620 r  VGA/RST/mem_out[10]_i_31/O
                         net (fo=3, routed)           0.480    13.100    VGA/RST/mem_out[10]_i_31_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.124    13.224 r  VGA/RST/mem_out[10]_i_17/O
                         net (fo=1, routed)           0.680    13.904    VGA/RST/mem_out[10]_i_17_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124    14.028 r  VGA/RST/mem_out[10]_i_5/O
                         net (fo=1, routed)           0.286    14.314    VGA/RST/mem_out[10]_i_5_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.438 r  VGA/RST/mem_out[10]_i_2/O
                         net (fo=3, routed)           0.433    14.871    VGA/RST/mem_out[10]_i_2_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.995 r  VGA/RST/mem_out[10]_i_1/O
                         net (fo=1, routed)           0.000    14.995    VGA/RST/mem_out[10]_i_1_n_0
    SLICE_X14Y39         FDRE                                         r  VGA/RST/mem_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.451    14.823    VGA/RST/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  VGA/RST/mem_out_reg[10]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)        0.079    15.139    VGA/RST/mem_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 VGA/VGA/pix_read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.330%)  route 0.421ns (76.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.480    VGA/VGA/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  VGA/VGA/pix_read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  VGA/VGA/pix_read_addr_reg[3]/Q
                         net (fo=8, routed)           0.421     2.029    VGA/VGA/pix_read_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/VGA/screen_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.875     2.033    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/VGA/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.245     1.789    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.129     1.918    VGA/VGA/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA/VGA/pix_read_addr_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_4/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.841%)  route 0.242ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.480    VGA/VGA/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  VGA/VGA/pix_read_addr_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  VGA/VGA/pix_read_addr_reg_rep[12]/Q
                         net (fo=6, routed)           0.242     1.863    VGA/VGA/pix_read_addr[12]
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.879     2.037    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.742    VGA/VGA/screen_reg_4
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 VGA/VGA/pix_read_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.585%)  route 0.244ns (63.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.480    VGA/VGA/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  VGA/VGA/pix_read_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  VGA/VGA/pix_read_addr_reg_rep[4]/Q
                         net (fo=6, routed)           0.244     1.866    VGA/VGA/pix_read_addr[4]
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.879     2.037    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.742    VGA/VGA/screen_reg_4
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 VGA/VGA/pix_read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.021%)  route 0.209ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.480    VGA/VGA/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  VGA/VGA/pix_read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  VGA/VGA/pix_read_addr_reg[3]/Q
                         net (fo=8, routed)           0.209     1.817    VGA/VGA/pix_read_addr[3]
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.879     2.037    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.129     1.688    VGA/VGA/screen_reg_4
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA/VGA/pix_read_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.128ns (22.359%)  route 0.444ns (77.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.480    VGA/VGA/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  VGA/VGA/pix_read_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  VGA/VGA/pix_read_addr_reg_rep[9]/Q
                         net (fo=6, routed)           0.444     2.053    VGA/VGA/pix_read_addr[9]
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/VGA/screen_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.875     2.033    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/VGA/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.245     1.789    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.919    VGA/VGA/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 VGA/VGA/pix_read_addr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.607%)  route 0.255ns (64.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.480    VGA/VGA/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  VGA/VGA/pix_read_addr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  VGA/VGA/pix_read_addr_reg_rep[7]/Q
                         net (fo=6, routed)           0.255     1.876    VGA/VGA/pix_read_addr[7]
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.879     2.037    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.742    VGA/VGA/screen_reg_4
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.596     1.509    BTN/CLOCK/CLOCK_3Khz/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz_reg[3]/Q
                         net (fo=19, routed)          0.310     1.960    BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz_reg_n_0_[3]
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz[7]_i_1/O
                         net (fo=1, routed)           0.000     2.005    BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz[7]
    SLICE_X5Y50          FDCE                                         r  BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.861     2.019    BTN/CLOCK/CLOCK_3Khz/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz_reg[7]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092     1.866    BTN/CLOCK/CLOCK_3Khz/cpteur_3kHz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 VGA/VGA/pix_read_addr_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_4/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.975%)  route 0.262ns (65.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.480    VGA/VGA/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  VGA/VGA/pix_read_addr_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  VGA/VGA/pix_read_addr_reg_rep[10]/Q
                         net (fo=6, routed)           0.262     1.884    VGA/VGA/pix_read_addr[10]
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.879     2.037    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  VGA/VGA/screen_reg_4/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.742    VGA/VGA/screen_reg_4
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGA/VGA/pix_read_addr_reg_rep[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.128ns (22.025%)  route 0.453ns (77.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.480    VGA/VGA/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  VGA/VGA/pix_read_addr_reg_rep[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  VGA/VGA/pix_read_addr_reg_rep[13]/Q
                         net (fo=6, routed)           0.453     2.062    VGA/VGA/pix_read_addr[13]
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/VGA/screen_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.875     2.033    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/VGA/screen_reg_1/CLKBWRCLK
                         clock pessimism             -0.245     1.789    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.129     1.918    VGA/VGA/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 VGA/Reg/val_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA/screen_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.995%)  route 0.500ns (78.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.566     1.479    VGA/Reg/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  VGA/Reg/val_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  VGA/Reg/val_out_reg[2]/Q
                         net (fo=6, routed)           0.500     2.120    VGA/VGA/Q[2]
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/VGA/screen_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.874     2.032    VGA/VGA/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/VGA/screen_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.971    VGA/VGA/screen_reg_1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   VGA/MEM/memoire_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   VGA/MEM/memoire_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   VGA/MEM/memoire_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   VGA/MEM/memoire_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   VGA/MEM/memoire_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  VGA/VGA/screen_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   VGA/VGA/screen_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   VGA/VGA/screen_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   VGA/VGA/screen_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   VGA/VGA/screen_reg_5/CLKARDCLK
Low Pulse Width   Slow    LDPE/G              n/a            0.500         5.000       4.500      SLICE_X5Y56   BTN/SEVEN_SEG/SEL/sev_seg_reg[1]/G
Low Pulse Width   Slow    LDPE/G              n/a            0.500         5.000       4.500      SLICE_X4Y55   BTN/SEVEN_SEG/SEL/sev_seg_reg[2]/G
Low Pulse Width   Slow    LDPE/G              n/a            0.500         5.000       4.500      SLICE_X4Y55   BTN/SEVEN_SEG/SEL/sev_seg_reg[3]/G
Low Pulse Width   Slow    LDPE/G              n/a            0.500         5.000       4.500      SLICE_X5Y55   BTN/SEVEN_SEG/SEL/sev_seg_reg[5]/G
Low Pulse Width   Slow    LDPE/G              n/a            0.500         5.000       4.500      SLICE_X4Y55   BTN/SEVEN_SEG/SEL/sev_seg_reg[6]/G
Low Pulse Width   Slow    LDPE/G              n/a            0.500         5.000       4.500      SLICE_X5Y56   BTN/SEVEN_SEG/SEL/sev_seg_reg[7]/G
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45   BTN/BUTT/s_direction_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y45   BTN/BUTT/s_direction_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45   BTN/BUTT/s_direction_reg[2]/C
Low Pulse Width   Slow    LDPE/G              n/a            0.500         5.000       4.500      SLICE_X4Y54   BTN/SEVEN_SEG/SEL/sev_seg_reg[0]/G
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45   BTN/BUTT/s_direction_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X13Y38  VGA/RST/RW_rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37  VGA/RST/addr_mem_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y37  VGA/RST/addr_mem_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y37  VGA/RST/addr_mem_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y37  VGA/RST/addr_mem_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37  VGA/RST/addr_mem_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37  VGA/RST/addr_mem_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y45   BTN/BUTT/s_direction_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y45   BTN/BUTT/s_direction_reg[2]/C



