[options]
isa rv32i

[depth]
insn            20
reg       15    25
pc_fwd    10    30
pc_bwd    10    30
# liveness  1  10 30
unique    1  10 30
causal    10    30
cover     1     30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[defines liveness]
`define MEMIO_FAIRNESS

[verilog-files]
@basedir@/cores/@core@/wrapper.sv
@basedir@/cores/@core@/@core@.v

[cover]
always @* if (!reset) cover (channel[0].cnt_insns == 5);
