// Seed: 3924015494
module module_0 ();
  always @(*) begin : LABEL_0
    #1 #1;
    `define pp_1 0
    if (`pp_1) begin : LABEL_0
      while (`pp_1) @(1);
    end
    if (1) assume (1'd0);
    if (`pp_1) begin : LABEL_0
      `pp_1 = `pp_1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
