Analysis & Synthesis report for SaleTerminal
<<<<<<< Updated upstream
<<<<<<< Updated upstream
Wed Jun 16 09:09:03 2021
=======
Sun Jun 13 20:22:54 2021
>>>>>>> Stashed changes
=======
Sat Jun 19 12:19:25 2021
>>>>>>> Stashed changes
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
<<<<<<< Updated upstream
<<<<<<< Updated upstream
  8. State Machine - |StateMachine|State
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "Direction2ProductID:Direction2ProductID_inst0"
 13. Port Connectivity Checks: "Barcode2ProductID:Barcode2ProductID_inst0"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages
=======
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |VGA_Controller
 15. Parameter Settings for User Entity Instance: VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: HVSync_Generator:HVSync_Generator_inst0
 17. Parameter Settings for User Entity Instance: ImageROM:ImageROM_inst0|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: ImageLocator:ImageLocator_inst0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "VGA_PLL:VGA_PLL_inst0"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages
>>>>>>> Stashed changes
=======
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages
>>>>>>> Stashed changes



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; Analysis & Synthesis Status     ; Successful - Wed Jun 16 09:09:03 2021       ;
=======
; Analysis & Synthesis Status     ; Successful - Sat Jun 19 12:19:25 2021       ;
>>>>>>> Stashed changes
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; SaleTerminal                                ;
; Top-level Entity Name           ; Direction2ProductID                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
<<<<<<< Updated upstream
; Total registers                 ; 35                                          ;
; Total pins                      ; 43                                          ;
=======
; Analysis & Synthesis Status     ; Successful - Sun Jun 13 20:22:54 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; SaleTerminal                                ;
; Top-level Entity Name           ; VGA_Controller                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 55                                          ;
; Total pins                      ; 30                                          ;
>>>>>>> Stashed changes
=======
; Total registers                 ; 8                                           ;
; Total pins                      ; 14                                          ;
>>>>>>> Stashed changes
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,880,000                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


<<<<<<< Updated upstream
+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
<<<<<<< Updated upstream
; Top-level entity name                                                           ; StateMachine       ; SaleTerminal       ;
=======
; Top-level entity name                                                           ; VGA_Controller     ; SaleTerminal       ;
>>>>>>> Stashed changes
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
=======
+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6        ;                    ;
; Top-level entity name                                                           ; Direction2ProductID ; SaleTerminal       ;
; Family name                                                                     ; Cyclone V           ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                 ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                 ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                 ;                    ;
; VHDL Version                                                                    ; VHDL_2008           ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto                ; Auto               ;
; Safe State Machine                                                              ; Off                 ; Off                ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
>>>>>>> Stashed changes


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


<<<<<<< Updated upstream
<<<<<<< Updated upstream
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
; ButtonLevelPulseConverter.v      ; yes             ; User Verilog HDL File  ; D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v ;         ;
; Barcode2ProductID.v              ; yes             ; User Verilog HDL File  ; D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v         ;         ;
; Direction2ProductID.v            ; yes             ; User Verilog HDL File  ; D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v       ;         ;
; StateMachine.v                   ; yes             ; User Verilog HDL File  ; D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v              ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
=======
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; Direction2ProductID.v            ; yes             ; User Verilog HDL File  ; D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
>>>>>>> Stashed changes


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 18             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 28             ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 7              ;
;     -- 5 input functions                    ; 4              ;
;     -- 4 input functions                    ; 4              ;
;     -- <=3 input functions                  ; 12             ;
;                                             ;                ;
; Dedicated logic registers                   ; 8              ;
;                                             ;                ;
; I/O pins                                    ; 14             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CleanSW2~input ;
; Maximum fan-out                             ; 11             ;
; Total fan-out                               ; 160            ;
; Average fan-out                             ; 2.50           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                             ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name  ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
; |Direction2ProductID       ; 28 (28)             ; 8 (8)                     ; 0                 ; 0          ; 14   ; 0            ; |Direction2ProductID ; Direction2ProductID ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


<<<<<<< Updated upstream
Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |StateMachine|State                                                                                                                                                              ;
+--------------------------+--------------------------+-------------------------+-----------------------+--------------------------+----------------------+-------------------+--------------------+
; Name                     ; State.State6_EndShopping ; State.State5_BasketEdit ; State.State4_Quantity ; State.State3_Interactive ; State.State2_Barcode ; State.State1_Idle ; State.State0_Start ;
+--------------------------+--------------------------+-------------------------+-----------------------+--------------------------+----------------------+-------------------+--------------------+
; State.State0_Start       ; 0                        ; 0                       ; 0                     ; 0                        ; 0                    ; 0                 ; 0                  ;
; State.State1_Idle        ; 0                        ; 0                       ; 0                     ; 0                        ; 0                    ; 1                 ; 1                  ;
; State.State2_Barcode     ; 0                        ; 0                       ; 0                     ; 0                        ; 1                    ; 0                 ; 1                  ;
; State.State3_Interactive ; 0                        ; 0                       ; 0                     ; 1                        ; 0                    ; 0                 ; 1                  ;
; State.State4_Quantity    ; 0                        ; 0                       ; 1                     ; 0                        ; 0                    ; 0                 ; 1                  ;
; State.State5_BasketEdit  ; 0                        ; 1                       ; 0                     ; 0                        ; 0                    ; 0                 ; 1                  ;
; State.State6_EndShopping ; 1                        ; 0                       ; 0                     ; 0                        ; 0                    ; 0                 ; 1                  ;
+--------------------------+--------------------------+-------------------------+-----------------------+--------------------------+----------------------+-------------------+--------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; State~9                               ; Lost fanout        ;
; State~10                              ; Lost fanout        ;
; State~11                              ; Lost fanout        ;
; State~12                              ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+
=======
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                ; Library ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; encoder8x3.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/encoder8x3.bdf         ;         ;
; Encoder16x4.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/Encoder16x4.bdf        ;         ;
; BarcodeController.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/BarcodeController.v    ;         ;
; VGA_PLL.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL.v              ; VGA_PLL ;
; VGA_PLL/VGA_PLL_0002.v               ; yes             ; User Verilog HDL File                  ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v ; VGA_PLL ;
; ImageROM.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v             ;         ;
; HVSync_Generator.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v     ;         ;
; VGA_Controller.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v       ;         ;
; ImageLocator.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageLocator.v         ;         ;
; altera_pll.v                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                         ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal201.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                       ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_s3i1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/altsyncram_s3i1.tdf ;         ;
; ../Resources/ROM_Init/ROM_IMAGES.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/Resources/ROM_Init/ROM_IMAGES.mif          ;         ;
; db/decode_l2a.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/decode_l2a.tdf      ;         ;
; db/mux_qib.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/mux_qib.tdf         ;         ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 169                                                                                    ;
;                                             ;                                                                                        ;
; Combinational ALUT usage for logic          ; 234                                                                                    ;
;     -- 7 input functions                    ; 24                                                                                     ;
;     -- 6 input functions                    ; 79                                                                                     ;
;     -- 5 input functions                    ; 62                                                                                     ;
;     -- 4 input functions                    ; 6                                                                                      ;
;     -- <=3 input functions                  ; 63                                                                                     ;
;                                             ;                                                                                        ;
; Dedicated logic registers                   ; 55                                                                                     ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 30                                                                                     ;
; Total MLAB memory bits                      ; 0                                                                                      ;
; Total block memory bits                     ; 2880000                                                                                ;
;                                             ;                                                                                        ;
; Total DSP Blocks                            ; 3                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 1                                                                                      ;
;     -- PLLs                                 ; 1                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 417                                                                                    ;
; Total fan-out                               ; 6774                                                                                   ;
; Average fan-out                             ; 9.50                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |VGA_Controller                              ; 234 (121)           ; 55 (24)                   ; 2880000           ; 3          ; 30   ; 0            ; |VGA_Controller                                                                                                               ; VGA_Controller   ; work         ;
;    |HVSync_Generator:HVSync_Generator_inst0| ; 30 (30)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |VGA_Controller|HVSync_Generator:HVSync_Generator_inst0                                                                       ; HVSync_Generator ; work         ;
;    |ImageLocator:ImageLocator_inst0|         ; 68 (59)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |VGA_Controller|ImageLocator:ImageLocator_inst0                                                                               ; ImageLocator     ; work         ;
;       |Encoder16x4:Encoder16x4_inst0|        ; 9 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_Controller|ImageLocator:ImageLocator_inst0|Encoder16x4:Encoder16x4_inst0                                                 ; Encoder16x4      ; work         ;
;          |encoder8x3:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_Controller|ImageLocator:ImageLocator_inst0|Encoder16x4:Encoder16x4_inst0|encoder8x3:inst3                                ; encoder8x3       ; work         ;
;    |ImageROM:ImageROM_inst0|                 ; 15 (0)              ; 8 (0)                     ; 2880000           ; 0          ; 0    ; 0            ; |VGA_Controller|ImageROM:ImageROM_inst0                                                                                       ; ImageROM         ; work         ;
;       |altsyncram:altsyncram_component|      ; 15 (0)              ; 8 (0)                     ; 2880000           ; 0          ; 0    ; 0            ; |VGA_Controller|ImageROM:ImageROM_inst0|altsyncram:altsyncram_component                                                       ; altsyncram       ; work         ;
;          |altsyncram_s3i1:auto_generated|    ; 15 (0)              ; 8 (8)                     ; 2880000           ; 0          ; 0    ; 0            ; |VGA_Controller|ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated                        ; altsyncram_s3i1  ; work         ;
;             |decode_l2a:rden_decode|         ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_Controller|ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|decode_l2a:rden_decode ; decode_l2a       ; work         ;
;    |VGA_PLL:VGA_PLL_inst0|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_Controller|VGA_PLL:VGA_PLL_inst0                                                                                         ; VGA_PLL          ; VGA_PLL      ;
;       |VGA_PLL_0002:vga_pll_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_Controller|VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst                                                               ; VGA_PLL_0002     ; VGA_PLL      ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_Controller|VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i                                       ; altera_pll       ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------------------------+
; Name                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                  ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------------------------+
; ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 120000       ; 24           ; --           ; --           ; 2880000 ; ../Resources/ROM_Init/ROM_IMAGES.mif ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Two Independent 18x18           ; 1           ;
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |VGA_Controller|ImageROM:ImageROM_inst0 ; ImageROM.v      ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |VGA_Controller|VGA_PLL:VGA_PLL_inst0   ; VGA_PLL.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
>>>>>>> Stashed changes


=======
>>>>>>> Stashed changes
+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; Total registers                              ; 35    ;
=======
; Total registers                              ; 8     ;
>>>>>>> Stashed changes
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
<<<<<<< Updated upstream
; Number of registers using Clock Enable       ; 18    ;
=======
; Total registers                              ; 55    ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
>>>>>>> Stashed changes
=======
; Number of registers using Clock Enable       ; 7     ;
>>>>>>> Stashed changes
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


<<<<<<< Updated upstream
<<<<<<< Updated upstream
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |StateMachine|ProductID_out[0]~reg0 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |StateMachine|State                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Direction2ProductID:Direction2ProductID_inst0"                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; ProductID ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "ProductID[3..3]" have no fanouts ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Barcode2ProductID:Barcode2ProductID_inst0"                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; ProductID ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "ProductID[3..3]" have no fanouts ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
=======
+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 17:1               ; 24 bits   ; 264 LEs       ; 240 LEs              ; 24 LEs                 ; Yes        ; |VGA_Controller|VGA_G[6]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |VGA_Controller ;
+--------------------+-------+---------------------------------------------------+
; Parameter Name     ; Value ; Type                                              ;
+--------------------+-------+---------------------------------------------------+
; R_WIDTH            ; 8     ; Signed Integer                                    ;
; G_WIDTH            ; 8     ; Signed Integer                                    ;
; B_WIDTH            ; 8     ; Signed Integer                                    ;
; CNTR_WIDTH_V       ; 10    ; Signed Integer                                    ;
; CNTR_WIDTH_H       ; 10    ; Signed Integer                                    ;
; FRONT_PORCH_H      ; 40    ; Signed Integer                                    ;
; BACK_PORCH_H       ; 88    ; Signed Integer                                    ;
; SYNC_PULSE_H       ; 128   ; Signed Integer                                    ;
; VISIBLE_H          ; 800   ; Signed Integer                                    ;
; FRONT_PORCH_V      ; 1     ; Signed Integer                                    ;
; BACK_PORCH_V       ; 23    ; Signed Integer                                    ;
; SYNC_PULSE_V       ; 4     ; Signed Integer                                    ;
; VISIBLE_V          ; 600   ; Signed Integer                                    ;
; PRDCT_PIC_WIDTH    ; 100   ; Signed Integer                                    ;
; PRDCT_PIC_HEIGHT   ; 100   ; Signed Integer                                    ;
; NUM_OF_PRDCT       ; 12    ; Signed Integer                                    ;
; ROM_ADDR_BUS_WIDTH ; 17    ; Signed Integer                                    ;
+--------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                               ;
; fractional_vco_multiplier            ; false                  ; String                                               ;
; pll_type                             ; General                ; String                                               ;
; pll_subtype                          ; General                ; String                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                       ;
; operation_mode                       ; direct                 ; String                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                       ;
; data_rate                            ; 0                      ; Signed Integer                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                       ;
; output_clock_frequency0              ; 40.000000 MHz          ; String                                               ;
; phase_shift0                         ; 0 ps                   ; String                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                               ;
; phase_shift1                         ; 0 ps                   ; String                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                               ;
; phase_shift2                         ; 0 ps                   ; String                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                               ;
; phase_shift3                         ; 0 ps                   ; String                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                               ;
; phase_shift4                         ; 0 ps                   ; String                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                               ;
; phase_shift5                         ; 0 ps                   ; String                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                               ;
; phase_shift6                         ; 0 ps                   ; String                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                               ;
; phase_shift7                         ; 0 ps                   ; String                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                               ;
; phase_shift8                         ; 0 ps                   ; String                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                               ;
; phase_shift9                         ; 0 ps                   ; String                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                               ;
; phase_shift10                        ; 0 ps                   ; String                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                               ;
; phase_shift11                        ; 0 ps                   ; String                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                               ;
; phase_shift12                        ; 0 ps                   ; String                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                               ;
; phase_shift13                        ; 0 ps                   ; String                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                               ;
; phase_shift14                        ; 0 ps                   ; String                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                               ;
; phase_shift15                        ; 0 ps                   ; String                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                               ;
; phase_shift16                        ; 0 ps                   ; String                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                               ;
; phase_shift17                        ; 0 ps                   ; String                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                       ;
; clock_name_0                         ;                        ; String                                               ;
; clock_name_1                         ;                        ; String                                               ;
; clock_name_2                         ;                        ; String                                               ;
; clock_name_3                         ;                        ; String                                               ;
; clock_name_4                         ;                        ; String                                               ;
; clock_name_5                         ;                        ; String                                               ;
; clock_name_6                         ;                        ; String                                               ;
; clock_name_7                         ;                        ; String                                               ;
; clock_name_8                         ;                        ; String                                               ;
; clock_name_global_0                  ; false                  ; String                                               ;
; clock_name_global_1                  ; false                  ; String                                               ;
; clock_name_global_2                  ; false                  ; String                                               ;
; clock_name_global_3                  ; false                  ; String                                               ;
; clock_name_global_4                  ; false                  ; String                                               ;
; clock_name_global_5                  ; false                  ; String                                               ;
; clock_name_global_6                  ; false                  ; String                                               ;
; clock_name_global_7                  ; false                  ; String                                               ;
; clock_name_global_8                  ; false                  ; String                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                       ;
; pll_slf_rst                          ; false                  ; String                                               ;
; pll_bw_sel                           ; low                    ; String                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
+--------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HVSync_Generator:HVSync_Generator_inst0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; CNTR_WIDTH_V   ; 10    ; Signed Integer                                              ;
; CNTR_WIDTH_H   ; 10    ; Signed Integer                                              ;
; FRONT_PORCH_H  ; 40    ; Signed Integer                                              ;
; BACK_PORCH_H   ; 88    ; Signed Integer                                              ;
; SYNC_PULSE_H   ; 128   ; Signed Integer                                              ;
; VISIBLE_H      ; 800   ; Signed Integer                                              ;
; FRONT_PORCH_V  ; 1     ; Signed Integer                                              ;
; BACK_PORCH_V   ; 23    ; Signed Integer                                              ;
; SYNC_PULSE_V   ; 4     ; Signed Integer                                              ;
; VISIBLE_V      ; 600   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ImageROM:ImageROM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+--------------------------+
; Parameter Name                     ; Value                                ; Type                     ;
+------------------------------------+--------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                  ;
; WIDTH_A                            ; 24                                   ; Signed Integer           ;
; WIDTHAD_A                          ; 17                                   ; Signed Integer           ;
; NUMWORDS_A                         ; 120000                               ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0                               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                  ;
; WIDTH_B                            ; 1                                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                  ;
; INIT_FILE                          ; ../Resources/ROM_Init/ROM_IMAGES.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_s3i1                      ; Untyped                  ;
+------------------------------------+--------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ImageLocator:ImageLocator_inst0 ;
+--------------------+-------+-------------------------------------------------+
; Parameter Name     ; Value ; Type                                            ;
+--------------------+-------+-------------------------------------------------+
; R_WIDTH            ; 8     ; Signed Integer                                  ;
; G_WIDTH            ; 8     ; Signed Integer                                  ;
; B_WIDTH            ; 8     ; Signed Integer                                  ;
; CNTR_WIDTH_V       ; 10    ; Signed Integer                                  ;
; CNTR_WIDTH_H       ; 10    ; Signed Integer                                  ;
; ROM_ADDR_BUS_WIDTH ; 17    ; Signed Integer                                  ;
; PRDCT_PIC_WIDTH    ; 100   ; Signed Integer                                  ;
; PRDCT_PIC_HEIGHT   ; 100   ; Signed Integer                                  ;
+--------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; ImageROM:ImageROM_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 24                                                      ;
;     -- NUMWORDS_A                         ; 120000                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "VGA_PLL:VGA_PLL_inst0"   ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+
>>>>>>> Stashed changes
=======
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |Direction2ProductID|BasketID[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
>>>>>>> Stashed changes


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; arriav_ff             ; 35                          ;
;     ENA               ; 18                          ;
;     plain             ; 17                          ;
; arriav_lcell_comb     ; 74                          ;
=======
; arriav_ff             ; 8                           ;
;     ENA               ; 7                           ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 28                          ;
>>>>>>> Stashed changes
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 27                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 4                           ;
;         6 data inputs ; 7                           ;
; boundary_port         ; 14                          ;
;                       ;                             ;
<<<<<<< Updated upstream
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.38                        ;
=======
; arriav_ff             ; 55                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 37                          ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 236                         ;
;     arith             ; 57                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 1                           ;
;     extend            ; 24                          ;
;         7 data inputs ; 24                          ;
;     normal            ; 155                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 6                           ;
;         5 data inputs ; 62                          ;
;         6 data inputs ; 79                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 30                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 360                         ;
;                       ;                             ;
; Max LUT depth         ; 4.30                        ;
; Average LUT depth     ; 2.33                        ;
>>>>>>> Stashed changes
=======
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.15                        ;
>>>>>>> Stashed changes
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
<<<<<<< Updated upstream
<<<<<<< Updated upstream
    Info: Processing started: Wed Jun 16 09:08:52 2021
=======
    Info: Processing started: Sun Jun 13 20:22:34 2021
>>>>>>> Stashed changes
=======
    Info: Processing started: Sat Jun 19 12:19:13 2021
>>>>>>> Stashed changes
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file buttonmanager.v
    Info (12023): Found entity 1: ButtonManager File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ButtonManager.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file encoder8x3.bdf
    Info (12023): Found entity 1: encoder8x3
Info (12021): Found 1 design units, including 1 entities, in source file encoder16x4.bdf
    Info (12023): Found entity 1: Encoder16x4
Info (12021): Found 1 design units, including 1 entities, in source file barcodecontroller.v
    Info (12023): Found entity 1: BarcodeController File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/BarcodeController.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: VGA_PLL File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: VGA_PLL_0002 File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file saleterminal.bdf
    Info (12023): Found entity 1: SaleTerminal
Info (12021): Found 1 design units, including 1 entities, in source file segment7.v
    Info (12023): Found entity 1: Segment7 File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/Segment7.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file imagerom.v
    Info (12023): Found entity 1: ImageROM File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hvsync_generator.v
    Info (12023): Found entity 1: HVSync_Generator File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file barcodeshiftregister.v
    Info (12023): Found entity 1: BarcodeShiftRegister File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/BarcodeShiftRegister.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file imagelocator.v
    Info (12023): Found entity 1: ImageLocator File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageLocator.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file buttondebouncer.v
    Info (12023): Found entity 1: ButtonDebouncer File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ButtonDebouncer.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file buttonlevelpulseconverter.v
    Info (12023): Found entity 1: ButtonLevelPulseConverter File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ButtonLevelPulseConverter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file buttoncontroller.v
    Info (12023): Found entity 1: ButtonController File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ButtonController.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file switchdebouncer.v
<<<<<<< Updated upstream
    Info (12023): Found entity 1: SwitchDebouncer File: D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file barcode2productid.v
    Info (12023): Found entity 1: Barcode2ProductID File: D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file direction2productid.v
    Info (12023): Found entity 1: Direction2ProductID File: D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: StateMachine File: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v Line: 10
Info (12127): Elaborating entity "Direction2ProductID" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at Direction2ProductID.v(58): all case item expressions in this case statement are onehot File: D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v Line: 58
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 16 assignments for entity "VGA_PLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VGA_PLL -sip VGA_PLL.sip -library lib_VGA_PLL was ignored
Warning (20013): Ignored 317 assignments for entity "VGA_PLL_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
<<<<<<< Updated upstream
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CMD_Reg[1]" File: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v Line: 16
    Warning (15610): No output dependent on input pin "CMD_Reg[2]" File: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v Line: 16
    Warning (15610): No output dependent on input pin "CMD_Reg[3]" File: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v Line: 16
    Warning (15610): No output dependent on input pin "RESET_N" File: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v Line: 38
Info (21057): Implemented 129 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 86 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Wed Jun 16 09:09:03 2021
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:26
=======
    Info (12023): Found entity 1: SwitchDebouncer File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/SwitchDebouncer.v Line: 15
Info (12127): Elaborating entity "VGA_Controller" for the top level hierarchy
Info (12128): Elaborating entity "VGA_PLL" for hierarchy "VGA_PLL:VGA_PLL_inst0" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v Line: 73
Info (12128): Elaborating entity "VGA_PLL_0002" for hierarchy "VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "HVSync_Generator" for hierarchy "HVSync_Generator:HVSync_Generator_inst0" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v Line: 94
Warning (10230): Verilog HDL assignment warning at HVSync_Generator.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v Line: 51
Warning (10230): Verilog HDL assignment warning at HVSync_Generator.v(60): truncated value with size 32 to match size of target (10) File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/HVSync_Generator.v Line: 60
Info (12128): Elaborating entity "ImageROM" for hierarchy "ImageROM:ImageROM_inst0" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v Line: 82
Info (12133): Instantiated megafunction "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Resources/ROM_Init/ROM_IMAGES.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "120000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s3i1.tdf
    Info (12023): Found entity 1: altsyncram_s3i1 File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/altsyncram_s3i1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_s3i1" for hierarchy "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf
    Info (12023): Found entity 1: decode_l2a File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/decode_l2a.tdf Line: 23
Info (12128): Elaborating entity "decode_l2a" for hierarchy "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|decode_l2a:rden_decode" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/altsyncram_s3i1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qib.tdf
    Info (12023): Found entity 1: mux_qib File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/mux_qib.tdf Line: 23
Info (12128): Elaborating entity "mux_qib" for hierarchy "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|mux_qib:mux2" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/db/altsyncram_s3i1.tdf Line: 42
Info (12128): Elaborating entity "ImageLocator" for hierarchy "ImageLocator:ImageLocator_inst0" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/VGA_Controller.v Line: 109
Warning (10230): Verilog HDL assignment warning at ImageLocator.v(78): truncated value with size 32 to match size of target (17) File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageLocator.v Line: 78
Info (12128): Elaborating entity "Encoder16x4" for hierarchy "ImageLocator:ImageLocator_inst0|Encoder16x4:Encoder16x4_inst0" File: C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/ImageLocator.v Line: 71
Info (12128): Elaborating entity "encoder8x3" for hierarchy "ImageLocator:ImageLocator_inst0|Encoder16x4:Encoder16x4_inst0|encoder8x3:inst"
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/SaleTerminal.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 632 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 238 logic cells
    Info (21064): Implemented 360 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Sun Jun 13 20:22:54 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:38
>>>>>>> Stashed changes
=======
Info (21057): Implemented 42 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 28 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4815 megabytes
    Info: Processing ended: Sat Jun 19 12:19:25 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28
>>>>>>> Stashed changes


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/asus/Desktop/EE314/Project/SaleTerminal/QuartusProjectFiles/SaleTerminal.map.smsg.


