module wideexpr_00050(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +((ctrl[1]?6'sb101100:$signed((ctrl[4]?$signed((2'sb11)|(s7)):s1))));
  assign y1 = (ctrl[6]?($signed((u4)==($signed(s5))))+(((4'sb0001)+(3'sb110))<<<((6'sb001000)^~((s0)>>>(u7)))):$signed(u0));
  assign y2 = s2;
  assign y3 = 4'sb1011;
  assign y4 = ($unsigned(((ctrl[7]?s0:(3'sb010)<<<(6'sb010010)))^(((ctrl[5]?(ctrl[5]?($signed((ctrl[0]?s7:3'sb000)))^(2'sb00):(((ctrl[4]?2'sb10:3'sb011))-(s1))^($signed((ctrl[4]?1'sb1:s5)))):($signed((ctrl[4]?s3:$signed(u0))))^((ctrl[1]?s1:s7))))>>(($signed(s7))<<<(($signed(((ctrl[6]?s1:s3))<<<(1'sb0)))&(((+(4'sb1111))&((5'sb01001)<<<(s2)))+(((s3)>>(6'sb100001))<<((4'sb0111)!=(s5)))))))))|(((($signed(+((+(u5))^(+(~^(s2))))))<((ctrl[6]?-((((ctrl[1]?s5:u0))>>(s4))>(((s5)!=(5'sb00000))<<<((5'b00110)<=(u0)))):s3)))>(({3{^($unsigned(6'sb010111))}})<<((ctrl[4]?s0:5'sb01011))))>(($signed(s5))>=(((ctrl[0]?($signed((ctrl[3]?s2:(s3)>>(s1))))|($signed(s2)):6'sb000010))&(-({(-((5'sb10101)^~(s7)))<<<(6'sb000110),($signed((4'sb1010)&(6'sb110011)))^(s6),+((ctrl[2]?6'sb000111:(2'sb01)+(3'sb110))),(ctrl[4]?s4:$signed($signed(1'sb1)))})))));
  assign y5 = (s3)>>>($unsigned((6'b001001)+($signed((ctrl[4]?s6:6'sb001100)))));
  assign y6 = ((4'sb1101)>>(~({3{($signed(3'sb101))>>(5'sb11110)}})))<<<(-(($signed($signed((ctrl[0]?+((-(s0))<<((ctrl[1]?u1:2'b10))):6'sb110011))))+(1'sb1)));
  assign y7 = -({3{(ctrl[4]?$signed(+($signed((ctrl[1]?(s4)<<((ctrl[2]?1'sb1:s1)):$signed(u6))))):+(s4))}});
endmodule
