[2025-09-17 04:10:32] START suite=qualcomm_srv trace=srv16_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv16_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2760434 heartbeat IPC: 3.623 cumulative IPC: 3.623 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5200306 cumulative IPC: 3.846 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5200306 cumulative IPC: 3.846 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5200307 heartbeat IPC: 4.099 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 15029330 heartbeat IPC: 1.017 cumulative IPC: 1.017 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 24578627 heartbeat IPC: 1.047 cumulative IPC: 1.032 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 34080521 heartbeat IPC: 1.052 cumulative IPC: 1.039 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 43485638 heartbeat IPC: 1.063 cumulative IPC: 1.045 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 52987012 heartbeat IPC: 1.052 cumulative IPC: 1.046 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 62610486 heartbeat IPC: 1.039 cumulative IPC: 1.045 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 72152331 heartbeat IPC: 1.048 cumulative IPC: 1.046 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 81719675 heartbeat IPC: 1.045 cumulative IPC: 1.045 (Simulation time: 00 hr 11 min 01 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv16_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 91397600 heartbeat IPC: 1.033 cumulative IPC: 1.044 (Simulation time: 00 hr 12 min 08 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 95387563 cumulative IPC: 1.048 (Simulation time: 00 hr 13 min 18 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 95387563 cumulative IPC: 1.048 (Simulation time: 00 hr 13 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv16_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.048 instructions: 100000002 cycles: 95387563
CPU 0 Branch Prediction Accuracy: 94.29% MPKI: 10.25 Average ROB Occupancy at Mispredict: 41.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1285
BRANCH_INDIRECT: 0.1709
BRANCH_CONDITIONAL: 9.399
BRANCH_DIRECT_CALL: 0.2367
BRANCH_INDIRECT_CALL: 0.07444
BRANCH_RETURN: 0.2403


====Backend Stall Breakdown====
ROB_STALL: 1819672
LQ_STALL: 0
SQ_STALL: 270379


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 189.88393
REPLAY_LOAD: 76.37515
NON_REPLAY_LOAD: 14.424548

== Total ==
ADDR_TRANS: 412238
REPLAY_LOAD: 250816
NON_REPLAY_LOAD: 1156618

== Counts ==
ADDR_TRANS: 2171
REPLAY_LOAD: 3284
NON_REPLAY_LOAD: 80184

cpu0->cpu0_STLB TOTAL        ACCESS:    1668013 HIT:    1506990 MISS:     161023 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1668013 HIT:    1506990 MISS:     161023 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 113.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4728463 HIT:    2824470 MISS:    1903993 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3686656 HIT:    2160313 MISS:    1526343 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     173407 HIT:      84592 MISS:      88815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     531429 HIT:     528070 MISS:       3359 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     336971 HIT:      51495 MISS:     285476 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14382107 HIT:   10796490 MISS:    3585617 MSHR_MERGE:    1018226
cpu0->cpu0_L1I LOAD         ACCESS:   14382107 HIT:   10796490 MISS:    3585617 MSHR_MERGE:    1018226
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24794135 HIT:   22503620 MISS:    2290515 MSHR_MERGE:     660865
cpu0->cpu0_L1D LOAD         ACCESS:   14465946 HIT:   12952409 MISS:    1513537 MSHR_MERGE:     394272
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9958151 HIT:    9521203 MISS:     436948 MSHR_MERGE:     263534
cpu0->cpu0_L1D TRANSLATION  ACCESS:     370038 HIT:      30008 MISS:     340030 MSHR_MERGE:       3059
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 36.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11800233 HIT:   10990724 MISS:     809509 MSHR_MERGE:     427675
cpu0->cpu0_ITLB LOAD         ACCESS:   11800233 HIT:   10990724 MISS:     809509 MSHR_MERGE:     427675
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.42 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23300000 HIT:   21578892 MISS:    1721108 MSHR_MERGE:     434929
cpu0->cpu0_DTLB LOAD         ACCESS:   23300000 HIT:   21578892 MISS:    1721108 MSHR_MERGE:     434929
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.16 cycles
cpu0->LLC TOTAL        ACCESS:    2179593 HIT:    1987978 MISS:     191615 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1526342 HIT:    1393749 MISS:     132593 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      88815 HIT:      65051 MISS:      23764 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     278960 HIT:     278718 MISS:        242 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     285476 HIT:     250460 MISS:      35016 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.49 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4185
  ROW_BUFFER_MISS:     187186
  AVG DBUS CONGESTED CYCLE: 7.169
Channel 0 WQ ROW_BUFFER_HIT:      16151
  ROW_BUFFER_MISS:      93622
  FULL:          0
Channel 0 REFRESHES ISSUED:       7949

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       971117       266057       145987         5802
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          570         8337        36230         7018
  STLB miss resolved @ L2C                0         1117        13963        37475         3300
  STLB miss resolved @ LLC                0         1085        30862       130727        14416
  STLB miss resolved @ MEM                0          138         3314        16111        21721

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             101709        17769       353264       131846         2039
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          266         2198        11594          526
  STLB miss resolved @ L2C                0          135         5855        15661          272
  STLB miss resolved @ LLC                0          341        15933        85501          965
  STLB miss resolved @ MEM                0           33         1790         6102         2092
[2025-09-17 04:23:51] END   suite=qualcomm_srv trace=srv16_ap (rc=0)
