Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 27 11:15:24 2020
| Host         : Lee-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+------------------+------------------+----------------+--------------+
|          Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------+------------------+------------------+----------------+--------------+
|  genblk1[0].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[4].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[7].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[10].div/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[5].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[3].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[6].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[2].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[11].div/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[12].div/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[13].div/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[9].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[14].div/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[8].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[15].div/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[1].div/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[17].div/clkDiv       |               |                  |                1 |              1 |         1.00 |
|  genblk1[16].div/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  divTarget/CLK                |               |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                |               |                  |                4 |             11 |         2.75 |
+-------------------------------+---------------+------------------+------------------+----------------+--------------+


