Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 21 13:59:47 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          67          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.811     -938.662                     69                  402        0.132        0.000                      0                  402        4.500        0.000                       0                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -38.811     -938.662                     69                  402        0.132        0.000                      0                  402        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           69  Failing Endpoints,  Worst Slack      -38.811ns,  Total Violation     -938.662ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.811ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.865ns  (logic 14.370ns (29.408%)  route 34.495ns (70.592%))
  Logic Levels:           59  (CARRY4=28 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.585 r  remainder_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    53.594    remainder_reg[7]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.711 r  remainder_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.711    remainder_reg[11]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.034 r  remainder_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.000    54.034    remainder_reg[14]_i_2_n_6
    SLICE_X6Y26          FDRE                                         r  remainder_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  remainder_reg[13]/C
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.109    15.222    remainder_reg[13]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -54.034    
  -------------------------------------------------------------------
                         slack                                -38.811    

Slack (VIOLATED) :        -38.727ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.781ns  (logic 14.286ns (29.286%)  route 34.495ns (70.714%))
  Logic Levels:           59  (CARRY4=28 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.585 r  remainder_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    53.594    remainder_reg[7]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.711 r  remainder_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.711    remainder_reg[11]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.950 r  remainder_reg[14]_i_2/O[2]
                         net (fo=1, routed)           0.000    53.950    remainder_reg[14]_i_2_n_5
    SLICE_X6Y26          FDRE                                         r  remainder_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  remainder_reg[14]/C
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.109    15.222    remainder_reg[14]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -53.950    
  -------------------------------------------------------------------
                         slack                                -38.727    

Slack (VIOLATED) :        -38.707ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.761ns  (logic 14.266ns (29.257%)  route 34.495ns (70.743%))
  Logic Levels:           59  (CARRY4=28 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.585 r  remainder_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    53.594    remainder_reg[7]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.711 r  remainder_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.711    remainder_reg[11]_i_1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    53.930 r  remainder_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    53.930    remainder_reg[14]_i_2_n_7
    SLICE_X6Y26          FDRE                                         r  remainder_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505    14.877    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  remainder_reg[12]/C
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.109    15.222    remainder_reg[12]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -53.930    
  -------------------------------------------------------------------
                         slack                                -38.707    

Slack (VIOLATED) :        -38.674ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.748ns  (logic 14.253ns (29.238%)  route 34.495ns (70.762%))
  Logic Levels:           58  (CARRY4=27 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.585 r  remainder_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    53.594    remainder_reg[7]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.917 r  remainder_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    53.917    remainder_reg[11]_i_1_n_6
    SLICE_X6Y25          FDRE                                         r  remainder_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.875    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[9]/C
                         clock pessimism              0.294    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.109    15.242    remainder_reg[9]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -53.917    
  -------------------------------------------------------------------
                         slack                                -38.674    

Slack (VIOLATED) :        -38.666ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.740ns  (logic 14.245ns (29.227%)  route 34.495ns (70.773%))
  Logic Levels:           58  (CARRY4=27 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.585 r  remainder_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    53.594    remainder_reg[7]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    53.909 r  remainder_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    53.909    remainder_reg[11]_i_1_n_4
    SLICE_X6Y25          FDRE                                         r  remainder_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.875    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[11]/C
                         clock pessimism              0.294    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.109    15.242    remainder_reg[11]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -53.909    
  -------------------------------------------------------------------
                         slack                                -38.666    

Slack (VIOLATED) :        -38.590ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.664ns  (logic 14.169ns (29.116%)  route 34.495ns (70.884%))
  Logic Levels:           58  (CARRY4=27 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.585 r  remainder_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    53.594    remainder_reg[7]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.833 r  remainder_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    53.833    remainder_reg[11]_i_1_n_5
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.875    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
                         clock pessimism              0.294    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.109    15.242    remainder_reg[10]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -53.833    
  -------------------------------------------------------------------
                         slack                                -38.590    

Slack (VIOLATED) :        -38.583ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.622ns  (logic 14.136ns (29.073%)  route 34.486ns (70.927%))
  Logic Levels:           57  (CARRY4=26 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.791 r  remainder_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    53.791    remainder_reg[7]_i_1_n_6
    SLICE_X6Y24          FDRE                                         r  remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.875    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  remainder_reg[5]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.109    15.207    remainder_reg[5]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -53.791    
  -------------------------------------------------------------------
                         slack                                -38.583    

Slack (VIOLATED) :        -38.575ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.614ns  (logic 14.128ns (29.062%)  route 34.486ns (70.938%))
  Logic Levels:           57  (CARRY4=26 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    53.783 r  remainder_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    53.783    remainder_reg[7]_i_1_n_4
    SLICE_X6Y24          FDRE                                         r  remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.875    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  remainder_reg[7]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.109    15.207    remainder_reg[7]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -53.783    
  -------------------------------------------------------------------
                         slack                                -38.575    

Slack (VIOLATED) :        -38.570ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.644ns  (logic 14.149ns (29.087%)  route 34.495ns (70.913%))
  Logic Levels:           58  (CARRY4=27 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.585 r  remainder_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    53.594    remainder_reg[7]_i_1_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    53.813 r  remainder_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    53.813    remainder_reg[11]_i_1_n_7
    SLICE_X6Y25          FDRE                                         r  remainder_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.875    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[8]/C
                         clock pessimism              0.294    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.109    15.242    remainder_reg[8]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -53.813    
  -------------------------------------------------------------------
                         slack                                -38.570    

Slack (VIOLATED) :        -38.499ns  (required time - arrival time)
  Source:                 remainder_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.538ns  (logic 14.052ns (28.951%)  route 34.486ns (71.049%))
  Logic Levels:           57  (CARRY4=26 LUT3=1 LUT4=1 LUT5=15 LUT6=14)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.169    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  remainder_reg[10]/Q
                         net (fo=9, routed)           1.057     6.744    p_0_in1_in[11]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  quotient[15]_i_10/O
                         net (fo=1, routed)           0.000     6.868    quotient[15]_i_10_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  quotient_reg[15]_i_2/CO[3]
                         net (fo=77, routed)          1.297     8.715    quotient014_in
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.124     8.839 r  quotient[14]_i_23/O
                         net (fo=6, routed)           0.821     9.661    quotient[14]_i_23_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  quotient[14]_i_6/O
                         net (fo=1, routed)           0.331    10.115    quotient[14]_i_6_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.622 r  quotient_reg[14]_i_2/CO[3]
                         net (fo=59, routed)          0.914    11.536    quotient013_in
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124    11.660 r  quotient[13]_i_23/O
                         net (fo=9, routed)           0.701    12.361    quotient[13]_i_23_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124    12.485 r  quotient[13]_i_6/O
                         net (fo=1, routed)           0.472    12.957    quotient[13]_i_6_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.464 r  quotient_reg[13]_i_2/CO[3]
                         net (fo=59, routed)          1.065    14.530    quotient012_in
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    14.654 r  quotient[12]_i_25/O
                         net (fo=9, routed)           0.497    15.150    quotient[12]_i_25_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  quotient[12]_i_7/O
                         net (fo=1, routed)           0.475    15.750    quotient[12]_i_7_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.276 r  quotient_reg[12]_i_2/CO[3]
                         net (fo=59, routed)          1.047    17.323    quotient011_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.447 r  quotient[11]_i_28/O
                         net (fo=9, routed)           0.715    18.162    quotient[11]_i_28_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124    18.286 r  quotient[11]_i_13/O
                         net (fo=1, routed)           0.848    19.134    quotient[11]_i_13_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.532 r  quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.532    quotient_reg[11]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.646 r  quotient_reg[11]_i_2/CO[3]
                         net (fo=59, routed)          1.131    20.778    quotient010_in
    SLICE_X7Y29          LUT5 (Prop_lut5_I1_O)        0.124    20.902 r  quotient[10]_i_22/O
                         net (fo=9, routed)           0.842    21.744    quotient[10]_i_22_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    21.868 r  quotient[10]_i_5/O
                         net (fo=1, routed)           0.476    22.343    quotient[10]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.741 r  quotient_reg[10]_i_2/CO[3]
                         net (fo=59, routed)          1.158    23.899    quotient09_in
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.124    24.023 r  quotient[9]_i_28/O
                         net (fo=9, routed)           0.539    24.561    quotient[9]_i_28_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.685 r  quotient[9]_i_13/O
                         net (fo=1, routed)           0.495    25.180    quotient[9]_i_13_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    25.584 r  quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.584    quotient_reg[9]_i_3_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.701 r  quotient_reg[9]_i_2/CO[3]
                         net (fo=59, routed)          1.153    26.854    quotient08_in
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    26.978 r  quotient[8]_i_26/O
                         net (fo=9, routed)           0.901    27.879    quotient[8]_i_26_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.277 r  quotient_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.277    quotient_reg[7]_i_27_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.611 r  quotient_reg[7]_i_24/O[1]
                         net (fo=2, routed)           0.838    29.449    quotient_reg[7]_i_24_n_6
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.752 r  quotient[7]_i_23/O
                         net (fo=9, routed)           0.518    30.271    quotient[7]_i_23_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    30.395 r  quotient[7]_i_6/O
                         net (fo=1, routed)           0.478    30.873    quotient[7]_i_6_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.380 r  quotient_reg[7]_i_2/CO[3]
                         net (fo=59, routed)          0.984    32.364    quotient06_in
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    32.488 r  remainder[11]_i_52/O
                         net (fo=9, routed)           0.712    33.200    remainder[11]_i_52_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    33.324 r  quotient[6]_i_13/O
                         net (fo=1, routed)           0.378    33.703    quotient[6]_i_13_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.107 r  quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.107    quotient_reg[6]_i_3_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  quotient_reg[6]_i_2/CO[3]
                         net (fo=59, routed)          1.165    35.388    quotient05_in
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.124    35.512 r  quotient[5]_i_20/O
                         net (fo=4, routed)           0.322    35.834    quotient[5]_i_20_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    35.958 r  quotient[5]_i_4/O
                         net (fo=1, routed)           0.622    36.580    quotient[5]_i_4_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.976 r  quotient_reg[5]_i_2/CO[3]
                         net (fo=59, routed)          1.048    38.024    quotient04_in
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.124    38.148 r  quotient[4]_i_22/O
                         net (fo=9, routed)           0.631    38.779    quotient[4]_i_22_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    38.903 r  quotient[4]_i_5/O
                         net (fo=1, routed)           0.472    39.375    quotient[4]_i_5_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    39.773 r  quotient_reg[4]_i_2/CO[3]
                         net (fo=59, routed)          1.134    40.907    quotient03_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I1_O)        0.124    41.031 r  quotient[3]_i_22/O
                         net (fo=9, routed)           0.865    41.897    quotient[3]_i_22_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  quotient[3]_i_5/O
                         net (fo=1, routed)           0.480    42.500    quotient[3]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.904 r  quotient_reg[3]_i_2/CO[3]
                         net (fo=59, routed)          0.997    43.901    quotient02_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124    44.025 r  remainder[7]_i_15/O
                         net (fo=8, routed)           0.726    44.751    remainder[7]_i_15_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    44.875 r  quotient[2]_i_14/O
                         net (fo=1, routed)           0.332    45.206    quotient[2]_i_14_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.713 r  quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.713    quotient_reg[2]_i_3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.827 r  quotient_reg[2]_i_2/CO[3]
                         net (fo=52, routed)          0.782    46.610    quotient01_in
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124    46.734 r  remainder[3]_i_9/O
                         net (fo=7, routed)           0.451    47.185    remainder[3]_i_9_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124    47.309 r  quotient[1]_i_14/O
                         net (fo=1, routed)           0.703    48.012    quotient[1]_i_14_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.519 r  quotient_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.519    quotient_reg[1]_i_3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.633 r  quotient_reg[1]_i_2/CO[3]
                         net (fo=38, routed)          0.900    49.533    quotient00_in
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.124    49.657 r  remainder[3]_i_3/O
                         net (fo=4, routed)           0.845    50.502    p_0_in[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    50.626 r  quotient[0]_i_15/O
                         net (fo=1, routed)           0.339    50.965    quotient[0]_i_15_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    51.472 r  quotient_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.472    quotient_reg[0]_i_4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.586 r  quotient_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.586    quotient0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.808 r  quotient_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.828    52.636    load
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.299    52.935 r  remainder[3]_i_7/O
                         net (fo=1, routed)           0.000    52.935    remainder[3]_i_7_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.468 r  remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.468    remainder_reg[3]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.707 r  remainder_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    53.707    remainder_reg[7]_i_1_n_5
    SLICE_X6Y24          FDRE                                         r  remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.875    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  remainder_reg[6]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.109    15.207    remainder_reg[6]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -53.707    
  -------------------------------------------------------------------
                         slack                                -38.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[102][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  quotient_reg[5]/Q
                         net (fo=7, routed)           0.079     1.698    quotient_reg_n_0_[5]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.045     1.743 r  data[102][3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    data[102][3]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  data_reg[102][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  data_reg[102][3]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.120     1.610    data_reg[102][3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.604%)  route 0.121ns (39.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  uart/tx_bits_remaining_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  uart/tx_bits_remaining_reg[1]/Q
                         net (fo=7, routed)           0.121     1.767    uart/tx_bits_remaining_reg_n_0_[1]
    SLICE_X5Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  uart/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.812    uart/tx_out_i_2_n_0
    SLICE_X5Y12          FDRE                                         r  uart/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     2.020    uart/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  uart/tx_out_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.091     1.609    uart/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.772%)  route 0.154ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.590     1.503    uart/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  uart/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  uart/rx_data_reg[5]/Q
                         net (fo=8, routed)           0.154     1.799    rx_byte[5]
    SLICE_X2Y17          FDRE                                         r  rx_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  rx_temp_reg[5]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.063     1.581    rx_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.474%)  route 0.156ns (52.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.591     1.504    uart/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  uart/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  uart/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.156     1.801    rx_byte[4]
    SLICE_X2Y17          FDRE                                         r  rx_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  rx_temp_reg[4]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.063     1.580    rx_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart/rx_bits_remaining_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_bits_remaining_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.497%)  route 0.132ns (41.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.506    uart/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  uart/rx_bits_remaining_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  uart/rx_bits_remaining_reg[1]/Q
                         net (fo=4, routed)           0.132     1.779    uart/rx_bits_remaining[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I1_O)        0.045     1.824 r  uart/rx_bits_remaining[3]_i_2/O
                         net (fo=1, routed)           0.000     1.824    uart/rx_bits_remaining[3]_i_2_n_0
    SLICE_X3Y13          FDRE                                         r  uart/rx_bits_remaining_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     2.021    uart/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  uart/rx_bits_remaining_reg[3]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     1.598    uart/rx_bits_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 send_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  send_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  send_counter_reg[5]/Q
                         net (fo=36, routed)          0.135     1.755    uart/send_counter_reg[7][5]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  uart/send_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.800    uart_n_11
    SLICE_X9Y10          FDRE                                         r  send_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.836     1.994    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  send_counter_reg[5]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.092     1.571    send_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart/rx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_clk_divider_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.297%)  route 0.166ns (46.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.596     1.509    uart/clk_IBUF_BUFG
    SLICE_X1Y8           FDSE                                         r  uart/rx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDSE (Prop_fdse_C_Q)         0.141     1.650 r  uart/rx_clk_divider_reg[0]/Q
                         net (fo=10, routed)          0.166     1.816    uart/rx_clk_divider[0]
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.048     1.864 r  uart/rx_clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    uart/rx_clk_divider[3]_i_1_n_0
    SLICE_X0Y8           FDSE                                         r  uart/rx_clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.867     2.025    uart/clk_IBUF_BUFG
    SLICE_X0Y8           FDSE                                         r  uart/rx_clk_divider_reg[3]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X0Y8           FDSE (Hold_fdse_C_D)         0.107     1.629    uart/rx_clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart/tx_countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.239%)  route 0.170ns (47.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.507    uart/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  uart/tx_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.648 r  uart/tx_countdown_reg[0]/Q
                         net (fo=6, routed)           0.170     1.818    uart/tx_countdown__0[0]
    SLICE_X4Y9           LUT5 (Prop_lut5_I1_O)        0.045     1.863 r  uart/tx_countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    uart/tx_countdown[2]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  uart/tx_countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     2.023    uart/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  uart/tx_countdown_reg[2]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.107     1.627    uart/tx_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.500    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  quotient_reg[0]/Q
                         net (fo=4, routed)           0.151     1.815    quotient_reg_n_0_[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  quotient[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    quotient[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     2.014    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  quotient_reg[0]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121     1.621    quotient_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  quotient_reg[11]/Q
                         net (fo=7, routed)           0.151     1.818    quotient_reg_n_0_[11]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  quotient[11]_i_1/O
                         net (fo=1, routed)           0.000     1.863    quotient[11]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.858     2.016    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  quotient_reg[11]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121     1.623    quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11     FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y10     FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14     P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14     P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12     P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y15    data_reg[100][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y15    data_reg[100][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y15    data_reg[100][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y15     data_reg[100][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14     P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14     P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14     P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14     P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12     P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12     P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11     FSM_sequential_Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11     FSM_sequential_Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10     FSM_sequential_Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10     FSM_sequential_Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14     P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14     P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14     P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14     P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12     P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12     P_reg[2]/C



