Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Nov 23 14:23:57 2019
| Host             : LAPTOP-3V9NHDMK running 64-bit major release  (build 9200)
| Command          : report_power -file GAODA_power_routed.rpt -pb GAODA_power_summary_routed.pb -rpx GAODA_power_routed.rpx
| Design           : GAODA
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.271        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.198        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        6 |       --- |             --- |
| Slice Logic             |     0.014 |     7487 |       --- |             --- |
|   LUT as Logic          |     0.011 |     4794 |     20800 |           23.05 |
|   CARRY4                |     0.002 |      962 |      8150 |           11.80 |
|   Register              |    <0.001 |     1048 |     41600 |            2.52 |
|   F7/F8 Muxes           |    <0.001 |       61 |     32600 |            0.19 |
|   LUT as Shift Register |    <0.001 |        5 |      9600 |            0.05 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   Others                |     0.000 |       52 |       --- |             --- |
| Signals                 |     0.013 |     5868 |       --- |             --- |
| Block RAM               |     0.009 |      2.5 |        50 |            5.00 |
| MMCM                    |     0.121 |        1 |         5 |           20.00 |
| DSPs                    |    <0.001 |        6 |        90 |            6.67 |
| I/O                     |     0.035 |       81 |       210 |           38.57 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.271 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.052 |       0.042 |      0.010 |
| Vccaux    |       1.800 |     0.081 |       0.068 |      0.013 |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+-------------------------------------------------+-----------------+
| Clock                                | Domain                                          | Constraint (ns) |
+--------------------------------------+-------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                   | top_oscilloscope/pll_m0/inst/clk_out1_clk_wiz_0 |           100.0 |
| clk_out2_clk_wiz_0                   | top_oscilloscope/pll_m0/inst/clk_out2_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0                   | top_oscilloscope/pll_m0/inst/clkfbout_clk_wiz_0 |            10.0 |
| top_oscilloscope/pll_m0/inst/clk_in1 | sys_clk_IBUF_BUFG                               |            10.0 |
+--------------------------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| GAODA                                              |     0.198 |
|   seg_top                                          |    <0.001 |
|     seg_scan_m0                                    |    <0.001 |
|   top_key_sw_dds                                   |     0.017 |
|     amp_adj                                        |    <0.001 |
|     dds                                            |     0.010 |
|       saw_rom_inst                                 |     0.002 |
|         U0                                         |     0.002 |
|           inst_blk_mem_gen                         |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen   |     0.002 |
|               valid.cstr                           |     0.002 |
|                 ramloop[0].ram.r                   |     0.002 |
|                   prim_init.ram                    |     0.002 |
|       sin_rom_inst                                 |     0.002 |
|         U0                                         |     0.002 |
|           inst_blk_mem_gen                         |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen   |     0.002 |
|               valid.cstr                           |     0.002 |
|                 ramloop[0].ram.r                   |     0.002 |
|                   prim_init.ram                    |     0.002 |
|       square_rom_inst                              |     0.002 |
|         U0                                         |     0.002 |
|           inst_blk_mem_gen                         |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen   |     0.002 |
|               valid.cstr                           |     0.002 |
|                 ramloop[0].ram.r                   |     0.002 |
|                   prim_init.ram                    |     0.002 |
|       tri_rom_inst                                 |     0.002 |
|         U0                                         |     0.002 |
|           inst_blk_mem_gen                         |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen   |     0.002 |
|               valid.cstr                           |     0.002 |
|                 ramloop[0].ram.r                   |     0.002 |
|                   prim_init.ram                    |     0.002 |
|     freq_control                                   |     0.005 |
|       bin_to_bcd_inst                              |     0.002 |
|     key_process                                    |     0.001 |
|       key_freq_down_inst1                          |    <0.001 |
|       key_freq_up_inst                             |    <0.001 |
|     wave_sel                                       |    <0.001 |
|   top_oscilloscope                                 |     0.145 |
|     my_osc                                         |     0.010 |
|       ad9226_sample_m0                             |     0.008 |
|       color_bar_m0                                 |    <0.001 |
|       grid_display_m0                              |    <0.001 |
|         timing_gen_xy_m0                           |    <0.001 |
|       wav_display_m0                               |     0.001 |
|         timing_gen_xy_m0                           |    <0.001 |
|         uut_ram                                    |    <0.001 |
|           U0                                       |    <0.001 |
|             inst_blk_mem_gen                       |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                 valid.cstr                         |    <0.001 |
|                   ramloop[0].ram.r                 |    <0.001 |
|                     prim_noinit.ram                |    <0.001 |
|     my_plj                                         |    <0.001 |
|     my_value                                       |     0.013 |
|     myconv                                         |    <0.001 |
|     pll_m0                                         |     0.121 |
|       inst                                         |     0.121 |
+----------------------------------------------------+-----------+


