Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ex1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ex1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ex1"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ex1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Alex\Desktop\CN\lab04_skel\lab04_skel\ex1.v" into library work
Parsing module <ex1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ex1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ex1>.
    Related source file is "C:\Users\Alex\Desktop\CN\lab04_skel\lab04_skel\ex1.v".
    Found 4-bit register for signal <currentState>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_1_o_add_2_OUT> created at line 35.
    Found 5-bit adder for signal <n0025> created at line 38.
    Found 16x8-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ex1> synthesized.

Synthesizing Unit <mod_32u_26u>.
    Related source file is "".
    Found 58-bit adder for signal <GND_2_o_b[25]_add_1_OUT> created at line 0.
    Found 57-bit adder for signal <GND_2_o_b[25]_add_3_OUT> created at line 0.
    Found 56-bit adder for signal <GND_2_o_b[25]_add_5_OUT> created at line 0.
    Found 55-bit adder for signal <GND_2_o_b[25]_add_7_OUT> created at line 0.
    Found 54-bit adder for signal <GND_2_o_b[25]_add_9_OUT> created at line 0.
    Found 53-bit adder for signal <GND_2_o_b[25]_add_11_OUT> created at line 0.
    Found 52-bit adder for signal <GND_2_o_b[25]_add_13_OUT> created at line 0.
    Found 51-bit adder for signal <GND_2_o_b[25]_add_15_OUT> created at line 0.
    Found 50-bit adder for signal <GND_2_o_b[25]_add_17_OUT> created at line 0.
    Found 49-bit adder for signal <GND_2_o_b[25]_add_19_OUT> created at line 0.
    Found 48-bit adder for signal <GND_2_o_b[25]_add_21_OUT> created at line 0.
    Found 47-bit adder for signal <GND_2_o_b[25]_add_23_OUT> created at line 0.
    Found 46-bit adder for signal <GND_2_o_b[25]_add_25_OUT> created at line 0.
    Found 45-bit adder for signal <GND_2_o_b[25]_add_27_OUT> created at line 0.
    Found 44-bit adder for signal <GND_2_o_b[25]_add_29_OUT> created at line 0.
    Found 43-bit adder for signal <GND_2_o_b[25]_add_31_OUT> created at line 0.
    Found 42-bit adder for signal <GND_2_o_b[25]_add_33_OUT> created at line 0.
    Found 41-bit adder for signal <GND_2_o_b[25]_add_35_OUT> created at line 0.
    Found 40-bit adder for signal <GND_2_o_b[25]_add_37_OUT> created at line 0.
    Found 39-bit adder for signal <GND_2_o_b[25]_add_39_OUT> created at line 0.
    Found 38-bit adder for signal <GND_2_o_b[25]_add_41_OUT> created at line 0.
    Found 37-bit adder for signal <GND_2_o_b[25]_add_43_OUT> created at line 0.
    Found 36-bit adder for signal <GND_2_o_b[25]_add_45_OUT> created at line 0.
    Found 35-bit adder for signal <GND_2_o_b[25]_add_47_OUT> created at line 0.
    Found 34-bit adder for signal <GND_2_o_b[25]_add_49_OUT> created at line 0.
    Found 33-bit adder for signal <GND_2_o_b[25]_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[25]_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_2_o_add_65_OUT> created at line 0.
    Found 58-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_26u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 35
 32-bit adder                                          : 8
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
 43-bit adder                                          : 1
 44-bit adder                                          : 1
 45-bit adder                                          : 1
 46-bit adder                                          : 1
 47-bit adder                                          : 1
 48-bit adder                                          : 1
 49-bit adder                                          : 1
 5-bit adder                                           : 1
 50-bit adder                                          : 1
 51-bit adder                                          : 1
 52-bit adder                                          : 1
 53-bit adder                                          : 1
 54-bit adder                                          : 1
 55-bit adder                                          : 1
 56-bit adder                                          : 1
 57-bit adder                                          : 1
 58-bit adder                                          : 1
# Registers                                            : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 33
 32-bit comparator lessequal                           : 7
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
# Multiplexers                                         : 1026
 1-bit 2-to-1 multiplexer                              : 1024
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ex1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <currentState>: 1 register on signal <currentState>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <currentState>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <ex1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 34
 26-bit adder                                          : 1
 32-bit adder                                          : 33
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit modulo-15 up counter                            : 1
# Comparators                                          : 33
 32-bit comparator lessequal                           : 7
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
# Multiplexers                                         : 1025
 1-bit 2-to-1 multiplexer                              : 1024
 26-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ex1> ...
WARNING:Xst:1710 - FF/Latch <count_26> (without init value) has a constant value of 0 in block <ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_27> (without init value) has a constant value of 0 in block <ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_28> (without init value) has a constant value of 0 in block <ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_29> (without init value) has a constant value of 0 in block <ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_30> (without init value) has a constant value of 0 in block <ex1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <count_31> (without init value) has a constant value of 0 in block <ex1>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ex1, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ex1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 349
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 56
#      LUT2                        : 3
#      LUT3                        : 36
#      LUT4                        : 12
#      LUT5                        : 13
#      LUT6                        : 44
#      MUXCY                       : 82
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 30
#      FD                          : 26
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  18224     0%  
 Number of Slice LUTs:                  175  out of   9112     1%  
    Number used as Logic:               175  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    175
   Number with an unused Flip Flop:     145  out of    175    82%  
   Number with an unused LUT:             0  out of    175     0%  
   Number of fully used LUT-FF pairs:    30  out of    175    17%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.834ns (Maximum Frequency: 113.202MHz)
   Minimum input arrival time before clock: 2.915ns
   Maximum output required time after clock: 5.254ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.834ns (frequency: 113.202MHz)
  Total number of paths / destination ports: 1502801 / 34
-------------------------------------------------------------------------
Delay:               8.834ns (Levels of Logic = 21)
  Source:            count_0 (FF)
  Destination:       count_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_0 to count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  count_0 (count_0)
     INV:I->O              1   0.206   0.000  Madd_count[31]_GND_1_o_add_2_OUT_lut<0>_INV_0 (Madd_count[31]_GND_1_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<0> (Madd_count[31]_GND_1_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<1> (Madd_count[31]_GND_1_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<2> (Madd_count[31]_GND_1_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<3> (Madd_count[31]_GND_1_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<4> (Madd_count[31]_GND_1_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<5> (Madd_count[31]_GND_1_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<6> (Madd_count[31]_GND_1_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<7> (Madd_count[31]_GND_1_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<8> (Madd_count[31]_GND_1_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<9> (Madd_count[31]_GND_1_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<10> (Madd_count[31]_GND_1_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<11> (Madd_count[31]_GND_1_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[31]_GND_1_o_add_2_OUT_cy<12> (Madd_count[31]_GND_1_o_add_2_OUT_cy<12>)
     XORCY:CI->O           6   0.180   1.109  Madd_count[31]_GND_1_o_add_2_OUT_xor<13> (count[31]_GND_1_o_add_2_OUT<13>)
     LUT6:I0->O           14   0.203   1.186  count[31]_PWR_1_o_mod_3/BUS_0032_INV_1376_o32 (count[31]_PWR_1_o_mod_3/BUS_0032_INV_1376_o31)
     LUT6:I3->O            5   0.205   0.715  count[31]_PWR_1_o_mod_3/BUS_0032_INV_1376_o33_1 (count[31]_PWR_1_o_mod_3/BUS_0032_INV_1376_o33)
     LUT6:I5->O            1   0.205   0.944  count[31]_PWR_1_o_mod_3/BUS_0033_INV_1409_o32 (count[31]_PWR_1_o_mod_3/BUS_0033_INV_1409_o31)
     LUT6:I0->O            6   0.203   0.745  count[31]_PWR_1_o_mod_3/BUS_0033_INV_1409_o36 (count[31]_PWR_1_o_mod_3/BUS_0033_INV_1409_o)
     LUT6:I5->O           14   0.205   0.958  _n0062<0>10 (_n0062)
     LUT3:I2->O            1   0.205   0.000  count_1_rstpot (count_1_rstpot)
     FD:D                      0.102          count_1
    ----------------------------------------
    Total                      8.834ns (2.561ns logic, 6.273ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              2.915ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       currentState_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to currentState_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  reset_IBUF (reset_IBUF)
     FDRE:R                    0.430          currentState_0
    ----------------------------------------
    Total                      2.915ns (1.652ns logic, 1.263ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31 / 8
-------------------------------------------------------------------------
Offset:              5.254ns (Levels of Logic = 2)
  Source:            currentState_3 (FF)
  Destination:       out<6> (PAD)
  Source Clock:      clk rising

  Data Path: currentState_3 to out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            26   0.447   1.454  currentState_3 (currentState_3)
     LUT4:I0->O            1   0.203   0.579  out<0>1 (out_0_OBUF)
     OBUF:I->O                 2.571          out_0_OBUF (out<0>)
    ----------------------------------------
    Total                      5.254ns (3.221ns logic, 2.033ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.834|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.41 secs
 
--> 

Total memory usage is 299452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

