================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.4
  Build 1071461 on Tue Nov 18 16:42:57 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2014.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'abazar63' on host 'spartacus' (Linux_x86_64 version 3.5.0-25-generic) on Wed Jun 10 13:12:25 CDT 2015
            in directory '/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/resetgen'
@I [HLS-10] Creating and opening project '/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/resetgen/resetgen_prj'.
@I [HLS-10] Adding design file 'resetgen_top.c' to the project
@I [HLS-10] Creating and opening solution '/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/resetgen/resetgen_prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7vx485tffg1761-2'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'resetgen_top.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 0.59 seconds; current memory usage: 49.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'resetgen' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'resetgen' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 49.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'resetgen' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 49.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'resetgen' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'resetgen/cmd' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'resetgen/resp' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'resetgen/rst' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'resetgen' to 'ap_ctrl_none'.
@W [RTGEN-101] Port 'resetgen/rst' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'resetgen'.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 49.5 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'resetgen'.
@I [WVHDL-304] Generating RTL VHDL for 'resetgen'.
@I [WVLOG-307] Generating RTL Verilog for 'resetgen'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/abazar63/.Xilinx/Vivado/2014.4/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/debugutils/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/designutils/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/diff/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/ies/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/incrcompile/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/junit/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/modelsim/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/mycompany/myapp/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/mycompany/myapp6/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/projutils/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/tk_tunnel/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/ultrafast/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/vcs/app.xml'. Please check write access for both the directory and the file.
Failed to write app catalog file '/opt/Xilinx/Vivado/2014.4/data/XilinxTclStore/catalog/2014.4/xilinx/xsim/app.xml'. Please check write access for both the directory and the file.
ERROR: [Common 17-356] Failed to install all user apps.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 10 13:12:32 2015...
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/abazar63/.Xilinx/Vivado/2014.4/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
ERROR: [Common 17-356] Failed to install all user apps.
@I [HLS-112] Total elapsed time: 17.200 seconds; peak memory usage: 49.5 MB.
@I [LIC-101] Checked in feature [HLS]
