SYS_9XX_CLK_DEV_DIV_REG,VAR_0
SYS_9XX_CLK_DEV_SEL_REG,VAR_1
SYS_9XX_PLL_CTRL0,VAR_2
SYS_9XX_PLL_CTRL0_DEVX,FUNC_0
SYS_9XX_PLL_CTRL2,VAR_3
SYS_9XX_PLL_CTRL2_DEVX,FUNC_1
SYS_9XX_POWER_ON_RESET_CFG,VAR_4
SYS_CLK_DEV_DIV_REG,VAR_5
SYS_CLK_DEV_SEL_REG,VAR_6
SYS_PLL_CTRL0,VAR_7
SYS_PLL_CTRL0_DEVX,FUNC_2
SYS_PLL_CTRL2,VAR_8
SYS_PLL_CTRL2_DEVX,FUNC_3
SYS_POWER_ON_RESET_CFG,VAR_9
cpu_is_xlp9xx,FUNC_4
do_div,FUNC_5
nlm_get_clock_regbase,FUNC_6
nlm_get_node,FUNC_7
nlm_read_sys_reg,FUNC_8
nlm_xlp2_get_pic_frequency,FUNC_9
node,VAR_10
ctrl_val0,VAR_11
ctrl_val2,VAR_12
vco_post_div,VAR_13
pll_post_div,VAR_14
cpu_xlp9xx,VAR_15
mdiv,VAR_16
fdiv,VAR_17
pll_out_freq_den,VAR_18
reg_select,VAR_19
ref_div,VAR_20
pic_div,VAR_21
sysbase,VAR_22
pll_out_freq_num,VAR_23
ref_clk_select,VAR_24
clockbase,VAR_25
ref_clk,VAR_26
