[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCC29002DR production of TEXAS INSTRUMENTS from the text:Copyright © 2016, Texas Instruments IncorporatedCS+\nVDDCSO\nLS\nEAO\nADJUCC39002V+V+\nS+\nV−S−LOAD\nPOWER\nSUPPLY\nWITH\nREMOTE\nSENSELS BUS\nSYSTEM+ SYSTEM+−\nRSHUNTRADJ\nCS−\n2\n3\n48\n7\n6\n5 GND1\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nUCC2900x, UCC39002 Advanced 8-PinLoad-Share Controller\n11Features\n1•High Accuracy, Better Than 1%Current Share\nError atFullLoad\n•High-Side orLow-Side (GND Reference) Current-\nSense Capability\n•Ultra-Low Offset Current Sense Amplifier\n•Single Wire Load Share Bus\n•FullScale Adjustability\n•Intel®SSILoad Share Specification Compliant\n•Disconnect from Load Share Bus atStand-By\n•Load Share Bus Protection Against Shorts toGND\nortotheSupply Rail\n•8-Pin MSOP Package Minimizes Space\n•Lead-Free Assembly\n2Applications\n•Modules With Remote-Sense Capability\n•Modules With Remote-Sense Capability\n•Modules With Remote-Sense Capability\n•InConjunction With theInternal Feedback E/Aof\nOEM Power Supply Units3Description\nThe UCC39002 device isan advanced, high-\nperformance, and low-cost load share controller that\nprovides allnecessary functions toparallel multiple\nindependent power supplies orDC-to-DC modules.\nTargeted forhigh-reliability applications inserver,\nworkstation, telecom, and other distributed power\nsystems, thecontroller issuitable forN+1 redundant\nsystems orhigh current applications where off-the-\nshelf power supplies must beparalleled.\nThe BiCMOS UCC39002 isbased ontheautomatic\nmaster orslave architecture ofthe UC3902 and\nUC3907 load share controllers. The device provides\nbetter than 1%current share error between modules\natfullload byusing avery lowoffset post-package-\ntrimmed current sense amplifier and ahigh-gain\nnegative feedback loop. And with the amplifier ’s\ncommon-mode range of0Vtothesupply rail, the\ncurrent sense resistor, RSHUNT ,can beplaced in\neither theGND return path orinthepositive output\nrailofthepower supply.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nUCC29002 SOIC (8) 4.90 mm×3.91 mm\nUCC29002-1 VSSOP (8) 3.00 mm×3.00 mm\nUCC39002 PDIP (8) 9.81 mm×6.35 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Low-Side Current-Sensing Application\n2UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 6\n7Detailed Description .............................................. 7\n7.1 Overview ................................................................... 7\n7.2 Functional Block Diagram ......................................... 7\n7.3 Feature Description ................................................... 7\n7.4 Device Functional Modes ........................................ 138Application andImplementation ........................ 14\n8.1 Application Information .......................................... 14\n8.2 Typical Application ................................................. 15\n9Power Supply Recommendations ...................... 18\n10Layout ................................................................... 18\n10.1 Layout Guidelines ................................................. 18\n10.2 Layout Example .................................................... 18\n11Device andDocumentation Support ................. 19\n11.1 Device Support .................................................... 19\n11.2 Documentation Support ....................................... 19\n11.3 Related Links ........................................................ 19\n11.4 Community Resources .......................................... 19\n11.5 Trademarks ........................................................... 19\n11.6 Electrostatic Discharge Caution ............................ 19\n11.7 Glossary ................................................................ 20\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 20\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision H(August 2007) toRevision I Page\n•Added ESD Rating table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................. 1\n1\n2\n3\n48\n7\n6\n5CS−\nCS+\nVDD\nGNDCSO\nLS\nEAO\nADJ\nCSO\nLS\nEAO\nADJ8\n7\n6\n51\n2\n3\n4CS−\nCS+\nVDD\nGND\n3UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nDorDGK Package\n8-Pin SOIC orVSSOP\nTopViewPPackage\n8-Pin PDIP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nADJ 5 OAdjust amplifier output. This isthebuffered output oftheerror amplifier block toadjust output voltage ofthe\npower supply being controlled. This pinmust always beconnected toavoltage equal toorgreater than\nVEAO+1V.\nCS– 1 I Current sense amplifier inverting input.\nCS+ 2 I Current sense amplifier noninverting input.\nCSO 8 O Current sense amplifier output.\nEAO 6 O Output forload share error amplifier. (Transconductance error amplifier.)\nGND 4 –Ground. Reference ground andpower ground foralldevice functions. Return thedevice tothelowcurrent\nsense−path oftheconverter.\nLS 7 I/O Load share bus. Output oftheload share busdriver amplifier.\nVDD 3 IPower supply providing bias tothedevice. Bypass with agood quality, lowESL 0.1-µFto1-µF,maximum,\ncapacitor asclose totheVDD pinandGND aspossible.\n4UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages arewith respect toGND. Currents arepositive into, negative outofthespecified terminal.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nVDD Supply voltage, current limited −0.3 15 V\nVDD Supply voltage, voltage source −0.3 13.5 V\nVCS+,VCS−Input voltage, current sense amplifier –0.3 VDD+0.3 V\nVCSO Current sense amplifier output voltage −0.3 VDD V\nVLS Load share busvoltage −0.3 VDD V\nSupply current (IDD+IZENER ) 10 mA\nVADJ Adjust pininput voltage VEAO+1V<VADJ≤VDD\nIADJ Adjust pinsink current 6 mA\nTJ Operating junction temperature range −55 150 °C\nTstg Storage temperature −65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVDD Supply voltage, voltage source 4.575 13.5 V\nVCSO Current sense amplifier output voltage 0 11.8 V\nVLS Load share busvoltage 0 VDD–1.7 V\nIADJ Adjust pinsink current 4.55 mA\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)UCC2900x/UCC39002\nUNIT D(SOIC) DGK (VSSOP) P(PDIP)\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 111.9 168.0 54.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 58.6 61.9 43.9 °C/W\nRθJB Junction-to-board thermal resistance 52.6 88.8 31.2 °C/W\nψJT Junction-to-top characterization parameter 12.9 7.3 21.6 °C/W\nψJB Junction-to-board characterization parameter 52.0 87.2 31.1 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — — — °C/W\n5UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated(1) Enables theload share busatstart-up.\n(2) Ensured bydesign. Notproduction tested.6.5 Electrical Characteristics\nVDD=12V,0°C<70°CfortheUCC39002, –40°C<TA<105°CfortheUCC29002 andUCC29002-1, TA=TJ(unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nGENERAL\nSupply current LSwith noload, ADJ =5V 2.5 3.5 mA\nVDD clamp voltage IDD =6mA 13.5 14.25 15 V\nUNDERVOLTAGE LOCKOUT\nStart-up voltage(1)4.175 4.375 4.575\nV\nHysteresis 0.2 0.375 0.55\nCURRENT SENSE AMPLIFIER\nVIO Input offset voltageTA=25C,VIC=0.5Vor11.5 V,VCSO=5V −100 100 µV\nOvertemperature variation ±10 µV/C\nAV Gain 75 90 dB\nCMRR Common-mode rejection ratio 75 90 dB\nIBIAS Input bias current (CS+, CS−) −0.6 0.6 µA\nVOH High-level output voltage (CSO) 0.1V≤([CS+]−[CS−])≤0.4V,IOUT_CSO =0mA 10.7 11 11.8 V\nVOL Low-level output voltage (CSO) −0.4V≤([CS+]−[CS−])≤0.1V,IOUT_CSO =0mA 0 0.1 0.15 V\nIOH High-level output current (CSO) VCSO=10V −1−1.5 mA\nIOL Low-level output current (CSO) VCSO=1V 1 1.5 mA\nGBW Gain bandwidth product(2)2 MHz\nLOAD SHARE DRIVER (LS)\nVRANGE Input voltage range 0 10 V\nVOUT Output voltageVCSO=1V 0.995 1 1.005\nV\nVCSO=10V 0.995 10 1.005\nVOL Low-level output voltage VCSO=0V,IOUT_LS =0mA 0 0.1 0.15 V\nVOH High-level output voltage(2) VDD−\n1.7V\nIOUT Output current 0.5V≤VLS≤10V −1−1.5 V\nISC Short-circuit current VLS=0V,VCSO=10V −10 −20 mA\nVSHTDN Driver shutdown threshold VCS−−VCS+ 0.3 0.5 0.7 V\nLOAD SHARE BUS PROTECTION\nIADJ Adjust amplifier currentVCSO=2V,VEAO=2V,VLS=VDD,VADJ=5V 0 5 10\nµA\nVCSO=2V,VEAO=2V,VLS=0V,VADJ=5V 0 5 10\nERROR AMPLIFIER\nVOH High-level output voltage IOUT_EAO =0mA 3.5 3.65 3.8 V\ngM Transconductance IEAO=±50µA 14 mS\nIOH High-level output current VLS−VCSO=0.4V,REAO=2.2kΩ 0.7 0.85 1 mA\nADJ BUFFER\nVIO Input offset voltage(2)VADJ=1.5V,VEAO=0V −60 mV\nISINK Sink current VADJ=5.0V,VEAO=0V 0 5 10 µA\nISINK Sink currentTA=25°CVADJ=5.0V,\nVEAO=2.0V,\nLS=floating3.6 3.95 4.3\nmA 0°C≤TA≤70°C 3.45 3.95 4.45\n−40°C≤TA≤105°C 3.35 3.95 4.55\n6UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.Resultant Load Current Sharing Accuracy, asMeasured Across Shunts from theOutput ofEach\nModule\n500Ω100 k Ω1 CS−\n2 CS+\n3 VDD\n4 GND13.5 V\nto\n15 V+\nEnable\nand\nBias OK\n+Disconnect Switch\ngM+\n3 V\n+8 CSO\n7 LS\n6 EAO\n5 ADJLoad Share\nBus Driver\n+\n3 VLoad Share Bus\nReceiverVBIAS\nFault\nProtectionError Amp\nAdjust AmpCurrent Sense\nAmp\nStart Up\nand\nAdjust\nLogic\nCopyright © 2016, Texas Instruments Incorporated\n7UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe UCC39002 isanadvanced, high-performance, low-cost load-share controller thatprovides allthenecessary\nfunctions toparallel multiple independent power supplies and modules. The UCC39002 can easily parallel\ncurrently available and popular synchronous buck converters, such asthose designed with theTPS40050\ncontroller.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Differential Current Sense Amplifier (CS+, CS−,CSO)\nThe UCC39002 features ahigh-gain and high-precision amplifier tomeasure thevoltage across alow-value\ncurrent sense resistor. Because theamplifier isfully uncommitted, thecurrent sense gain isuser programmable.\nThe extremely lowinput offset voltage oftheUCC39002 current sense amplifier makes itsuitable tomeasure\ncurrent information across alowvalue sense resistor. Furthermore, theinput common mode range includes\nground andthepositive supply railoftheUCC39002 (VDD).Accordingly, thecurrent sense resistor canbeplaced\nintheground return path orinthepositive output railofthepower supply VOaslong asVO≤VDD.The current\nsense amplifier isnotunity gain stable andmust have aminimum gain ofthree.\n7.3.2 Load Share BusDriver Amplifier (CSO)\nThis isaunity-gain buffer amplifier toprovide separation between theload share busvoltage and theoutput of\nthecurrent sense amplifier. The circuit implements anideal diode with virtually 0-V forward voltage drop by\nplacing thediode inside thefeedback loop oftheamplifier. The diode function isused toautomatically establish\ntherole ofthemaster module inthesystem. The UCC39002 which isassigned tobethemaster uses theload\nshare busdriver amplifier tocopy itsoutput current information ontotheload share bus.\nEAO\nADJ5IV\n00/c61/c87\nOUT,MIN\nLS,FULL _ SCALE100 k InV/c87 /c180/c61\n8UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFeature Description (continued)\nAllslave units, with lower output current levels bydefinition, have thisideal diode reversed biased (VCSO<VLS).\nConsequently, theVCSOand VLSsignals willbeseparated. That allows theerror amplifier oftheUCC39002 to\ncompare itsrespective module ’soutput current tothemaster module ’soutput current and make thenecessary\ncorrections toachieve abalanced current distribution.\nSince thebusisalways driven byasingle load share busdriver amplifier, thenumber ofmodules (n)arelimited\nbytheoutput current capability oftheamplifier according toEquation 1:\nwhere\n•100kΩistheinput impedance oftheLSpinasshown intheblock diagram,\n•IOUT,MIN isgiven inthedata sheet\n•andVLS,FULL_SCALE isthemaximum voltage ontheload share busatfullload. (1)\nNOTE\nThe number ofparallel units canbeincreased byreducing thefullscale busvoltage, that\nis,byreducing thecurrent sense gain.\n7.3.3 Load Share BusReceiver Amplifier (LS)\nThe load share bus receiver amplifier isaunity-gain buffer monitoring theload share bus voltage. Itsprimary\npurpose istoensure thattheload share busisnotloaded bytheinternal impedances oftheUCC39002. The LS\npinisalready internally compensated and has aninternal 15-kHz filter. Adding external capacitance, including\nstray capacitance, must beavoided tomaintain stability\n7.3.4 Error Amplifier (EAO)\nAspictured intheblock diagram, theUCC39002 employs atransconductance also called gMtype error amplifier.\nThe gMamplifier was chosen because itrequires only onepin,theoutput tobeaccessible forcompensation.\nThe purpose oftheerror amplifier istocompare theaverage, permodule current level totheoutput current of\ntherespective module controlled bytheUCC39002. Itisaccommodated byconnecting thebuffered VLSvoltage\ntoitsnoninverting input andtheVCSOsignal toitsinverting input. Iftheaverage permodule current, represented\nbytheload share busishigher than themodule ’sown output current, anerror signal willbedeveloped across\nthecompensation components connected between theEAO pinandground. The error signal isthan used bythe\nadjust amplifier tomake thenecessary output voltage adjustments toensure equal output currents among the\nparallel operated power supplies.\nIncase theUCC39002 assumes therole ofthemaster load share controller inthesystem oritisused in\nconjunction with astand alone power module, themeasured current signal onVCSOisapproximately equal tothe\nVLSvoltage. Toavoid erroneous output voltage adjustment, theinput oftheerror amplifier incorporates atypically\n25-mV offset toensure that theinverting input oftheerror amplifier isbiased higher than thenoninverting input.\nConsequently, when thetwosignals areequal, there willbenoadjustment made andtheinitial output voltage set\npoint ismaintained.\n7.3.5 Adjust Amplifier Output (ADJ)\nAcurrent proportional totheerror voltage VEAOonpin6issunk bytheADJ pin.This current flows through the\nadjust resistor RADJandchanges theoutput voltage ofthemodule controlled bytheUCC39002. The amplitude of\nthecurrent issetbythe500-Ωinternal resistor between ground and theemitter oftheamplifier ’sopen collector\noutput transistor according toFigure 2.The adjust current value isgiven inEquation 2:\n(2)\nAtthemaster module VEAOis0V,thus theadjust current must bezero aswell. This ensures that theoutput\nvoltage ofthemaster module remains atitsinitial output voltage setpoint atalltimes.\n8 CSO7 LS+\n+FAULT\nR\n2RVDD− 0.7 V\n1 CS−2 CS+\n+\nENABLE\n+0.5 V\n9UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFurthermore, atinsufficient bias level, during afault orwhen theUCC39002 isdisabled, thenoninverting input of\ntheadjust amplifier ispulled toground toprevent erroneous adjustment ofthemodule ’soutput voltage bythe\nload share controller.\n7.3.6 Enable Function (CS+, CS−)\nThe twoinputs ofthecurrent sense amplifier arealso used forimplementing anENABLE function. During normal\noperation CS−=CS+ and theinternal offset added between theCS−voltage and theinverting input ofthe\nenable comparator ensures that theUCC39002 isalways enabled. Byforcing theCS−pinapproximately 0.5V\nabove theCS+ pin, theUCC39002 can beforced into adisable mode. While disabled, theUCC39002\ndisconnects itself from theload share busanditsadjust current iszero.\nFigure 2.Enable Comparator\n7.3.7 Fault Protection\nAccidentally, theload share bus might beshorted toground ortothepositive bias voltage oftheUCC39002.\nThese events might result inerroneous output voltage adjustment. For that reason, theload share bus is\ncontinuously monitored byawindow comparator asshown inFigure 3.\nFigure 3.Fault Protection Comparators\nThe FAULT signal ishandled bythestart-up and adjust logic which pulls thenoninverting input oftheadjust\namplifier lowwhen theFAULT signal isasserted.\n7.3.8 Start-Up andAdjust Logic\nThe start-up and adjust logic responds tounusual operating conditions during start up,fault and disable. Under\nthese circumstances theinformation obtainable bytheerror amplifier oftheUCC39002 isnotsufficient tomake\ntheright output voltage adjustment, therefore theadjust amplifier isforced tocertain known states. Similarly, the\ndriver amplifier ofUCC39002 isdisabled during these conditions.\nIntheUCC39002 and UCC29002, during start-up, theload share driver amplifier isdisabled bythedisconnect\nswitch and theadjust amplifier isforced tosink themaximum current through theadjust resistor. This operating\nmode ensures that themodule controlled bytheUCC39002 willbeable toquickly engage insharing theload\ncurrent since itsoutput willbeadjusted toasufficiently high voltage immediately atturnon. Both theload share\ndriver andtheadjust amplifiers revert tonormal operation assoon asthemeasured current exceeds 80% ofthe\naverage permodule current level represented bytheLSbusvoltage. The UCC29002 and UCC29001 does not\nhave thislogic atstart up.Inthisway, theUCC2900x does notadjust theoutput ofthemodule toitsmaximum\nadjustment range atturn onandengages load sharing atmore moderate rate.\n4 GND3 VDD\n+\nBias_OKVBIAS\n(Internal Bias)\n14.2 V\n4.375 V\n10UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFeature Description (continued)\nIncase ofafault shorting theload share bustoground ortothebias oftheUCC39002 theload share busdriver\nand theadjust amplifiers aredisabled. The same action takes place when theUCC39002 isdisabled using the\nCS+ andCS−pins orwhen thebias voltage isbelow theminimum operating voltage.\n7.3.9 Bias andBias OKCircuit (VDD)\nThe UCC39002 isbuilt ona15-V, high-performance BiCMOS process. Therefore, themaximum voltage across\ntheVDDand GND pins (pin 3and 4respectively) islimited to15V.The recommended maximum operating\nvoltage is13.5 Vwhich corresponds tothetolerance oftheon-board 14.2-V Zener clamp circuit. Incase thebias\nvoltage could exceed the13.5-V limit, theUCC39002 should bepowered through acurrent limiting resistor. The\ncurrent intotheVDDpinmust belimited to10mAaslisted inAbsolute Maximum Ratings .\nThe bypass capacitor forVDD isalso thecompensation fortheinput active clamp ofthedevice and, assuch,\nmust beplaced asclose tothedevice pins (VDD andGND) aspossible, using agood-quality, low-ESL capacitor,\nincluding trace length. The device isoptimized foracapacitor value of0.1µFto1µF.\nFigure 4.VDDClamp andBias Monitor\nThe UCC39002 does nothave anundervoltage lockout circuit. The bias OKcomparator works asanenable\nfunction with a4.375-V threshold. While VDD<4.375 Vtheload share control functions aredisabled. While this\nmight beinconvenient forsome lowvoltage applications itisnecessary toensure high accuracy. The load share\naccuracy isdependent onworking with relatively large signal amplitudes ontheload share bus. Iftheinternal\noffsets, current sense error and ground potential difference between theUCC39002 controllers arecomparable\ninamplitude totheload share busvoltage, they cancause significant current distribution error inthesystem. The\nmaximum voltage ontheload share busislimited approximately 1.7Vbelow thebias voltage level (VDD)which\nwould result inanunacceptably lowload share bus amplitude therefore poor accuracy atlowVDDlevels. To\ncircumvent thispotential design problem, theUCC39002 does notoperate below theabove mentioned 4.375-V\nbias voltage threshold. Ifthesystem does nothave asuitable bias voltage available topower theUCC39002, TI\nrecommends using aninexpensive charge pump which cangenerate thebias voltage foralltheUCC39002s in\ntheload share system.\nThe maximum VDDoftheUCC39002 is15V.Forhigher-voltage applications, use theapplication solution as\nrecommended inFigure 5.AZener clamp ontheVDD pinisprovided internally sothedevice canbepowered\nfrom higher voltage rails using aminimum number ofexternal components.\nThe CSA inputs must beadjusted soastonotexceed their absolute maximum voltage ratings.\nCopyright © 2016, Texas Instruments Incorporated1\n2\n3\n48\n7\n6\n5CS−\nCS+\nVDD\nGNDCSO\nLS\nEAO\nADJCCOMP\nRCOMPUCC39002\nCBIASRBIAS1\nRSHUNTRADJ\nLOAD\nSNS−\nVOUT−SNS+VOUT+\nLS BUS\nTO OTHER\nUCC39002\nDEVICESLOAD CURRENT DIRECTION\nSYSTEM\nGROUNDPOWER SUPPLY\nOUTPUT\nPOWER SUPPLY\nOUTPUTRBIAS2\n11UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 5.High Voltage Application\nThe following isapractical step-by-step design procedure onhow touse theUCC39002 toparallel power\nmodules forload sharing.\n7.3.10 Paralleling thePower Modules\n•VOUT=nominal output voltage ofthemodules tobeparalleled\n•IOUT(max) =maximum output current ofeach module tobeparalleled\n•ΔVADJ=maximum output voltage adjustment range ofthepower modules tobeparalleled\n•N=number ofmodules\nNOTE\nThe power modules tobeparalleled must beequipped with true remote sense oraccess\ntothefeedback divider ofthemodule ’serror amplifier.\nAtypical high side application forasingle module isshown inFigure 6and isrepeated foreach module tobe\nparalleled.\nLoad DC−DC Module\nNetwork AnalyzerSource\nOutXFRMR+\n+VOUT\nSENSE+\nVIN\nChannel\nAChannel\nB+\n50/c87\nCopyright © 2016, Texas Instruments IncorporatedRSHUNT\n0.005 Ω\nRADJUST\nQ1C13 1 nF\nC12R16 16.2 k Ω\nREAO\n475Ω\nCEAO\n47 FµC11\n0.47 µFR14\n16.2 k ΩR19\n47 kΩR18\n1 kΩR13\n274ΩR15\n274Ω\n1\n428 CS−\nCS+\nGNDCSO\n7 LS\n6 EAO\n5 ADJU1\nUCC39002\n3 VDDTP13TP12\nLoad Share BusTP11\nV+\nV−V+\nV−\nS+\nS−SB2P1\nS1LoadPOWER MODULERSENSE\n200Ω\n12UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 6.Typical High-Side Application forSingle Power Module\nInFigure 6,P1represents theoutput voltage terminals ofthemodule, S1represents theremote sense terminals\nofthemodule, andasignal ontheSB2 terminal willenable thedisconnect feature ofthedevice. The load share\nbusisthecommon busbetween alloftheparalleled load share controllers. VDD must bedecoupled with agood-\nquality ceramic capacitor returned directly toGND.\n7.3.11 Measuring theLoop oftheModules\nUsing theconfiguration inFigure 7,measure theunity-gain crossover frequency ofthepower modules tobe\nparalleled. Atypical resultant bode plotisshown inFigure 8.\nFigure 7.Unity-Gain Crossover Frequency Measurement Connection Diagram\n1 10 100 1000−40−30−20−10010203040\nf − Frequency − HzGain − dB\nUNITY GAIN\nCROSSOVER\nFREQUENCY\nfCO= 40 Hz\n13UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 8.Power Module Bode Plot\n7.4 Device Functional Modes\n7.4.1 Fault\nThis condition occurs iftheload share busisshorted high orlow. Under thiscondition thedevice responds by\npulling theinverting input oftheadjust amplifier low. See Fault Protection fordetails.\n7.4.2 Start-Up\nDuring start uptheload share driver amplifier isdisabled and theadjust amplifier isforced tosink themaximum\ncurrent through theadjust resistor. See Start-Up andAdjust Logic fordetails.\n14UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe UCC39002 isanadvanced, high-performance load-share controller thatprovides allthenecessary functions\ntoparallel multiple independent power supplies orDC-to-DC modules. This load-share circuit isbased upon the\nautomatic master orslave architecture used intheUC3902 and theUC3907 load-share controllers providing\nbetter than 1%current-share error between themodules atfullload.\n1\n2\n3\n48\n7\n6\n5CS−\nCS+\nVDD\nGNDCSO\nLS\nEAO\nADJUCC39002V+\nS+\nV−S−POWER SUPPLY\nWITH\nREMOTE SENSERSHUNT\nRADJ\n1\n2\n3\n48\n7\n6\n5CS−\nCS+\nVDD\nGNDCSO\nLS\nEAO\nADJUCC39002V+V+\nS+\nV−S−POWER SUPPLY\nWITH\nREMOTE SENSERSHUNT\nRADJ\nLOAD\n1\n2\n3\n48\n7\n6\n5CS−\nCS+\nVDD\nGNDCSO\nLS\nEAO\nADJUCC39002V+V+\nS+\nV−S−POWER SUPPLY\nWITH\nREMOTE SENSERSHUNT\nRADJ\n15UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated8.2 Typical Application\nFigure 9.Typical High-Side Current-Sensing Application\n/c40 /c41 ADJ(max) OUT(max) SHUNT\nADJUST\nADJ(max)\nOUT ADJ(max)\nSENSEV I R 500\nR\nV\nV V 1 V 500R/c68 /c45 /c180 /c180 /c87\n/c179\n/c233 /c249 /c68/c230 /c246/c45 /c68 /c45 /c45 /c180 /c87 /c234 /c250 /c231 /c247/c231 /c247/c234 /c250 /c232 /c248 /c235 /c251\nCSO\nCSA\nSHUNT OUT(max)VAR I/c61/c180\nCSO(max)V VDD 2 V /c60 /c45\nOUT(max) SHUNT ADJ(max)I R V /c180 /c60/c60 /c68\n16UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1 Design Requirements\nInorder toproperly configure and design with theUCC39002 itnecessary togather requirements forthe\nfollowing system level performance metrics.\n1.Required system level stability toinclude phase margin (φm),gain margin (gm),and bandwidth (fbw).Typical\nvalues areφm=45°,gm=10dB,andfbw=fs/10where fsistheswitching frequency.\n2.Required current sharing accuracy. Typically thisis1%.\n8.2.2 Detailed Design Procedure\nThe following isapractical step-by-step design procedure onhow touse theUCC39002 toparallel power\nmodules forload sharing.\n8.2.2.1 The Shunt Resistor\nSelection oftheshunt resistor islimited byitsvoltage drop atmaximum module output current. This voltage drop\nshould bemuch less than thevoltage adjustment range ofthemodule shown inEquation 3:\n(3)\nOther limitations forthesense resistor arethedesired minimum power dissipation and available component\nratings.\n8.2.2.2 The CSA Gain\nThe gain ofthecurrent sense amplifier isconfigured bythecompensation components between Pin1,CS−,and\nPin8,CSO, oftheload share device. The voltage attheCSO pinislimited bythesaturation voltage ofthe\ninternal current sense amplifier andmust beatleast twovolts less than VDD inEquation 4:\n(4)\nThe maximum current sense amplifier gain isequal toEquation 5:\n(5)\nReferring toFigure 6,thegain isequal toR16/R15 and ahigh-frequency pole, configured with C13, isused for\nnoise filtering. This impedance ismirrored attheCS+ pinofthedifferential amplifier asshown.\nThe current sense amplifier output voltage, VCSO,serves astheinput totheunity gain LSbusdriver. The module\nwith thehighest output voltage forward biases theinternal diode attheoutput oftheLSbusdriver anddetermine\nthevoltage ontheload share bus, VLS.The other modules actasslaves andrepresent aload ontheIVDDofthe\nmodule duetotheinternal 100-kΩresistor attheLSpin.This increase insupply current forthemaster module is\nequal toN(V LS/100 kΩ).\n8.2.2.3 Determining RADJUST\nThe Sense+ terminal ofthemodule isconnected totheADJ pinoftheload-share controller. Byplacing aresistor\nbetween thisADJ pinand theload, anartificial Sense+ voltage iscreated from thevoltage drop across RADJUST\ndue tothecurrent sunk bytheinternal NPN transistor. The voltage attheADJ pinmust bemaintained at\napproximately 1Vabove thevoltage attheEAO pin. This isnecessary inorder tokeep thetransistor atthe\noutput oftheinternal adjust amplifier from saturating. Tofulfill thisrequirement, RADJUST isfirstcalculated using\nEquation 6:\nwhere\n•RSHUNT isthecurrent sense resistor,\n•andRSENSE istheinternal resistance between VOUT+ andSENSE+ within themodule. (6)\n/c40 /c41 /c40 /c41/c40 /c412 2\nEAO\nCO EAO PWR CO V CSA ADJ1 1R2 f C gm A f A A A/c230 /c246/c230 /c246/c231 /c247 /c61 /c45/c231 /c247/c231 /c247 /c231 /c247 /c112 /c180 /c180 /c180 /c180/c232 /c248 /c232 /c248\n/c40 /c41/c40 /c41 MODULE CO\nPWR COG fA f 1020/c230 /c246\n/c61 /c231 /c247/c231 /c247/c232 /c248\n/c40 /c41ADJUST SENSE\nADJ\nADJUST SENSER RAR R 500/c180/c61/c180 /c180 /c87\nSHUNT OUT\nV LOAD\nLOAD OUT(max)R VA , RR I/c61 /c61\nCSAR16AR15/c61\n/c40 /c41/c40 /c41/c40 /c41 /c40 /c41 /c40 /c41M\nEAO CSA V ADJ PWR CO\nCOgC A A A A f2 f/c230 /c246/c61/c231 /c247/c112/c232 /c248\nADJ(max) OUT(max) SHUNT\nADJUST\nADJ(max)\nADJ(max)\nSENSEV I R\nRV\nIR/c233 /c249/c68 /c45 /c180/c235 /c251/c179/c68\n/c45\n17UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTypical Application (continued)\nAlso needed forconsideration istheactual adjust pincurrent. The maximum sink current fortheADJ pin,IADJmax ,\nis6mA asdetermined bytheinternal 500-Ωemitter resistor and 3-V clamp. The value ofadjust resistor,\nRADJUST ,isbased upon themaximum adjustment range ofthemodule, ΔVADJmax .This adjust resistor is\ndetermined using Equation 7:\n(7)\nByselecting aresistor that meets both ofthese minimum requirements, theADJ pinwillbeatleast 1Vgreater\nthan theEAO voltage andtheadjust pinsink current willnotexceed its6mAmaximum.\n8.2.2.4 Error Amplifier Compensation\nThe total load-share loop unity-gain crossover frequency, fCO,must besetatleast one decade below the\nmeasured crossover frequency ofthe paralleled modules previously measured, fCO(module) .(See Figure 8)\nCompensation ofthetransconductance error amplifier isaccomplished byplacing thecompensation resistor,\nREAO,and capacitor, CEAO,between EAO and GND. The values ofthese components isdetermined using\nEquation 8andEquation 13.\nwhere\n•gMisthetransconductance oftheerror amplifier, typically 14mS,\n•fCOisequal tothedesired crossover frequency inHzoftheload share loop, typically fCO (module)/10,\n•ACSAistheCSA gain,\n•AVisthevoltage gain,\n•AADJisthegain associated with theadjust amplifier,\n•|APWR(fCO)|isthemeasured gain ofthepower module atthedesired load share crossover frequency, fCO,\nconverted toV/Vfrom dB (8)\n(9)\n(10)\n(11)\nwhere\n•GMODULE (fco)isthemeasured value ofthegain from Figure 8,atthedesired crossover frequency. (12)\nOnce the CEAO capacitor isdetermined, REAO isselected toachieve the desired loop response, using\nEquation 13:\n(13)\n1\n2\n3\n5 4CS+CS- 8\n7\n6 VDD\nGNDLSCSO\nEAO\nADJCAPRES\nCAP\nCAPCAP\nRESRESRESSHUNT\nPower Supply with\nRemote SenseV+\nS+\nS-\nV-RES\nVOUT\nLS BUS\nGND\n1 10 100 1000−40−30−20−10010203040\nf − Frequency − HzGain − dB\nUNITY GAIN\nCROSSOVER\nFREQUENCY\nfCO= 40 Hz\n18UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.3 Application Curve\nFigure 10.Power Module Bode Plot\n9Power Supply Recommendations\nVDDmust bedecoupled with agood-quality ceramic capacitor returned directly toGND. The device isoptimized\nforacapacitor value of0.1µFto1µF.\n10Layout\n10.1 Layout Guidelines\nThe bypass capacitor forVDDisalso thecompensation fortheinput active clamp ofthedevice and, assuch,\nmust beplaced asclose tothedevice pins (VDDandGND) aspossible, using agood-quality, low-ESL capacitor,\nincluding trace length.\n10.2 Layout Example\nFigure 11.Layout Example\n19UCC29002 ,UCC29002-1 ,UCC39002\nwww.ti.com SLUS495I –SEPTEMBER 2001 –REVISED MAY 2016\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Documentation Support\n11.2.1 Related Documentation\nForfurther details, refer tothefollowing document:\n•Reference Design, 48-V IN,12-V OUTLoadshare System Using UCC39002 with Three DC/DC PH-100S4\nModules ,SLUA270\nForamore complete description ofgeneral load sharing topics, refer tothefollowing documents.\n•Application Note, The UC3902 Load Share Controller and ItsPerformance inDistributed Power Systems ,\nSLUA128\n•Application Note, UC3907 Load Share ICSimplifies Parallel Power Supply Design ,SLUA147\n11.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 1.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nUCC29002 Click here Click here Click here Click here Click here\nUCC29002-1 Click here Click here Click here Click here Click here\nUCC39002 Click here Click here Click here Click here Click here\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nIntel isaregistered trademark ofIntel Corporation.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n20UCC29002 ,UCC29002-1 ,UCC39002\nSLUS495I –SEPTEMBER 2001 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: UCC29002 UCC39002Submit Documentation Feedback Copyright ©2001 –2016, Texas Instruments Incorporated11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-May-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC29002D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 29002Samples\nUCC29002D/1 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 290021Samples\nUCC29002DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 29002Samples\nUCC29002DGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 105 29002Samples\nUCC29002DGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 105 29002Samples\nUCC29002DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 29002Samples\nUCC29002DR/1 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 290021Samples\nUCC29002P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 105 UCC29002PSamples\nUCC39002D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 39002Samples\nUCC39002DGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR 0 to 70 39002Samples\nUCC39002DGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR 0 to 70 39002Samples\nUCC39002DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 39002Samples\nUCC39002P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 UCC39002PSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-May-2022\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCC29002DGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC29002DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC29002DR/1 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC39002DGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC39002DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCC29002DGKR VSSOP DGK 82500 366.0 364.0 50.0\nUCC29002DR SOIC D 82500 340.5 336.1 25.0\nUCC29002DR/1 SOIC D 82500 340.5 336.1 25.0\nUCC39002DGKR VSSOP DGK 82500 366.0 364.0 50.0\nUCC39002DR SOIC D 82500 340.5 336.1 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nUCC29002D D SOIC 8 75 506.6 8 3940 4.32\nUCC29002D D SOIC 8 75 507 8 3940 4.32\nUCC29002D/1 D SOIC 8 75 506.6 8 3940 4.32\nUCC29002D/1 D SOIC 8 75 507 8 3940 4.32\nUCC29002DG4 D SOIC 8 75 507 8 3940 4.32\nUCC29002DG4 D SOIC 8 75 506.6 8 3940 4.32\nUCC29002DGK DGK VSSOP 8 80 330 6.55 500 2.88\nUCC29002P P PDIP 8 50 506 13.97 11230 4.32\nUCC39002D D SOIC 8 75 507 8 3940 4.32\nUCC39002D D SOIC 8 75 506.6 8 3940 4.32\nUCC39002DGK DGK VSSOP 8 80 330 6.55 500 2.88\nUCC39002P P PDIP 8 50 506 13.97 11230 4.32PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: UCC29002DR

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VDD): 4.575 V to 13.5 V (recommended operating conditions)
  - Absolute Maximum Supply Voltage: 15 V
- **Current Ratings:**
  - Supply Current (IDD): 10 mA (maximum)
  - Adjust Pin Sink Current (IADJ): 6 mA (maximum)
- **Power Consumption:**
  - Supply Current (no load): 2.5 mA to 3.5 mA
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -55 °C to 150 °C
  - Storage Temperature (Tstg): -65 °C to 150 °C
- **Package Type:**
  - 8-Pin SOIC (UCC29002DR)
- **Special Features:**
  - High accuracy current sharing (better than 1% error at full load)
  - High-side or low-side current-sense capability
  - Ultra-low offset current sense amplifier
  - Single wire load share bus
  - Intel® SSI Load Share Specification compliant
  - Load share bus protection against shorts
- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **UCC29002** is an advanced load-share controller designed for parallel operation of multiple independent power supplies or DC-to-DC modules. It is particularly suited for high-reliability applications in server, workstation, telecom, and distributed power systems. The device utilizes a master/slave architecture to ensure balanced current distribution among power modules, achieving high accuracy in current sharing.

#### Typical Applications:
- **Power Management:** The UCC29002 is used in systems requiring multiple power supplies to operate in parallel, ensuring that load sharing is efficient and reliable.
- **Redundant Power Systems:** It is ideal for N+1 redundant configurations where reliability is critical, allowing for seamless operation even if one power supply fails.
- **Telecommunications Equipment:** The controller is suitable for telecom applications where power supply redundancy and reliability are essential.
- **Server and Workstation Power Supplies:** It can be integrated into power supply units for servers and workstations that require high current and reliability.

This component is essential for applications that demand precise load sharing and redundancy in power supply systems, ensuring optimal performance and reliability in critical environments.