# Scalable Array Multiplier Design in Verilog

## Description
Designed a scalable array multiplier architecture supporting 8-bit, 16-bit,
and 32-bit multiplication using Verilog HDL. The design is based on
combinational array multiplier architecture using Half Adders and Full Adders.

## Features
- 8×8, 16×16, and 32×32 bit array multipliers
- Modular and scalable RTL design
- Separate testbenches for each configuration
- Verified through simulation

## RTL Schematic
### 8-bit Multiplier
![8-bit](images/schematic_8bit.png)

### 16-bit Multiplier
![16-bit](images/schematic_16bit.png)

### 32-bit Multiplier
![32-bit](images/schematic_32bit.png)

## Simulation Results
### 8-bit
![sim8](images/sim_8bit.png)

### 16-bit
![sim16](images/sim_16bit.png)

### 32-bit
![sim32](images/sim_32bit.png)

## Tools
- Verilog HDL
- Vivado / GTKWave
