==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19737 ; free virtual = 32911
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19737 ; free virtual = 32911
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19736 ; free virtual = 32911
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19735 ; free virtual = 32911
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19718 ; free virtual = 32894
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19718 ; free virtual = 32894
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.31 seconds; current allocated memory: 139.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 139.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 139.976 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19713 ; free virtual = 32890
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_15.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_15.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
