# MicroBlaze ê¸°ë°˜ AXI4_Lite_Protocol

![alt text](img/AXI_BD.png)

## í”„ë¡œì íŠ¸ ê°œìš”

## ê°œë°œ ì¼ì •

## ê°œë°œ í™˜ê²½

|       | **TOOL** |
| :-----: | :-----: |
| **IDE**   | ![VSCode](https://img.shields.io/badge/VSCode-007ACC?style=for-the-badge&logo=visualstudiocode&logoColor=white) |
| **Language** | ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-5C2D91?style=for-the-badge&logoColor=white) ![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white) |
| **EDA**   | ![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-FFB500?style=for-the-badge&logo=xilinx&logoColor=white) ![Vitis](https://img.shields.io/badge/Vitis-FA2E2E?style=for-the-badge&logo=xilinx&logoColor=white) |


## AXI4_Lite_Protocol

> ARMì‚¬ì˜ AXI4-Lite ë°ì´í„°ì‹œíŠ¸ë¥¼ ê¸°ë°˜ìœ¼ë¡œ, ì£¼ì†Œ ë‹¨ê³„(Address Phase), ë°ì´í„° ë‹¨ê³„(Data Phase), ì‘ë‹µ ë‹¨ê³„(Response Phase)ë¥¼ í¬í•¨í•œ ì „ì†¡ íƒ€ì´ë°ì„ ë¶„ì„í•˜ê³  êµ¬í˜„í•˜ì˜€ìŠµë‹ˆë‹¤.

#### ğŸ“ [AXI4_Lite_Protocol Spec](./docs/AMBA_AXI.pdf)

| **AW** | **W** | **B** |
| :---: | :---: | :---: |
| <img src="img/Master_AW.png" width="150"/> | <img src="img/Master_W.png" width="150"/> | <img src="img/Master_B.png" width="150"/> |

| **AR** | **R** |
| :---: | :---: |
| <img src="img/Master_AR.png" width="150"/> | <img src="img/Master_R.png" width="150"/> |



## Memory Map

## Peripheral Block Diagram

## SystemVerilog Verification


## ğŸ“½ï¸ ë™ì‘ì˜ìƒ

