   1               		.file	"xmem.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.file 0 "/home/files/osdev/platform/avr" "xmem/xmem.c"
  12               	_xmem_overlap:
  13               	.LVL0:
  14               	.LFB14:
  15               		.file 1 "xmem/xmem.c"
   1:xmem/xmem.c   **** /**
   2:xmem/xmem.c   ****  * @file    xmem.c
   3:xmem/xmem.c   ****  * @author  Tim Gabrikowski, Anton Tchekov
   4:xmem/xmem.c   ****  * @version 0.1
   5:xmem/xmem.c   ****  * @date    01.05.2023
   6:xmem/xmem.c   ****  */
   7:xmem/xmem.c   **** 
   8:xmem/xmem.c   **** #include <xmem.h>
   9:xmem/xmem.c   **** #include <spi.h>
  10:xmem/xmem.c   **** #include <logger.h>
  11:xmem/xmem.c   **** #include <gpio.h>
  12:xmem/xmem.c   **** #include <avr/io.h>
  13:xmem/xmem.c   **** #include <avr/pgmspace.h>
  14:xmem/xmem.c   **** #include <stdlib.h>
  15:xmem/xmem.c   **** 
  16:xmem/xmem.c   **** #define BANK_COUNT            3
  17:xmem/xmem.c   **** #define BANK_SIZE_POT        17
  18:xmem/xmem.c   **** #define BANK_SIZE              0x20000UL
  19:xmem/xmem.c   **** #define OUTPUT_INTERVAL        0x2000UL
  20:xmem/xmem.c   **** #define DUMMY                  0xFF
  21:xmem/xmem.c   **** #define SEED                 42
  22:xmem/xmem.c   **** 
  23:xmem/xmem.c   **** /** Write block command */
  24:xmem/xmem.c   **** #define SRAM_COMMAND_WRITE    2
  25:xmem/xmem.c   **** 
  26:xmem/xmem.c   **** /** Read block command */
  27:xmem/xmem.c   **** #define SRAM_COMMAND_READ     3
  28:xmem/xmem.c   **** 
  29:xmem/xmem.c   **** /* --- PRIVATE --- */
  30:xmem/xmem.c   **** static void _xmem_start(u8 bank, u8 command, u32 addr)
  31:xmem/xmem.c   **** {
  32:xmem/xmem.c   **** 	XMEM_SELECT(bank);
  33:xmem/xmem.c   **** 	spi_xchg(command);
  34:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
  35:xmem/xmem.c   **** 	spi_xchg(addr >> 8);
  36:xmem/xmem.c   **** 	spi_xchg(addr);
  37:xmem/xmem.c   **** }
  38:xmem/xmem.c   **** 
  39:xmem/xmem.c   **** static void _memtest(void)
  40:xmem/xmem.c   **** {
  41:xmem/xmem.c   **** 	u8 bank, w, v;
  42:xmem/xmem.c   **** 	u32 i;
  43:xmem/xmem.c   **** 
  44:xmem/xmem.c   **** 	/* Run checkerboard memory test */
  45:xmem/xmem.c   **** 	log_boot_P(PSTR("Starting complete memory test"));
  46:xmem/xmem.c   **** 
  47:xmem/xmem.c   **** 	spi_fast();
  48:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
  49:xmem/xmem.c   **** 	{
  50:xmem/xmem.c   **** 		log_boot_P(PSTR("Testing memory bank [%02d]"), bank + 1);
  51:xmem/xmem.c   **** 
  52:xmem/xmem.c   **** 		/* Write */
  53:xmem/xmem.c   **** 		log_boot_P(PSTR("Writing pattern"));
  54:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
  55:xmem/xmem.c   **** 		/* srand(SEED); */
  56:xmem/xmem.c   **** 		v = 0xAA;
  57:xmem/xmem.c   **** 		for(i = 0; ; ++i)
  58:xmem/xmem.c   **** 		{
  59:xmem/xmem.c   **** 			v = ~v; /* rand(); */
  60:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
  61:xmem/xmem.c   **** 			{
  62:xmem/xmem.c   **** 				log_boot_P(PSTR("0x%06lX"), i);
  63:xmem/xmem.c   **** 			}
  64:xmem/xmem.c   **** 
  65:xmem/xmem.c   **** 			if(i >= BANK_SIZE)
  66:xmem/xmem.c   **** 			{
  67:xmem/xmem.c   **** 				break;
  68:xmem/xmem.c   **** 			}
  69:xmem/xmem.c   **** 
  70:xmem/xmem.c   **** 			spi_xchg(v);
  71:xmem/xmem.c   **** 		}
  72:xmem/xmem.c   **** 
  73:xmem/xmem.c   **** 		XMEM_DESELECT(bank);
  74:xmem/xmem.c   **** 
  75:xmem/xmem.c   **** 		/* Read */
  76:xmem/xmem.c   **** 		log_boot_P(PSTR("Verifying pattern"));
  77:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
  78:xmem/xmem.c   **** 		/* srand(SEED); */
  79:xmem/xmem.c   **** 		v = 0xAA;
  80:xmem/xmem.c   **** 		for(i = 0; ; ++i)
  81:xmem/xmem.c   **** 		{
  82:xmem/xmem.c   **** 			v = ~v; /* rand(); */
  83:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
  84:xmem/xmem.c   **** 			{
  85:xmem/xmem.c   **** 				log_boot_P(PSTR("0x%06lX"), i);
  86:xmem/xmem.c   **** 			}
  87:xmem/xmem.c   **** 
  88:xmem/xmem.c   **** 			if(i >= BANK_SIZE)
  89:xmem/xmem.c   **** 			{
  90:xmem/xmem.c   **** 				break;
  91:xmem/xmem.c   **** 			}
  92:xmem/xmem.c   **** 
  93:xmem/xmem.c   **** 			w = spi_xchg(DUMMY);
  94:xmem/xmem.c   **** 			if(w != v)
  95:xmem/xmem.c   **** 			{
  96:xmem/xmem.c   **** 				XMEM_DESELECT(bank);
  97:xmem/xmem.c   **** 				panic(PSTR(
  98:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
  99:xmem/xmem.c   **** 					"[0x%02X != 0x%02X]"),
 100:xmem/xmem.c   **** 					i, w, v);
 101:xmem/xmem.c   **** 			}
 102:xmem/xmem.c   **** 		}
 103:xmem/xmem.c   **** 
 104:xmem/xmem.c   **** 		XMEM_DESELECT(bank);
 105:xmem/xmem.c   **** 	}
 106:xmem/xmem.c   **** }
 107:xmem/xmem.c   **** 
 108:xmem/xmem.c   **** static void _xmem_read(u8 bank, u16 addr, void *data, u16 size)
 109:xmem/xmem.c   **** {
 110:xmem/xmem.c   **** 	u16 i;
 111:xmem/xmem.c   **** 	u8 *data8 = data;
 112:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_READ, addr);
 113:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 114:xmem/xmem.c   **** 	{
 115:xmem/xmem.c   **** 		data8[i] = spi_xchg(DUMMY);
 116:xmem/xmem.c   **** 	}
 117:xmem/xmem.c   **** 
 118:xmem/xmem.c   **** 	XMEM_DESELECT(bank);
 119:xmem/xmem.c   **** }
 120:xmem/xmem.c   **** 
 121:xmem/xmem.c   **** static void _xmem_write(u8 bank, u16 addr, const void *data, u16 size)
 122:xmem/xmem.c   **** {
 123:xmem/xmem.c   **** 	u16 i;
 124:xmem/xmem.c   **** 	const u8 *data8 = data;
 125:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 126:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 127:xmem/xmem.c   **** 	{
 128:xmem/xmem.c   **** 		spi_xchg(data8[i]);
 129:xmem/xmem.c   **** 	}
 130:xmem/xmem.c   **** 
 131:xmem/xmem.c   **** 	XMEM_DESELECT(bank);
 132:xmem/xmem.c   **** }
 133:xmem/xmem.c   **** 
 134:xmem/xmem.c   **** static void _xmem_set(u8 bank, u16 addr, u8 value, u16 size)
 135:xmem/xmem.c   **** {
 136:xmem/xmem.c   **** 	u16 i;
 137:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 138:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 139:xmem/xmem.c   **** 	{
 140:xmem/xmem.c   **** 		spi_xchg(value);
 141:xmem/xmem.c   **** 	}
 142:xmem/xmem.c   **** 
 143:xmem/xmem.c   **** 	XMEM_DESELECT(bank);
 144:xmem/xmem.c   **** }
 145:xmem/xmem.c   **** 
 146:xmem/xmem.c   **** static u8 _addr_to_bank(u32 addr)
 147:xmem/xmem.c   **** {
 148:xmem/xmem.c   **** 	return addr >> BANK_SIZE_POT;
 149:xmem/xmem.c   **** }
 150:xmem/xmem.c   **** 
 151:xmem/xmem.c   **** static u32 _addr_bank_offset(u32 addr)
 152:xmem/xmem.c   **** {
 153:xmem/xmem.c   **** 	return addr & (BANK_SIZE - 1);
 154:xmem/xmem.c   **** }
 155:xmem/xmem.c   **** 
 156:xmem/xmem.c   **** typedef struct
 157:xmem/xmem.c   **** {
 158:xmem/xmem.c   **** 	u8 BankFirst, BankSecond;
 159:xmem/xmem.c   **** 	u16 AddrFirst, SizeFirst, SizeSecond;
 160:xmem/xmem.c   **** } AddrHelper;
 161:xmem/xmem.c   **** 
 162:xmem/xmem.c   **** static void _xmem_overlap(u32 addr, u16 size, AddrHelper *h)
 163:xmem/xmem.c   **** {
  16               		.loc 1 163 1 view -0
  17               		.cfi_startproc
  18               		.loc 1 163 1 is_stmt 0 view .LVU1
  19 0000 CF92      		push r12
  20               		.cfi_def_cfa_offset 3
  21               		.cfi_offset 12, -2
  22 0002 DF92      		push r13
  23               		.cfi_def_cfa_offset 4
  24               		.cfi_offset 13, -3
  25 0004 EF92      		push r14
  26               		.cfi_def_cfa_offset 5
  27               		.cfi_offset 14, -4
  28 0006 FF92      		push r15
  29               		.cfi_def_cfa_offset 6
  30               		.cfi_offset 15, -5
  31 0008 0F93      		push r16
  32               		.cfi_def_cfa_offset 7
  33               		.cfi_offset 16, -6
  34 000a 1F93      		push r17
  35               		.cfi_def_cfa_offset 8
  36               		.cfi_offset 17, -7
  37               	/* prologue: function */
  38               	/* frame size = 0 */
  39               	/* stack size = 6 */
  40               	.L__stack_usage = 6
  41 000c 6B01      		movw r12,r22
  42 000e 7C01      		movw r14,r24
  43 0010 BA01      		movw r22,r20
  44               	.LVL1:
  45               		.loc 1 163 1 view .LVU2
  46 0012 F901      		movw r30,r18
 164:xmem/xmem.c   **** 	u32 addr_end;
  47               		.loc 1 164 2 is_stmt 1 view .LVU3
 165:xmem/xmem.c   **** 
 166:xmem/xmem.c   **** 	h->AddrFirst = _addr_bank_offset(addr);
  48               		.loc 1 166 2 view .LVU4
  49               	.LVL2:
  50               	.LBB10:
  51               	.LBI10:
 151:xmem/xmem.c   **** {
  52               		.loc 1 151 12 view .LVU5
  53               	.LBB11:
 153:xmem/xmem.c   **** }
  54               		.loc 1 153 2 view .LVU6
 153:xmem/xmem.c   **** }
  55               		.loc 1 153 14 is_stmt 0 view .LVU7
  56 0014 D701      		movw r26,r14
  57 0016 C601      		movw r24,r12
  58 0018 A170      		andi r26,1
  59 001a BB27      		clr r27
  60               	.LBE11:
  61               	.LBE10:
  62               		.loc 1 166 15 view .LVU8
  63 001c 9383      		std Z+3,r25
  64 001e 8283      		std Z+2,r24
 167:xmem/xmem.c   **** 	addr_end = addr + size - 1;
  65               		.loc 1 167 2 is_stmt 1 view .LVU9
  66               		.loc 1 167 18 is_stmt 0 view .LVU10
  67 0020 CA01      		movw r24,r20
  68 0022 A0E0      		ldi r26,0
  69 0024 B0E0      		ldi r27,0
  70               		.loc 1 167 11 view .LVU11
  71 0026 0197      		sbiw r24,1
  72 0028 A109      		sbc r26,__zero_reg__
  73 002a B109      		sbc r27,__zero_reg__
  74 002c 8C0D      		add r24,r12
  75 002e 9D1D      		adc r25,r13
  76 0030 AE1D      		adc r26,r14
  77 0032 BF1D      		adc r27,r15
  78               	.LVL3:
 168:xmem/xmem.c   **** 
 169:xmem/xmem.c   **** 	h->BankFirst = _addr_to_bank(addr);
  79               		.loc 1 169 2 is_stmt 1 view .LVU12
  80               	.LBB12:
  81               	.LBI12:
 146:xmem/xmem.c   **** {
  82               		.loc 1 146 11 view .LVU13
  83               	.LBB13:
 148:xmem/xmem.c   **** }
  84               		.loc 1 148 2 view .LVU14
 148:xmem/xmem.c   **** }
  85               		.loc 1 148 14 is_stmt 0 view .LVU15
  86 0034 21E1      		ldi r18,17
  87               		1:
  88 0036 F694      		lsr r15
  89 0038 E794      		ror r14
  90 003a D794      		ror r13
  91 003c C794      		ror r12
  92 003e 2A95      		dec r18
  93 0040 01F4      		brne 1b
  94               	.LVL4:
 148:xmem/xmem.c   **** }
  95               		.loc 1 148 14 view .LVU16
  96               	.LBE13:
  97               	.LBE12:
  98               		.loc 1 169 15 view .LVU17
  99 0042 C082      		st Z,r12
 170:xmem/xmem.c   **** 	h->BankSecond = _addr_to_bank(addr_end);
 100               		.loc 1 170 2 is_stmt 1 view .LVU18
 101               	.LVL5:
 102               	.LBB14:
 103               	.LBI14:
 146:xmem/xmem.c   **** {
 104               		.loc 1 146 11 view .LVU19
 105               	.LBB15:
 148:xmem/xmem.c   **** }
 106               		.loc 1 148 2 view .LVU20
 148:xmem/xmem.c   **** }
 107               		.loc 1 148 14 is_stmt 0 view .LVU21
 108 0044 8C01      		movw r16,r24
 109 0046 9D01      		movw r18,r26
 110 0048 41E1      		ldi r20,17
 111               		1:
 112 004a 3695      		lsr r19
 113 004c 2795      		ror r18
 114 004e 1795      		ror r17
 115 0050 0795      		ror r16
 116 0052 4A95      		dec r20
 117 0054 01F4      		brne 1b
 118               	.LVL6:
 148:xmem/xmem.c   **** }
 119               		.loc 1 148 14 view .LVU22
 120               	.LBE15:
 121               	.LBE14:
 122               		.loc 1 170 16 view .LVU23
 123 0056 0183      		std Z+1,r16
 171:xmem/xmem.c   **** 	if(h->BankFirst == h->BankSecond)
 124               		.loc 1 171 2 is_stmt 1 view .LVU24
 125               		.loc 1 171 4 is_stmt 0 view .LVU25
 126 0058 0C15      		cp r16,r12
 127 005a 01F0      		breq .L2
 172:xmem/xmem.c   **** 	{
 173:xmem/xmem.c   **** 		h->SizeFirst = size;
 174:xmem/xmem.c   **** 	}
 175:xmem/xmem.c   **** 	else
 176:xmem/xmem.c   **** 	{
 177:xmem/xmem.c   **** 		h->SizeSecond = _addr_bank_offset(addr_end);
 128               		.loc 1 177 3 is_stmt 1 view .LVU26
 129               	.LVL7:
 130               	.LBB16:
 131               	.LBI16:
 151:xmem/xmem.c   **** {
 132               		.loc 1 151 12 view .LVU27
 133               	.LBB17:
 153:xmem/xmem.c   **** }
 134               		.loc 1 153 2 view .LVU28
 153:xmem/xmem.c   **** }
 135               		.loc 1 153 14 is_stmt 0 view .LVU29
 136 005c A170      		andi r26,1
 137 005e BB27      		clr r27
 138               	.LVL8:
 153:xmem/xmem.c   **** }
 139               		.loc 1 153 14 view .LVU30
 140               	.LBE17:
 141               	.LBE16:
 142               		.loc 1 177 17 view .LVU31
 143 0060 9783      		std Z+7,r25
 144 0062 8683      		std Z+6,r24
 178:xmem/xmem.c   **** 		h->SizeFirst = size - h->SizeSecond;
 145               		.loc 1 178 3 is_stmt 1 view .LVU32
 146               		.loc 1 178 23 is_stmt 0 view .LVU33
 147 0064 681B      		sub r22,r24
 148 0066 790B      		sbc r23,r25
 149               	.LVL9:
 150               	.L2:
 173:xmem/xmem.c   **** 	}
 151               		.loc 1 173 16 view .LVU34
 152 0068 7583      		std Z+5,r23
 153 006a 6483      		std Z+4,r22
 154               	/* epilogue start */
 179:xmem/xmem.c   **** 	}
 180:xmem/xmem.c   **** }
 155               		.loc 1 180 1 view .LVU35
 156 006c 1F91      		pop r17
 157 006e 0F91      		pop r16
 158 0070 FF90      		pop r15
 159 0072 EF90      		pop r14
 160 0074 DF90      		pop r13
 161 0076 CF90      		pop r12
 162 0078 0895      		ret
 163               		.cfi_endproc
 164               	.LFE14:
 167               	_xmem_start:
 168               	.LVL10:
 169               	.LFB7:
  31:xmem/xmem.c   **** 	XMEM_SELECT(bank);
 170               		.loc 1 31 1 is_stmt 1 view -0
 171               		.cfi_startproc
  31:xmem/xmem.c   **** 	XMEM_SELECT(bank);
 172               		.loc 1 31 1 is_stmt 0 view .LVU37
 173 007a CF93      		push r28
 174               		.cfi_def_cfa_offset 3
 175               		.cfi_offset 28, -2
 176 007c DF93      		push r29
 177               		.cfi_def_cfa_offset 4
 178               		.cfi_offset 29, -3
 179               	/* prologue: function */
 180               	/* frame size = 0 */
 181               	/* stack size = 2 */
 182               	.L__stack_usage = 2
 183 007e E901      		movw r28,r18
  32:xmem/xmem.c   **** 	spi_xchg(command);
 184               		.loc 1 32 2 is_stmt 1 view .LVU38
 185 0080 95B1      		in r25,0x5
 186 0082 41E0      		ldi r20,lo8(1)
 187 0084 50E0      		ldi r21,0
 188 0086 00C0      		rjmp 2f
 189               		1:
 190 0088 440F      		lsl r20
 191               		2:
 192 008a 8A95      		dec r24
 193 008c 02F4      		brpl 1b
 194 008e 4095      		com r20
 195 0090 4923      		and r20,r25
 196 0092 45B9      		out 0x5,r20
  33:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
 197               		.loc 1 33 2 view .LVU39
 198 0094 862F      		mov r24,r22
 199               	.LVL11:
  33:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
 200               		.loc 1 33 2 is_stmt 0 view .LVU40
 201 0096 0E94 0000 		call spi_xchg
 202               	.LVL12:
  34:xmem/xmem.c   **** 	spi_xchg(addr >> 8);
 203               		.loc 1 34 2 is_stmt 1 view .LVU41
 204 009a 80E0      		ldi r24,0
 205 009c 0E94 0000 		call spi_xchg
 206               	.LVL13:
  35:xmem/xmem.c   **** 	spi_xchg(addr);
 207               		.loc 1 35 2 view .LVU42
 208 00a0 8D2F      		mov r24,r29
 209 00a2 0E94 0000 		call spi_xchg
 210               	.LVL14:
  36:xmem/xmem.c   **** }
 211               		.loc 1 36 2 view .LVU43
 212 00a6 8C2F      		mov r24,r28
 213               	/* epilogue start */
  37:xmem/xmem.c   **** 
 214               		.loc 1 37 1 is_stmt 0 view .LVU44
 215 00a8 DF91      		pop r29
 216 00aa CF91      		pop r28
  36:xmem/xmem.c   **** }
 217               		.loc 1 36 2 view .LVU45
 218 00ac 0C94 0000 		jmp spi_xchg
 219               	.LVL15:
 220               		.cfi_endproc
 221               	.LFE7:
 224               	_xmem_read:
 225               	.LVL16:
 226               	.LFB9:
 109:xmem/xmem.c   **** 	u16 i;
 227               		.loc 1 109 1 is_stmt 1 view -0
 228               		.cfi_startproc
 109:xmem/xmem.c   **** 	u16 i;
 229               		.loc 1 109 1 is_stmt 0 view .LVU47
 230 00b0 DF92      		push r13
 231               		.cfi_def_cfa_offset 3
 232               		.cfi_offset 13, -2
 233 00b2 EF92      		push r14
 234               		.cfi_def_cfa_offset 4
 235               		.cfi_offset 14, -3
 236 00b4 FF92      		push r15
 237               		.cfi_def_cfa_offset 5
 238               		.cfi_offset 15, -4
 239 00b6 0F93      		push r16
 240               		.cfi_def_cfa_offset 6
 241               		.cfi_offset 16, -5
 242 00b8 1F93      		push r17
 243               		.cfi_def_cfa_offset 7
 244               		.cfi_offset 17, -6
 245 00ba CF93      		push r28
 246               		.cfi_def_cfa_offset 8
 247               		.cfi_offset 28, -7
 248 00bc DF93      		push r29
 249               		.cfi_def_cfa_offset 9
 250               		.cfi_offset 29, -8
 251               	/* prologue: function */
 252               	/* frame size = 0 */
 253               	/* stack size = 7 */
 254               	.L__stack_usage = 7
 255 00be F82E      		mov r15,r24
 256 00c0 D42E      		mov r13,r20
 257 00c2 E52E      		mov r14,r21
 258 00c4 8901      		movw r16,r18
 110:xmem/xmem.c   **** 	u8 *data8 = data;
 259               		.loc 1 110 2 is_stmt 1 view .LVU48
 111:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_READ, addr);
 260               		.loc 1 111 2 view .LVU49
 261               	.LVL17:
 112:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 262               		.loc 1 112 2 view .LVU50
 263 00c6 9B01      		movw r18,r22
 264               	.LVL18:
 112:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 265               		.loc 1 112 2 is_stmt 0 view .LVU51
 266 00c8 40E0      		ldi r20,0
 267 00ca 50E0      		ldi r21,0
 268               	.LVL19:
 112:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 269               		.loc 1 112 2 view .LVU52
 270 00cc 63E0      		ldi r22,lo8(3)
 271               	.LVL20:
 112:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 272               		.loc 1 112 2 view .LVU53
 273 00ce 0E94 0000 		call _xmem_start
 274               	.LVL21:
 113:xmem/xmem.c   **** 	{
 275               		.loc 1 113 2 is_stmt 1 view .LVU54
 113:xmem/xmem.c   **** 	{
 276               		.loc 1 113 2 is_stmt 0 view .LVU55
 277 00d2 CD2D      		mov r28,r13
 278 00d4 DE2D      		mov r29,r14
 279 00d6 0C0F      		add r16,r28
 280 00d8 1D1F      		adc r17,r29
 281               	.LVL22:
 282               	.L5:
 113:xmem/xmem.c   **** 	{
 283               		.loc 1 113 15 is_stmt 1 discriminator 1 view .LVU56
 284 00da C017      		cp r28,r16
 285 00dc D107      		cpc r29,r17
 286 00de 01F4      		brne .L6
 118:xmem/xmem.c   **** }
 287               		.loc 1 118 2 view .LVU57
 288 00e0 85B1      		in r24,0x5
 289 00e2 21E0      		ldi r18,lo8(1)
 290 00e4 30E0      		ldi r19,0
 291 00e6 00C0      		rjmp 2f
 292               		1:
 293 00e8 220F      		lsl r18
 294               		2:
 295 00ea FA94      		dec r15
 296 00ec 02F4      		brpl 1b
 297 00ee 822B      		or r24,r18
 298 00f0 85B9      		out 0x5,r24
 299               	/* epilogue start */
 119:xmem/xmem.c   **** 
 300               		.loc 1 119 1 is_stmt 0 view .LVU58
 301 00f2 DF91      		pop r29
 302 00f4 CF91      		pop r28
 303               	.LVL23:
 119:xmem/xmem.c   **** 
 304               		.loc 1 119 1 view .LVU59
 305 00f6 1F91      		pop r17
 306 00f8 0F91      		pop r16
 307 00fa FF90      		pop r15
 308               	.LVL24:
 119:xmem/xmem.c   **** 
 309               		.loc 1 119 1 view .LVU60
 310 00fc EF90      		pop r14
 311 00fe DF90      		pop r13
 312 0100 0895      		ret
 313               	.LVL25:
 314               	.L6:
 115:xmem/xmem.c   **** 	}
 315               		.loc 1 115 3 is_stmt 1 discriminator 3 view .LVU61
 115:xmem/xmem.c   **** 	}
 316               		.loc 1 115 14 is_stmt 0 discriminator 3 view .LVU62
 317 0102 8FEF      		ldi r24,lo8(-1)
 318 0104 0E94 0000 		call spi_xchg
 319               	.LVL26:
 115:xmem/xmem.c   **** 	}
 320               		.loc 1 115 12 discriminator 3 view .LVU63
 321 0108 8993      		st Y+,r24
 322               	.LVL27:
 113:xmem/xmem.c   **** 	{
 323               		.loc 1 113 23 is_stmt 1 discriminator 3 view .LVU64
 113:xmem/xmem.c   **** 	{
 324               		.loc 1 113 23 is_stmt 0 discriminator 3 view .LVU65
 325 010a 00C0      		rjmp .L5
 326               		.cfi_endproc
 327               	.LFE9:
 330               	_xmem_write:
 331               	.LVL28:
 332               	.LFB10:
 122:xmem/xmem.c   **** 	u16 i;
 333               		.loc 1 122 1 is_stmt 1 view -0
 334               		.cfi_startproc
 122:xmem/xmem.c   **** 	u16 i;
 335               		.loc 1 122 1 is_stmt 0 view .LVU67
 336 010c DF92      		push r13
 337               		.cfi_def_cfa_offset 3
 338               		.cfi_offset 13, -2
 339 010e EF92      		push r14
 340               		.cfi_def_cfa_offset 4
 341               		.cfi_offset 14, -3
 342 0110 FF92      		push r15
 343               		.cfi_def_cfa_offset 5
 344               		.cfi_offset 15, -4
 345 0112 0F93      		push r16
 346               		.cfi_def_cfa_offset 6
 347               		.cfi_offset 16, -5
 348 0114 1F93      		push r17
 349               		.cfi_def_cfa_offset 7
 350               		.cfi_offset 17, -6
 351 0116 CF93      		push r28
 352               		.cfi_def_cfa_offset 8
 353               		.cfi_offset 28, -7
 354 0118 DF93      		push r29
 355               		.cfi_def_cfa_offset 9
 356               		.cfi_offset 29, -8
 357               	/* prologue: function */
 358               	/* frame size = 0 */
 359               	/* stack size = 7 */
 360               	.L__stack_usage = 7
 361 011a F82E      		mov r15,r24
 362 011c D42E      		mov r13,r20
 363 011e E52E      		mov r14,r21
 364 0120 8901      		movw r16,r18
 123:xmem/xmem.c   **** 	const u8 *data8 = data;
 365               		.loc 1 123 2 is_stmt 1 view .LVU68
 124:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 366               		.loc 1 124 2 view .LVU69
 367               	.LVL29:
 125:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 368               		.loc 1 125 2 view .LVU70
 369 0122 9B01      		movw r18,r22
 370               	.LVL30:
 125:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 371               		.loc 1 125 2 is_stmt 0 view .LVU71
 372 0124 40E0      		ldi r20,0
 373 0126 50E0      		ldi r21,0
 374               	.LVL31:
 125:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 375               		.loc 1 125 2 view .LVU72
 376 0128 62E0      		ldi r22,lo8(2)
 377               	.LVL32:
 125:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 378               		.loc 1 125 2 view .LVU73
 379 012a 0E94 0000 		call _xmem_start
 380               	.LVL33:
 126:xmem/xmem.c   **** 	{
 381               		.loc 1 126 2 is_stmt 1 view .LVU74
 126:xmem/xmem.c   **** 	{
 382               		.loc 1 126 2 is_stmt 0 view .LVU75
 383 012e CD2D      		mov r28,r13
 384 0130 DE2D      		mov r29,r14
 385 0132 0C0F      		add r16,r28
 386 0134 1D1F      		adc r17,r29
 387               	.LVL34:
 388               	.L8:
 126:xmem/xmem.c   **** 	{
 389               		.loc 1 126 15 is_stmt 1 discriminator 1 view .LVU76
 390 0136 C017      		cp r28,r16
 391 0138 D107      		cpc r29,r17
 392 013a 01F4      		brne .L9
 131:xmem/xmem.c   **** }
 393               		.loc 1 131 2 view .LVU77
 394 013c 85B1      		in r24,0x5
 395 013e 21E0      		ldi r18,lo8(1)
 396 0140 30E0      		ldi r19,0
 397 0142 00C0      		rjmp 2f
 398               		1:
 399 0144 220F      		lsl r18
 400               		2:
 401 0146 FA94      		dec r15
 402 0148 02F4      		brpl 1b
 403 014a 822B      		or r24,r18
 404 014c 85B9      		out 0x5,r24
 405               	/* epilogue start */
 132:xmem/xmem.c   **** 
 406               		.loc 1 132 1 is_stmt 0 view .LVU78
 407 014e DF91      		pop r29
 408 0150 CF91      		pop r28
 409               	.LVL35:
 132:xmem/xmem.c   **** 
 410               		.loc 1 132 1 view .LVU79
 411 0152 1F91      		pop r17
 412 0154 0F91      		pop r16
 413 0156 FF90      		pop r15
 414               	.LVL36:
 132:xmem/xmem.c   **** 
 415               		.loc 1 132 1 view .LVU80
 416 0158 EF90      		pop r14
 417 015a DF90      		pop r13
 418 015c 0895      		ret
 419               	.LVL37:
 420               	.L9:
 128:xmem/xmem.c   **** 	}
 421               		.loc 1 128 3 is_stmt 1 discriminator 3 view .LVU81
 422 015e 8991      		ld r24,Y+
 423               	.LVL38:
 128:xmem/xmem.c   **** 	}
 424               		.loc 1 128 3 is_stmt 0 discriminator 3 view .LVU82
 425 0160 0E94 0000 		call spi_xchg
 426               	.LVL39:
 126:xmem/xmem.c   **** 	{
 427               		.loc 1 126 23 is_stmt 1 discriminator 3 view .LVU83
 126:xmem/xmem.c   **** 	{
 428               		.loc 1 126 23 is_stmt 0 discriminator 3 view .LVU84
 429 0164 00C0      		rjmp .L8
 430               		.cfi_endproc
 431               	.LFE10:
 434               	_xmem_set:
 435               	.LVL40:
 436               	.LFB11:
 135:xmem/xmem.c   **** 	u16 i;
 437               		.loc 1 135 1 is_stmt 1 view -0
 438               		.cfi_startproc
 135:xmem/xmem.c   **** 	u16 i;
 439               		.loc 1 135 1 is_stmt 0 view .LVU86
 440 0166 EF92      		push r14
 441               		.cfi_def_cfa_offset 3
 442               		.cfi_offset 14, -2
 443 0168 FF92      		push r15
 444               		.cfi_def_cfa_offset 4
 445               		.cfi_offset 15, -3
 446 016a 0F93      		push r16
 447               		.cfi_def_cfa_offset 5
 448               		.cfi_offset 16, -4
 449 016c 1F93      		push r17
 450               		.cfi_def_cfa_offset 6
 451               		.cfi_offset 17, -5
 452 016e CF93      		push r28
 453               		.cfi_def_cfa_offset 7
 454               		.cfi_offset 28, -6
 455 0170 DF93      		push r29
 456               		.cfi_def_cfa_offset 8
 457               		.cfi_offset 29, -7
 458               	/* prologue: function */
 459               	/* frame size = 0 */
 460               	/* stack size = 6 */
 461               	.L__stack_usage = 6
 462 0172 C82F      		mov r28,r24
 463 0174 D42F      		mov r29,r20
 464 0176 8901      		movw r16,r18
 136:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 465               		.loc 1 136 2 is_stmt 1 view .LVU87
 137:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 466               		.loc 1 137 2 view .LVU88
 467 0178 9B01      		movw r18,r22
 468               	.LVL41:
 137:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 469               		.loc 1 137 2 is_stmt 0 view .LVU89
 470 017a 40E0      		ldi r20,0
 471 017c 50E0      		ldi r21,0
 472               	.LVL42:
 137:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 473               		.loc 1 137 2 view .LVU90
 474 017e 62E0      		ldi r22,lo8(2)
 475               	.LVL43:
 137:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 476               		.loc 1 137 2 view .LVU91
 477 0180 0E94 0000 		call _xmem_start
 478               	.LVL44:
 138:xmem/xmem.c   **** 	{
 479               		.loc 1 138 2 is_stmt 1 view .LVU92
 138:xmem/xmem.c   **** 	{
 480               		.loc 1 138 8 is_stmt 0 view .LVU93
 481 0184 E12C      		mov r14,__zero_reg__
 482 0186 F12C      		mov r15,__zero_reg__
 483               	.LVL45:
 484               	.L11:
 138:xmem/xmem.c   **** 	{
 485               		.loc 1 138 15 is_stmt 1 discriminator 1 view .LVU94
 486 0188 E016      		cp r14,r16
 487 018a F106      		cpc r15,r17
 488 018c 01F4      		brne .L12
 143:xmem/xmem.c   **** }
 489               		.loc 1 143 2 view .LVU95
 490 018e 85B1      		in r24,0x5
 491 0190 21E0      		ldi r18,lo8(1)
 492 0192 30E0      		ldi r19,0
 493 0194 00C0      		rjmp 2f
 494               		1:
 495 0196 220F      		lsl r18
 496               		2:
 497 0198 CA95      		dec r28
 498 019a 02F4      		brpl 1b
 499 019c 822B      		or r24,r18
 500 019e 85B9      		out 0x5,r24
 501               	/* epilogue start */
 144:xmem/xmem.c   **** 
 502               		.loc 1 144 1 is_stmt 0 view .LVU96
 503 01a0 DF91      		pop r29
 504               	.LVL46:
 144:xmem/xmem.c   **** 
 505               		.loc 1 144 1 view .LVU97
 506 01a2 CF91      		pop r28
 507               	.LVL47:
 144:xmem/xmem.c   **** 
 508               		.loc 1 144 1 view .LVU98
 509 01a4 1F91      		pop r17
 510 01a6 0F91      		pop r16
 511               	.LVL48:
 144:xmem/xmem.c   **** 
 512               		.loc 1 144 1 view .LVU99
 513 01a8 FF90      		pop r15
 514 01aa EF90      		pop r14
 515               	.LVL49:
 144:xmem/xmem.c   **** 
 516               		.loc 1 144 1 view .LVU100
 517 01ac 0895      		ret
 518               	.LVL50:
 519               	.L12:
 140:xmem/xmem.c   **** 	}
 520               		.loc 1 140 3 is_stmt 1 discriminator 3 view .LVU101
 521 01ae 8D2F      		mov r24,r29
 522 01b0 0E94 0000 		call spi_xchg
 523               	.LVL51:
 138:xmem/xmem.c   **** 	{
 524               		.loc 1 138 23 discriminator 3 view .LVU102
 525 01b4 8FEF      		ldi r24,-1
 526 01b6 E81A      		sub r14,r24
 527 01b8 F80A      		sbc r15,r24
 528               	.LVL52:
 138:xmem/xmem.c   **** 	{
 529               		.loc 1 138 23 is_stmt 0 discriminator 3 view .LVU103
 530 01ba 00C0      		rjmp .L11
 531               		.cfi_endproc
 532               	.LFE11:
 534               	.global	xmem_init
 536               	xmem_init:
 537               	.LFB15:
 181:xmem/xmem.c   **** 
 182:xmem/xmem.c   **** /* --- PUBLIC --- */
 183:xmem/xmem.c   **** void xmem_init(void)
 184:xmem/xmem.c   **** {
 538               		.loc 1 184 1 is_stmt 1 view -0
 539               		.cfi_startproc
 540 01bc 2F92      		push r2
 541               		.cfi_def_cfa_offset 3
 542               		.cfi_offset 2, -2
 543 01be 3F92      		push r3
 544               		.cfi_def_cfa_offset 4
 545               		.cfi_offset 3, -3
 546 01c0 4F92      		push r4
 547               		.cfi_def_cfa_offset 5
 548               		.cfi_offset 4, -4
 549 01c2 5F92      		push r5
 550               		.cfi_def_cfa_offset 6
 551               		.cfi_offset 5, -5
 552 01c4 6F92      		push r6
 553               		.cfi_def_cfa_offset 7
 554               		.cfi_offset 6, -6
 555 01c6 7F92      		push r7
 556               		.cfi_def_cfa_offset 8
 557               		.cfi_offset 7, -7
 558 01c8 8F92      		push r8
 559               		.cfi_def_cfa_offset 9
 560               		.cfi_offset 8, -8
 561 01ca 9F92      		push r9
 562               		.cfi_def_cfa_offset 10
 563               		.cfi_offset 9, -9
 564 01cc AF92      		push r10
 565               		.cfi_def_cfa_offset 11
 566               		.cfi_offset 10, -10
 567 01ce BF92      		push r11
 568               		.cfi_def_cfa_offset 12
 569               		.cfi_offset 11, -11
 570 01d0 CF92      		push r12
 571               		.cfi_def_cfa_offset 13
 572               		.cfi_offset 12, -12
 573 01d2 DF92      		push r13
 574               		.cfi_def_cfa_offset 14
 575               		.cfi_offset 13, -13
 576 01d4 FF92      		push r15
 577               		.cfi_def_cfa_offset 15
 578               		.cfi_offset 15, -14
 579 01d6 0F93      		push r16
 580               		.cfi_def_cfa_offset 16
 581               		.cfi_offset 16, -15
 582 01d8 1F93      		push r17
 583               		.cfi_def_cfa_offset 17
 584               		.cfi_offset 17, -16
 585 01da CF93      		push r28
 586               		.cfi_def_cfa_offset 18
 587               		.cfi_offset 28, -17
 588 01dc DF93      		push r29
 589               		.cfi_def_cfa_offset 19
 590               		.cfi_offset 29, -18
 591 01de 00D0      		rcall .
 592 01e0 0F92      		push __tmp_reg__
 593               		.cfi_def_cfa_offset 22
 594 01e2 CDB7      		in r28,__SP_L__
 595 01e4 DEB7      		in r29,__SP_H__
 596               		.cfi_def_cfa_register 28
 597               	/* prologue: function */
 598               	/* frame size = 3 */
 599               	/* stack size = 20 */
 600               	.L__stack_usage = 20
 185:xmem/xmem.c   **** 	/* Initialize XMEM */
 186:xmem/xmem.c   **** 	log_boot_P(PSTR("External memory driver initialized"));
 601               		.loc 1 186 2 view .LVU105
 602               	.LBB28:
 603               		.loc 1 186 13 view .LVU106
 604               		.loc 1 186 13 view .LVU107
 605               	.LBE28:
 606               		.loc 1 186 2 is_stmt 0 view .LVU108
 607 01e6 80E0      		ldi r24,lo8(__c.7)
 608 01e8 90E0      		ldi r25,hi8(__c.7)
 609 01ea 9F93      		push r25
 610 01ec 8F93      		push r24
 611 01ee 0E94 0000 		call log_boot_P
 612               	.LVL53:
 187:xmem/xmem.c   **** 	_memtest();
 613               		.loc 1 187 2 is_stmt 1 view .LVU109
 614               	.LBB29:
 615               	.LBI29:
  39:xmem/xmem.c   **** {
 616               		.loc 1 39 13 view .LVU110
 617               	.LBB30:
  41:xmem/xmem.c   **** 	u32 i;
 618               		.loc 1 41 2 view .LVU111
  42:xmem/xmem.c   **** 
 619               		.loc 1 42 2 view .LVU112
  45:xmem/xmem.c   **** 
 620               		.loc 1 45 2 view .LVU113
 621               	.LBE30:
  45:xmem/xmem.c   **** 
 622               		.loc 1 45 13 view .LVU114
  45:xmem/xmem.c   **** 
 623               		.loc 1 45 13 view .LVU115
 624               	.LBB31:
  45:xmem/xmem.c   **** 
 625               		.loc 1 45 2 is_stmt 0 view .LVU116
 626 01f2 80E0      		ldi r24,lo8(__c.6)
 627 01f4 90E0      		ldi r25,hi8(__c.6)
 628 01f6 9F93      		push r25
 629 01f8 8F93      		push r24
 630 01fa 0E94 0000 		call log_boot_P
 631               	.LVL54:
  47:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
 632               		.loc 1 47 2 is_stmt 1 view .LVU117
 633 01fe 0E94 0000 		call spi_fast
 634               	.LVL55:
  48:xmem/xmem.c   **** 	{
 635               		.loc 1 48 2 view .LVU118
  48:xmem/xmem.c   **** 	{
 636               		.loc 1 48 21 view .LVU119
  47:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
 637               		.loc 1 47 2 is_stmt 0 view .LVU120
 638 0202 0F90      		pop __tmp_reg__
 639 0204 0F90      		pop __tmp_reg__
 640 0206 0F90      		pop __tmp_reg__
 641 0208 0F90      		pop __tmp_reg__
 642 020a 1B82      		std Y+3,__zero_reg__
 643 020c 1A82      		std Y+2,__zero_reg__
  62:xmem/xmem.c   **** 			}
 644               		.loc 1 62 5 view .LVU121
 645 020e 90E0      		ldi r25,lo8(__c.3)
 646 0210 A92E      		mov r10,r25
 647 0212 90E0      		ldi r25,hi8(__c.3)
 648 0214 B92E      		mov r11,r25
  73:xmem/xmem.c   **** 
 649               		.loc 1 73 3 view .LVU122
 650 0216 2224      		clr r2
 651 0218 2394      		inc r2
 652 021a 312C      		mov r3,__zero_reg__
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 653               		.loc 1 76 3 view .LVU123
 654 021c 30E0      		ldi r19,lo8(__c.2)
 655 021e 832E      		mov r8,r19
 656 0220 30E0      		ldi r19,hi8(__c.2)
 657 0222 932E      		mov r9,r19
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 658               		.loc 1 97 5 view .LVU124
 659 0224 40E0      		ldi r20,lo8(__c.0)
 660 0226 C42E      		mov r12,r20
 661 0228 40E0      		ldi r20,hi8(__c.0)
 662 022a D42E      		mov r13,r20
 663               	.LVL56:
 664               	.L21:
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 665               		.loc 1 97 5 view .LVU125
 666 022c FA80      		ldd r15,Y+2
 667               	.LVL57:
  50:xmem/xmem.c   **** 
 668               		.loc 1 50 3 is_stmt 1 view .LVU126
 669 022e 0F2D      		mov r16,r15
 670 0230 2A81      		ldd r18,Y+2
 671 0232 3B81      		ldd r19,Y+3
 672 0234 2F5F      		subi r18,-1
 673 0236 3F4F      		sbci r19,-1
 674 0238 3B83      		std Y+3,r19
 675 023a 2A83      		std Y+2,r18
 676               	.LBE31:
  50:xmem/xmem.c   **** 
 677               		.loc 1 50 14 view .LVU127
  50:xmem/xmem.c   **** 
 678               		.loc 1 50 14 view .LVU128
 679               	.LBB32:
  50:xmem/xmem.c   **** 
 680               		.loc 1 50 3 is_stmt 0 view .LVU129
 681 023c 3F93      		push r19
 682 023e 2F93      		push r18
 683 0240 80E0      		ldi r24,lo8(__c.5)
 684 0242 90E0      		ldi r25,hi8(__c.5)
 685 0244 9F93      		push r25
 686 0246 8F93      		push r24
 687 0248 0E94 0000 		call log_boot_P
 688               	.LVL58:
  53:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 689               		.loc 1 53 3 is_stmt 1 view .LVU130
 690               	.LBE32:
  53:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 691               		.loc 1 53 14 view .LVU131
  53:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 692               		.loc 1 53 14 view .LVU132
 693               	.LBB33:
  53:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 694               		.loc 1 53 3 is_stmt 0 view .LVU133
 695 024c 80E0      		ldi r24,lo8(__c.4)
 696 024e 90E0      		ldi r25,hi8(__c.4)
 697 0250 9F93      		push r25
 698 0252 8F93      		push r24
 699 0254 0E94 0000 		call log_boot_P
 700               	.LVL59:
  54:xmem/xmem.c   **** 		/* srand(SEED); */
 701               		.loc 1 54 3 is_stmt 1 view .LVU134
 702 0258 20E0      		ldi r18,0
 703 025a 30E0      		ldi r19,0
 704 025c A901      		movw r20,r18
 705 025e 62E0      		ldi r22,lo8(2)
 706 0260 8F2D      		mov r24,r15
 707 0262 0E94 0000 		call _xmem_start
 708               	.LVL60:
  56:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 709               		.loc 1 56 3 view .LVU135
  57:xmem/xmem.c   **** 		{
 710               		.loc 1 57 3 view .LVU136
  54:xmem/xmem.c   **** 		/* srand(SEED); */
 711               		.loc 1 54 3 is_stmt 0 view .LVU137
 712 0266 0F90      		pop __tmp_reg__
 713 0268 0F90      		pop __tmp_reg__
 714 026a 0F90      		pop __tmp_reg__
 715 026c 0F90      		pop __tmp_reg__
 716 026e 0F90      		pop __tmp_reg__
 717 0270 0F90      		pop __tmp_reg__
  57:xmem/xmem.c   **** 		{
 718               		.loc 1 57 9 view .LVU138
 719 0272 412C      		mov r4,__zero_reg__
 720 0274 512C      		mov r5,__zero_reg__
 721 0276 3201      		movw r6,r4
  56:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 722               		.loc 1 56 5 view .LVU139
 723 0278 1AEA      		ldi r17,lo8(-86)
 724               	.LVL61:
 725               	.L16:
  59:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 726               		.loc 1 59 4 is_stmt 1 view .LVU140
  59:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 727               		.loc 1 59 6 is_stmt 0 view .LVU141
 728 027a 1095      		com r17
 729               	.LVL62:
  60:xmem/xmem.c   **** 			{
 730               		.loc 1 60 4 is_stmt 1 view .LVU142
  60:xmem/xmem.c   **** 			{
 731               		.loc 1 60 9 is_stmt 0 view .LVU143
 732 027c D301      		movw r26,r6
 733 027e C201      		movw r24,r4
 734 0280 9F71      		andi r25,31
 735 0282 AA27      		clr r26
 736 0284 BB27      		clr r27
  60:xmem/xmem.c   **** 			{
 737               		.loc 1 60 6 view .LVU144
 738 0286 892B      		or r24,r25
 739 0288 8A2B      		or r24,r26
 740 028a 8B2B      		or r24,r27
 741 028c 01F4      		brne .L14
  62:xmem/xmem.c   **** 			}
 742               		.loc 1 62 5 is_stmt 1 view .LVU145
 743               	.LBE33:
  62:xmem/xmem.c   **** 			}
 744               		.loc 1 62 16 view .LVU146
  62:xmem/xmem.c   **** 			}
 745               		.loc 1 62 16 view .LVU147
 746               	.LBB34:
  62:xmem/xmem.c   **** 			}
 747               		.loc 1 62 5 is_stmt 0 view .LVU148
 748 028e 7F92      		push r7
 749 0290 6F92      		push r6
 750 0292 5F92      		push r5
 751 0294 4F92      		push r4
 752 0296 BF92      		push r11
 753 0298 AF92      		push r10
 754 029a 0E94 0000 		call log_boot_P
 755               	.LVL63:
 756 029e 0F90      		pop __tmp_reg__
 757 02a0 0F90      		pop __tmp_reg__
 758 02a2 0F90      		pop __tmp_reg__
 759 02a4 0F90      		pop __tmp_reg__
 760 02a6 0F90      		pop __tmp_reg__
 761 02a8 0F90      		pop __tmp_reg__
 762               	.L14:
  65:xmem/xmem.c   **** 			{
 763               		.loc 1 65 4 is_stmt 1 view .LVU149
  65:xmem/xmem.c   **** 			{
 764               		.loc 1 65 6 is_stmt 0 view .LVU150
 765 02aa 4114      		cp r4,__zero_reg__
 766 02ac 5104      		cpc r5,__zero_reg__
 767 02ae 32E0      		ldi r19,2
 768 02b0 6306      		cpc r6,r19
 769 02b2 7104      		cpc r7,__zero_reg__
 770 02b4 01F0      		breq .L15
  70:xmem/xmem.c   **** 		}
 771               		.loc 1 70 4 is_stmt 1 view .LVU151
 772 02b6 812F      		mov r24,r17
 773 02b8 0E94 0000 		call spi_xchg
 774               	.LVL64:
  57:xmem/xmem.c   **** 		{
 775               		.loc 1 57 16 view .LVU152
 776 02bc 8FEF      		ldi r24,-1
 777 02be 481A      		sub r4,r24
 778 02c0 580A      		sbc r5,r24
 779 02c2 680A      		sbc r6,r24
 780 02c4 780A      		sbc r7,r24
 781               	.LVL65:
  57:xmem/xmem.c   **** 		{
 782               		.loc 1 57 3 view .LVU153
  59:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 783               		.loc 1 59 6 is_stmt 0 view .LVU154
 784 02c6 00C0      		rjmp .L16
 785               	.L15:
  73:xmem/xmem.c   **** 
 786               		.loc 1 73 3 is_stmt 1 view .LVU155
 787 02c8 85B1      		in r24,0x5
 788 02ca 9101      		movw r18,r2
 789 02cc 00C0      		rjmp 2f
 790               		1:
 791 02ce 220F      		lsl r18
 792 02d0 331F      		rol r19
 793               		2:
 794 02d2 0A95      		dec r16
 795 02d4 02F4      		brpl 1b
 796 02d6 8901      		movw r16,r18
 797 02d8 2983      		std Y+1,r18
 798 02da 822B      		or r24,r18
 799 02dc 85B9      		out 0x5,r24
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 800               		.loc 1 76 3 view .LVU156
 801               	.LBE34:
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 802               		.loc 1 76 14 view .LVU157
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 803               		.loc 1 76 14 view .LVU158
 804               	.LBB35:
  76:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 805               		.loc 1 76 3 is_stmt 0 view .LVU159
 806 02de 9F92      		push r9
 807 02e0 8F92      		push r8
 808 02e2 0E94 0000 		call log_boot_P
 809               	.LVL66:
  77:xmem/xmem.c   **** 		/* srand(SEED); */
 810               		.loc 1 77 3 is_stmt 1 view .LVU160
 811 02e6 20E0      		ldi r18,0
 812 02e8 30E0      		ldi r19,0
 813 02ea A901      		movw r20,r18
 814 02ec 63E0      		ldi r22,lo8(3)
 815 02ee 8F2D      		mov r24,r15
 816 02f0 0E94 0000 		call _xmem_start
 817               	.LVL67:
  79:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 818               		.loc 1 79 3 view .LVU161
  80:xmem/xmem.c   **** 		{
 819               		.loc 1 80 3 view .LVU162
  77:xmem/xmem.c   **** 		/* srand(SEED); */
 820               		.loc 1 77 3 is_stmt 0 view .LVU163
 821 02f4 0F90      		pop __tmp_reg__
 822 02f6 0F90      		pop __tmp_reg__
  80:xmem/xmem.c   **** 		{
 823               		.loc 1 80 9 view .LVU164
 824 02f8 412C      		mov r4,__zero_reg__
 825 02fa 512C      		mov r5,__zero_reg__
 826 02fc 3201      		movw r6,r4
  79:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 827               		.loc 1 79 5 view .LVU165
 828 02fe 8AEA      		ldi r24,lo8(-86)
 829 0300 F82E      		mov r15,r24
 830               	.LVL68:
 831               	.L20:
  82:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 832               		.loc 1 82 4 is_stmt 1 view .LVU166
  82:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 833               		.loc 1 82 6 is_stmt 0 view .LVU167
 834 0302 F094      		com r15
 835               	.LVL69:
  83:xmem/xmem.c   **** 			{
 836               		.loc 1 83 4 is_stmt 1 view .LVU168
  83:xmem/xmem.c   **** 			{
 837               		.loc 1 83 9 is_stmt 0 view .LVU169
 838 0304 D301      		movw r26,r6
 839 0306 C201      		movw r24,r4
 840 0308 9F71      		andi r25,31
 841 030a AA27      		clr r26
 842 030c BB27      		clr r27
  83:xmem/xmem.c   **** 			{
 843               		.loc 1 83 6 view .LVU170
 844 030e 892B      		or r24,r25
 845 0310 8A2B      		or r24,r26
 846 0312 8B2B      		or r24,r27
 847 0314 01F4      		brne .L17
  85:xmem/xmem.c   **** 			}
 848               		.loc 1 85 5 is_stmt 1 view .LVU171
 849               	.LBE35:
  85:xmem/xmem.c   **** 			}
 850               		.loc 1 85 16 view .LVU172
  85:xmem/xmem.c   **** 			}
 851               		.loc 1 85 16 view .LVU173
 852               	.LBB36:
  85:xmem/xmem.c   **** 			}
 853               		.loc 1 85 5 is_stmt 0 view .LVU174
 854 0316 7F92      		push r7
 855 0318 6F92      		push r6
 856 031a 5F92      		push r5
 857 031c 4F92      		push r4
 858 031e 80E0      		ldi r24,lo8(__c.1)
 859 0320 90E0      		ldi r25,hi8(__c.1)
 860 0322 9F93      		push r25
 861 0324 8F93      		push r24
 862 0326 0E94 0000 		call log_boot_P
 863               	.LVL70:
 864 032a 0F90      		pop __tmp_reg__
 865 032c 0F90      		pop __tmp_reg__
 866 032e 0F90      		pop __tmp_reg__
 867 0330 0F90      		pop __tmp_reg__
 868 0332 0F90      		pop __tmp_reg__
 869 0334 0F90      		pop __tmp_reg__
 870               	.L17:
  88:xmem/xmem.c   **** 			{
 871               		.loc 1 88 4 is_stmt 1 view .LVU175
  88:xmem/xmem.c   **** 			{
 872               		.loc 1 88 6 is_stmt 0 view .LVU176
 873 0336 4114      		cp r4,__zero_reg__
 874 0338 5104      		cpc r5,__zero_reg__
 875 033a 32E0      		ldi r19,2
 876 033c 6306      		cpc r6,r19
 877 033e 7104      		cpc r7,__zero_reg__
 878 0340 01F0      		breq .L18
  93:xmem/xmem.c   **** 			if(w != v)
 879               		.loc 1 93 4 is_stmt 1 view .LVU177
  93:xmem/xmem.c   **** 			if(w != v)
 880               		.loc 1 93 8 is_stmt 0 view .LVU178
 881 0342 8FEF      		ldi r24,lo8(-1)
 882 0344 0E94 0000 		call spi_xchg
 883               	.LVL71:
  94:xmem/xmem.c   **** 			{
 884               		.loc 1 94 4 is_stmt 1 view .LVU179
  94:xmem/xmem.c   **** 			{
 885               		.loc 1 94 6 is_stmt 0 view .LVU180
 886 0348 F816      		cp r15,r24
 887 034a 01F0      		breq .L19
  96:xmem/xmem.c   **** 				panic(PSTR(
 888               		.loc 1 96 5 is_stmt 1 view .LVU181
 889 034c 95B1      		in r25,0x5
 890 034e 2981      		ldd r18,Y+1
 891 0350 922B      		or r25,r18
 892 0352 95B9      		out 0x5,r25
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 893               		.loc 1 97 5 view .LVU182
 894               	.LBE36:
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 895               		.loc 1 97 11 view .LVU183
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 896               		.loc 1 97 11 view .LVU184
 897               	.LBB37:
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 898               		.loc 1 97 5 is_stmt 0 view .LVU185
 899 0354 1F92      		push __zero_reg__
 900 0356 FF92      		push r15
 901 0358 1F92      		push __zero_reg__
 902 035a 8F93      		push r24
 903 035c 7F92      		push r7
 904 035e 6F92      		push r6
 905 0360 5F92      		push r5
 906 0362 4F92      		push r4
 907 0364 DF92      		push r13
 908 0366 CF92      		push r12
 909 0368 0E94 0000 		call panic
 910               	.LVL72:
  97:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 911               		.loc 1 97 5 view .LVU186
 912 036c 0FB6      		in __tmp_reg__,__SREG__
 913 036e F894      		cli
 914 0370 DEBF      		out __SP_H__,r29
 915 0372 0FBE      		out __SREG__,__tmp_reg__
 916 0374 CDBF      		out __SP_L__,r28
 917               	.L19:
  80:xmem/xmem.c   **** 		{
 918               		.loc 1 80 16 is_stmt 1 view .LVU187
 919 0376 9FEF      		ldi r25,-1
 920 0378 491A      		sub r4,r25
 921 037a 590A      		sbc r5,r25
 922 037c 690A      		sbc r6,r25
 923 037e 790A      		sbc r7,r25
 924               	.LVL73:
  80:xmem/xmem.c   **** 		{
 925               		.loc 1 80 3 view .LVU188
  82:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 926               		.loc 1 82 6 is_stmt 0 view .LVU189
 927 0380 00C0      		rjmp .L20
 928               	.LVL74:
 929               	.L18:
 104:xmem/xmem.c   **** 	}
 930               		.loc 1 104 3 is_stmt 1 view .LVU190
 931 0382 85B1      		in r24,0x5
 932 0384 802B      		or r24,r16
 933 0386 85B9      		out 0x5,r24
  48:xmem/xmem.c   **** 	{
 934               		.loc 1 48 35 view .LVU191
 935               	.LVL75:
  48:xmem/xmem.c   **** 	{
 936               		.loc 1 48 21 view .LVU192
 937 0388 2A81      		ldd r18,Y+2
 938 038a 3B81      		ldd r19,Y+3
 939 038c 2330      		cpi r18,3
 940 038e 3105      		cpc r19,__zero_reg__
 941 0390 01F0      		breq .+2
 942 0392 00C0      		rjmp .L21
 943               	/* epilogue start */
 944               	.LBE37:
 945               	.LBE29:
 188:xmem/xmem.c   **** }
 946               		.loc 1 188 1 is_stmt 0 view .LVU193
 947 0394 0F90      		pop __tmp_reg__
 948 0396 0F90      		pop __tmp_reg__
 949 0398 0F90      		pop __tmp_reg__
 950 039a DF91      		pop r29
 951 039c CF91      		pop r28
 952 039e 1F91      		pop r17
 953 03a0 0F91      		pop r16
 954 03a2 FF90      		pop r15
 955               	.LVL76:
 956               		.loc 1 188 1 view .LVU194
 957 03a4 DF90      		pop r13
 958 03a6 CF90      		pop r12
 959 03a8 BF90      		pop r11
 960 03aa AF90      		pop r10
 961 03ac 9F90      		pop r9
 962 03ae 8F90      		pop r8
 963 03b0 7F90      		pop r7
 964 03b2 6F90      		pop r6
 965 03b4 5F90      		pop r5
 966 03b6 4F90      		pop r4
 967               	.LVL77:
 968               		.loc 1 188 1 view .LVU195
 969 03b8 3F90      		pop r3
 970 03ba 2F90      		pop r2
 971 03bc 0895      		ret
 972               		.cfi_endproc
 973               	.LFE15:
 975               	.global	xmem_read
 977               	xmem_read:
 978               	.LVL78:
 979               	.LFB16:
 189:xmem/xmem.c   **** 
 190:xmem/xmem.c   **** void xmem_read(u32 addr, void *data, u16 size)
 191:xmem/xmem.c   **** {
 980               		.loc 1 191 1 is_stmt 1 view -0
 981               		.cfi_startproc
 982               		.loc 1 191 1 is_stmt 0 view .LVU197
 983 03be DF92      		push r13
 984               		.cfi_def_cfa_offset 3
 985               		.cfi_offset 13, -2
 986 03c0 EF92      		push r14
 987               		.cfi_def_cfa_offset 4
 988               		.cfi_offset 14, -3
 989 03c2 FF92      		push r15
 990               		.cfi_def_cfa_offset 5
 991               		.cfi_offset 15, -4
 992 03c4 0F93      		push r16
 993               		.cfi_def_cfa_offset 6
 994               		.cfi_offset 16, -5
 995 03c6 1F93      		push r17
 996               		.cfi_def_cfa_offset 7
 997               		.cfi_offset 17, -6
 998 03c8 CF93      		push r28
 999               		.cfi_def_cfa_offset 8
 1000               		.cfi_offset 28, -7
 1001 03ca DF93      		push r29
 1002               		.cfi_def_cfa_offset 9
 1003               		.cfi_offset 29, -8
 1004 03cc CDB7      		in r28,__SP_L__
 1005 03ce DEB7      		in r29,__SP_H__
 1006               		.cfi_def_cfa_register 28
 1007 03d0 2897      		sbiw r28,8
 1008               		.cfi_def_cfa_offset 17
 1009 03d2 0FB6      		in __tmp_reg__,__SREG__
 1010 03d4 F894      		cli
 1011 03d6 DEBF      		out __SP_H__,r29
 1012 03d8 0FBE      		out __SREG__,__tmp_reg__
 1013 03da CDBF      		out __SP_L__,r28
 1014               	/* prologue: function */
 1015               	/* frame size = 8 */
 1016               	/* stack size = 15 */
 1017               	.L__stack_usage = 15
 1018 03dc 8A01      		movw r16,r20
 1019 03de A901      		movw r20,r18
 1020               	.LVL79:
 192:xmem/xmem.c   **** 	AddrHelper h;
 1021               		.loc 1 192 2 is_stmt 1 view .LVU198
 193:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 1022               		.loc 1 193 2 view .LVU199
 1023 03e0 9E01      		movw r18,r28
 1024               	.LVL80:
 1025               		.loc 1 193 2 is_stmt 0 view .LVU200
 1026 03e2 2F5F      		subi r18,-1
 1027 03e4 3F4F      		sbci r19,-1
 1028 03e6 0E94 0000 		call _xmem_overlap
 1029               	.LVL81:
 194:xmem/xmem.c   **** 	_xmem_read(h.BankFirst, h.AddrFirst, data, h.SizeFirst);
 1030               		.loc 1 194 2 is_stmt 1 view .LVU201
 1031 03ea ED80      		ldd r14,Y+5
 1032 03ec FE80      		ldd r15,Y+6
 1033 03ee D980      		ldd r13,Y+1
 1034 03f0 6B81      		ldd r22,Y+3
 1035 03f2 7C81      		ldd r23,Y+4
 1036 03f4 9701      		movw r18,r14
 1037 03f6 A801      		movw r20,r16
 1038 03f8 8D2D      		mov r24,r13
 1039 03fa 0E94 0000 		call _xmem_read
 1040               	.LVL82:
 195:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 1041               		.loc 1 195 2 view .LVU202
 1042               		.loc 1 195 6 is_stmt 0 view .LVU203
 1043 03fe 8A81      		ldd r24,Y+2
 1044               		.loc 1 195 4 view .LVU204
 1045 0400 D816      		cp r13,r24
 1046 0402 01F0      		breq .L23
 196:xmem/xmem.c   **** 	{
 197:xmem/xmem.c   **** 		_xmem_read(h.BankSecond, 0, (u8 *)data + h.SizeFirst, h.SizeSecond);
 1047               		.loc 1 197 3 is_stmt 1 view .LVU205
 1048 0404 2F81      		ldd r18,Y+7
 1049 0406 3885      		ldd r19,Y+8
 1050 0408 A801      		movw r20,r16
 1051 040a 4E0D      		add r20,r14
 1052 040c 5F1D      		adc r21,r15
 1053 040e 60E0      		ldi r22,0
 1054 0410 70E0      		ldi r23,0
 1055               	/* epilogue start */
 198:xmem/xmem.c   **** 	}
 199:xmem/xmem.c   **** }
 1056               		.loc 1 199 1 is_stmt 0 view .LVU206
 1057 0412 2896      		adiw r28,8
 1058 0414 0FB6      		in __tmp_reg__,__SREG__
 1059 0416 F894      		cli
 1060 0418 DEBF      		out __SP_H__,r29
 1061 041a 0FBE      		out __SREG__,__tmp_reg__
 1062 041c CDBF      		out __SP_L__,r28
 1063 041e DF91      		pop r29
 1064 0420 CF91      		pop r28
 1065 0422 1F91      		pop r17
 1066 0424 0F91      		pop r16
 1067               	.LVL83:
 1068               		.loc 1 199 1 view .LVU207
 1069 0426 FF90      		pop r15
 1070 0428 EF90      		pop r14
 1071 042a DF90      		pop r13
 197:xmem/xmem.c   **** 	}
 1072               		.loc 1 197 3 view .LVU208
 1073 042c 0C94 0000 		jmp _xmem_read
 1074               	.LVL84:
 1075               	.L23:
 1076               	/* epilogue start */
 1077               		.loc 1 199 1 view .LVU209
 1078 0430 2896      		adiw r28,8
 1079 0432 0FB6      		in __tmp_reg__,__SREG__
 1080 0434 F894      		cli
 1081 0436 DEBF      		out __SP_H__,r29
 1082 0438 0FBE      		out __SREG__,__tmp_reg__
 1083 043a CDBF      		out __SP_L__,r28
 1084 043c DF91      		pop r29
 1085 043e CF91      		pop r28
 1086 0440 1F91      		pop r17
 1087 0442 0F91      		pop r16
 1088               	.LVL85:
 1089               		.loc 1 199 1 view .LVU210
 1090 0444 FF90      		pop r15
 1091 0446 EF90      		pop r14
 1092 0448 DF90      		pop r13
 1093 044a 0895      		ret
 1094               		.cfi_endproc
 1095               	.LFE16:
 1097               	.global	xmem_write
 1099               	xmem_write:
 1100               	.LVL86:
 1101               	.LFB17:
 200:xmem/xmem.c   **** 
 201:xmem/xmem.c   **** void xmem_write(u32 addr, const void *data, u16 size)
 202:xmem/xmem.c   **** {
 1102               		.loc 1 202 1 is_stmt 1 view -0
 1103               		.cfi_startproc
 1104               		.loc 1 202 1 is_stmt 0 view .LVU212
 1105 044c DF92      		push r13
 1106               		.cfi_def_cfa_offset 3
 1107               		.cfi_offset 13, -2
 1108 044e EF92      		push r14
 1109               		.cfi_def_cfa_offset 4
 1110               		.cfi_offset 14, -3
 1111 0450 FF92      		push r15
 1112               		.cfi_def_cfa_offset 5
 1113               		.cfi_offset 15, -4
 1114 0452 0F93      		push r16
 1115               		.cfi_def_cfa_offset 6
 1116               		.cfi_offset 16, -5
 1117 0454 1F93      		push r17
 1118               		.cfi_def_cfa_offset 7
 1119               		.cfi_offset 17, -6
 1120 0456 CF93      		push r28
 1121               		.cfi_def_cfa_offset 8
 1122               		.cfi_offset 28, -7
 1123 0458 DF93      		push r29
 1124               		.cfi_def_cfa_offset 9
 1125               		.cfi_offset 29, -8
 1126 045a CDB7      		in r28,__SP_L__
 1127 045c DEB7      		in r29,__SP_H__
 1128               		.cfi_def_cfa_register 28
 1129 045e 2897      		sbiw r28,8
 1130               		.cfi_def_cfa_offset 17
 1131 0460 0FB6      		in __tmp_reg__,__SREG__
 1132 0462 F894      		cli
 1133 0464 DEBF      		out __SP_H__,r29
 1134 0466 0FBE      		out __SREG__,__tmp_reg__
 1135 0468 CDBF      		out __SP_L__,r28
 1136               	/* prologue: function */
 1137               	/* frame size = 8 */
 1138               	/* stack size = 15 */
 1139               	.L__stack_usage = 15
 1140 046a 8A01      		movw r16,r20
 1141 046c A901      		movw r20,r18
 1142               	.LVL87:
 203:xmem/xmem.c   **** 	AddrHelper h;
 1143               		.loc 1 203 2 is_stmt 1 view .LVU213
 204:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 1144               		.loc 1 204 2 view .LVU214
 1145 046e 9E01      		movw r18,r28
 1146               	.LVL88:
 1147               		.loc 1 204 2 is_stmt 0 view .LVU215
 1148 0470 2F5F      		subi r18,-1
 1149 0472 3F4F      		sbci r19,-1
 1150 0474 0E94 0000 		call _xmem_overlap
 1151               	.LVL89:
 205:xmem/xmem.c   **** 	_xmem_write(h.BankFirst, h.AddrFirst, data, h.SizeFirst);
 1152               		.loc 1 205 2 is_stmt 1 view .LVU216
 1153 0478 ED80      		ldd r14,Y+5
 1154 047a FE80      		ldd r15,Y+6
 1155 047c D980      		ldd r13,Y+1
 1156 047e 6B81      		ldd r22,Y+3
 1157 0480 7C81      		ldd r23,Y+4
 1158 0482 9701      		movw r18,r14
 1159 0484 A801      		movw r20,r16
 1160 0486 8D2D      		mov r24,r13
 1161 0488 0E94 0000 		call _xmem_write
 1162               	.LVL90:
 206:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 1163               		.loc 1 206 2 view .LVU217
 1164               		.loc 1 206 6 is_stmt 0 view .LVU218
 1165 048c 8A81      		ldd r24,Y+2
 1166               		.loc 1 206 4 view .LVU219
 1167 048e D816      		cp r13,r24
 1168 0490 01F0      		breq .L25
 207:xmem/xmem.c   **** 	{
 208:xmem/xmem.c   **** 		_xmem_write(h.BankSecond, 0, (const u8 *)data + h.SizeFirst,
 1169               		.loc 1 208 3 is_stmt 1 view .LVU220
 1170 0492 2F81      		ldd r18,Y+7
 1171 0494 3885      		ldd r19,Y+8
 1172 0496 A801      		movw r20,r16
 1173 0498 4E0D      		add r20,r14
 1174 049a 5F1D      		adc r21,r15
 1175 049c 60E0      		ldi r22,0
 1176 049e 70E0      		ldi r23,0
 1177               	/* epilogue start */
 209:xmem/xmem.c   **** 			h.SizeSecond);
 210:xmem/xmem.c   **** 	}
 211:xmem/xmem.c   **** }
 1178               		.loc 1 211 1 is_stmt 0 view .LVU221
 1179 04a0 2896      		adiw r28,8
 1180 04a2 0FB6      		in __tmp_reg__,__SREG__
 1181 04a4 F894      		cli
 1182 04a6 DEBF      		out __SP_H__,r29
 1183 04a8 0FBE      		out __SREG__,__tmp_reg__
 1184 04aa CDBF      		out __SP_L__,r28
 1185 04ac DF91      		pop r29
 1186 04ae CF91      		pop r28
 1187 04b0 1F91      		pop r17
 1188 04b2 0F91      		pop r16
 1189               	.LVL91:
 1190               		.loc 1 211 1 view .LVU222
 1191 04b4 FF90      		pop r15
 1192 04b6 EF90      		pop r14
 1193 04b8 DF90      		pop r13
 208:xmem/xmem.c   **** 			h.SizeSecond);
 1194               		.loc 1 208 3 view .LVU223
 1195 04ba 0C94 0000 		jmp _xmem_write
 1196               	.LVL92:
 1197               	.L25:
 1198               	/* epilogue start */
 1199               		.loc 1 211 1 view .LVU224
 1200 04be 2896      		adiw r28,8
 1201 04c0 0FB6      		in __tmp_reg__,__SREG__
 1202 04c2 F894      		cli
 1203 04c4 DEBF      		out __SP_H__,r29
 1204 04c6 0FBE      		out __SREG__,__tmp_reg__
 1205 04c8 CDBF      		out __SP_L__,r28
 1206 04ca DF91      		pop r29
 1207 04cc CF91      		pop r28
 1208 04ce 1F91      		pop r17
 1209 04d0 0F91      		pop r16
 1210               	.LVL93:
 1211               		.loc 1 211 1 view .LVU225
 1212 04d2 FF90      		pop r15
 1213 04d4 EF90      		pop r14
 1214 04d6 DF90      		pop r13
 1215 04d8 0895      		ret
 1216               		.cfi_endproc
 1217               	.LFE17:
 1219               	.global	xmem_set
 1221               	xmem_set:
 1222               	.LVL94:
 1223               	.LFB18:
 212:xmem/xmem.c   **** 
 213:xmem/xmem.c   **** void xmem_set(u32 addr, u8 value, u16 size)
 214:xmem/xmem.c   **** {
 1224               		.loc 1 214 1 is_stmt 1 view -0
 1225               		.cfi_startproc
 1226               		.loc 1 214 1 is_stmt 0 view .LVU227
 1227 04da 0F93      		push r16
 1228               		.cfi_def_cfa_offset 3
 1229               		.cfi_offset 16, -2
 1230 04dc 1F93      		push r17
 1231               		.cfi_def_cfa_offset 4
 1232               		.cfi_offset 17, -3
 1233 04de CF93      		push r28
 1234               		.cfi_def_cfa_offset 5
 1235               		.cfi_offset 28, -4
 1236 04e0 DF93      		push r29
 1237               		.cfi_def_cfa_offset 6
 1238               		.cfi_offset 29, -5
 1239 04e2 CDB7      		in r28,__SP_L__
 1240 04e4 DEB7      		in r29,__SP_H__
 1241               		.cfi_def_cfa_register 28
 1242 04e6 2897      		sbiw r28,8
 1243               		.cfi_def_cfa_offset 14
 1244 04e8 0FB6      		in __tmp_reg__,__SREG__
 1245 04ea F894      		cli
 1246 04ec DEBF      		out __SP_H__,r29
 1247 04ee 0FBE      		out __SREG__,__tmp_reg__
 1248 04f0 CDBF      		out __SP_L__,r28
 1249               	/* prologue: function */
 1250               	/* frame size = 8 */
 1251               	/* stack size = 12 */
 1252               	.L__stack_usage = 12
 1253 04f2 142F      		mov r17,r20
 1254 04f4 A901      		movw r20,r18
 1255               	.LVL95:
 215:xmem/xmem.c   **** 	AddrHelper h;
 1256               		.loc 1 215 2 is_stmt 1 view .LVU228
 216:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 1257               		.loc 1 216 2 view .LVU229
 1258 04f6 9E01      		movw r18,r28
 1259               	.LVL96:
 1260               		.loc 1 216 2 is_stmt 0 view .LVU230
 1261 04f8 2F5F      		subi r18,-1
 1262 04fa 3F4F      		sbci r19,-1
 1263 04fc 0E94 0000 		call _xmem_overlap
 1264               	.LVL97:
 217:xmem/xmem.c   **** 	_xmem_set(h.BankFirst, h.AddrFirst, value, h.SizeFirst);
 1265               		.loc 1 217 2 is_stmt 1 view .LVU231
 1266 0500 0981      		ldd r16,Y+1
 1267 0502 2D81      		ldd r18,Y+5
 1268 0504 3E81      		ldd r19,Y+6
 1269 0506 6B81      		ldd r22,Y+3
 1270 0508 7C81      		ldd r23,Y+4
 1271 050a 412F      		mov r20,r17
 1272 050c 802F      		mov r24,r16
 1273 050e 0E94 0000 		call _xmem_set
 1274               	.LVL98:
 218:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 1275               		.loc 1 218 2 view .LVU232
 1276               		.loc 1 218 6 is_stmt 0 view .LVU233
 1277 0512 8A81      		ldd r24,Y+2
 1278               		.loc 1 218 4 view .LVU234
 1279 0514 0817      		cp r16,r24
 1280 0516 01F0      		breq .L27
 219:xmem/xmem.c   **** 	{
 220:xmem/xmem.c   **** 		_xmem_set(h.BankSecond, 0, value, h.SizeSecond);
 1281               		.loc 1 220 3 is_stmt 1 view .LVU235
 1282 0518 2F81      		ldd r18,Y+7
 1283 051a 3885      		ldd r19,Y+8
 1284 051c 412F      		mov r20,r17
 1285 051e 60E0      		ldi r22,0
 1286 0520 70E0      		ldi r23,0
 1287               	/* epilogue start */
 221:xmem/xmem.c   **** 	}
 222:xmem/xmem.c   **** }
 1288               		.loc 1 222 1 is_stmt 0 view .LVU236
 1289 0522 2896      		adiw r28,8
 1290 0524 0FB6      		in __tmp_reg__,__SREG__
 1291 0526 F894      		cli
 1292 0528 DEBF      		out __SP_H__,r29
 1293 052a 0FBE      		out __SREG__,__tmp_reg__
 1294 052c CDBF      		out __SP_L__,r28
 1295 052e DF91      		pop r29
 1296 0530 CF91      		pop r28
 1297 0532 1F91      		pop r17
 1298               	.LVL99:
 1299               		.loc 1 222 1 view .LVU237
 1300 0534 0F91      		pop r16
 220:xmem/xmem.c   **** 	}
 1301               		.loc 1 220 3 view .LVU238
 1302 0536 0C94 0000 		jmp _xmem_set
 1303               	.LVL100:
 1304               	.L27:
 1305               	/* epilogue start */
 1306               		.loc 1 222 1 view .LVU239
 1307 053a 2896      		adiw r28,8
 1308 053c 0FB6      		in __tmp_reg__,__SREG__
 1309 053e F894      		cli
 1310 0540 DEBF      		out __SP_H__,r29
 1311 0542 0FBE      		out __SREG__,__tmp_reg__
 1312 0544 CDBF      		out __SP_L__,r28
 1313 0546 DF91      		pop r29
 1314 0548 CF91      		pop r28
 1315 054a 1F91      		pop r17
 1316               	.LVL101:
 1317               		.loc 1 222 1 view .LVU240
 1318 054c 0F91      		pop r16
 1319 054e 0895      		ret
 1320               		.cfi_endproc
 1321               	.LFE18:
 1323               		.section	.progmem.data,"a",@progbits
 1326               	__c.0:
 1327 0000 4D65 6D6F 		.string	"Memory test failed at address 0x%06lX [0x%02X != 0x%02X]"
 1327      7279 2074 
 1327      6573 7420 
 1327      6661 696C 
 1327      6564 2061 
 1330               	__c.1:
 1331 0039 3078 2530 		.string	"0x%06lX"
 1331      366C 5800 
 1334               	__c.2:
 1335 0041 5665 7269 		.string	"Verifying pattern"
 1335      6679 696E 
 1335      6720 7061 
 1335      7474 6572 
 1335      6E00 
 1338               	__c.3:
 1339 0053 3078 2530 		.string	"0x%06lX"
 1339      366C 5800 
 1342               	__c.4:
 1343 005b 5772 6974 		.string	"Writing pattern"
 1343      696E 6720 
 1343      7061 7474 
 1343      6572 6E00 
 1346               	__c.5:
 1347 006b 5465 7374 		.string	"Testing memory bank [%02d]"
 1347      696E 6720 
 1347      6D65 6D6F 
 1347      7279 2062 
 1347      616E 6B20 
 1350               	__c.6:
 1351 0086 5374 6172 		.string	"Starting complete memory test"
 1351      7469 6E67 
 1351      2063 6F6D 
 1351      706C 6574 
 1351      6520 6D65 
 1354               	__c.7:
 1355 00a4 4578 7465 		.string	"External memory driver initialized"
 1355      726E 616C 
 1355      206D 656D 
 1355      6F72 7920 
 1355      6472 6976 
 1356               		.text
 1357               	.Letext0:
 1358               		.file 2 "/usr/lib/gcc/avr/12.2.0/include/stdint-gcc.h"
 1359               		.file 3 "../../types/types.h"
 1360               		.file 4 "logger/logger.h"
 1361               		.file 5 "spi/spi.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmem.c
     /tmp/ccB3m8u4.s:2      *ABS*:0000003e __SP_H__
     /tmp/ccB3m8u4.s:3      *ABS*:0000003d __SP_L__
     /tmp/ccB3m8u4.s:4      *ABS*:0000003f __SREG__
     /tmp/ccB3m8u4.s:5      *ABS*:00000000 __tmp_reg__
     /tmp/ccB3m8u4.s:6      *ABS*:00000001 __zero_reg__
     /tmp/ccB3m8u4.s:12     .text:00000000 _xmem_overlap
     /tmp/ccB3m8u4.s:16     .text:00000000 .Loc.0
     /tmp/ccB3m8u4.s:17     .text:00000000 L0
     /tmp/ccB3m8u4.s:18     .text:00000000 .Loc.1
     /tmp/ccB3m8u4.s:45     .text:00000012 .Loc.2
     /tmp/ccB3m8u4.s:47     .text:00000014 .Loc.3
     /tmp/ccB3m8u4.s:48     .text:00000014 .Loc.4
     /tmp/ccB3m8u4.s:52     .text:00000014 .Loc.5
     /tmp/ccB3m8u4.s:54     .text:00000014 .Loc.6
     /tmp/ccB3m8u4.s:55     .text:00000014 .Loc.7
     /tmp/ccB3m8u4.s:62     .text:0000001c .Loc.8
     /tmp/ccB3m8u4.s:65     .text:00000020 .Loc.9
     /tmp/ccB3m8u4.s:66     .text:00000020 .Loc.10
     /tmp/ccB3m8u4.s:70     .text:00000026 .Loc.11
     /tmp/ccB3m8u4.s:79     .text:00000034 .Loc.12
     /tmp/ccB3m8u4.s:82     .text:00000034 .Loc.13
     /tmp/ccB3m8u4.s:84     .text:00000034 .Loc.14
     /tmp/ccB3m8u4.s:85     .text:00000034 .Loc.15
     /tmp/ccB3m8u4.s:95     .text:00000042 .Loc.16
     /tmp/ccB3m8u4.s:98     .text:00000042 .Loc.17
     /tmp/ccB3m8u4.s:100    .text:00000044 .Loc.18
     /tmp/ccB3m8u4.s:104    .text:00000044 .Loc.19
     /tmp/ccB3m8u4.s:106    .text:00000044 .Loc.20
     /tmp/ccB3m8u4.s:107    .text:00000044 .Loc.21
     /tmp/ccB3m8u4.s:119    .text:00000056 .Loc.22
     /tmp/ccB3m8u4.s:122    .text:00000056 .Loc.23
     /tmp/ccB3m8u4.s:124    .text:00000058 .Loc.24
     /tmp/ccB3m8u4.s:125    .text:00000058 .Loc.25
     /tmp/ccB3m8u4.s:128    .text:0000005c .Loc.26
     /tmp/ccB3m8u4.s:132    .text:0000005c .Loc.27
     /tmp/ccB3m8u4.s:134    .text:0000005c .Loc.28
     /tmp/ccB3m8u4.s:135    .text:0000005c .Loc.29
     /tmp/ccB3m8u4.s:139    .text:00000060 .Loc.30
     /tmp/ccB3m8u4.s:142    .text:00000060 .Loc.31
     /tmp/ccB3m8u4.s:145    .text:00000064 .Loc.32
     /tmp/ccB3m8u4.s:146    .text:00000064 .Loc.33
     /tmp/ccB3m8u4.s:151    .text:00000068 .Loc.34
     /tmp/ccB3m8u4.s:155    .text:0000006c .Loc.35
     /tmp/ccB3m8u4.s:163    .text:0000007a L0
     /tmp/ccB3m8u4.s:167    .text:0000007a _xmem_start
     /tmp/ccB3m8u4.s:170    .text:0000007a .Loc.36
     /tmp/ccB3m8u4.s:171    .text:0000007a L0
     /tmp/ccB3m8u4.s:172    .text:0000007a .Loc.37
     /tmp/ccB3m8u4.s:184    .text:00000080 .Loc.38
     /tmp/ccB3m8u4.s:197    .text:00000094 .Loc.39
     /tmp/ccB3m8u4.s:200    .text:00000096 .Loc.40
     /tmp/ccB3m8u4.s:203    .text:0000009a .Loc.41
     /tmp/ccB3m8u4.s:207    .text:000000a0 .Loc.42
     /tmp/ccB3m8u4.s:211    .text:000000a6 .Loc.43
     /tmp/ccB3m8u4.s:214    .text:000000a8 .Loc.44
     /tmp/ccB3m8u4.s:217    .text:000000ac .Loc.45
     /tmp/ccB3m8u4.s:220    .text:000000b0 L0
     /tmp/ccB3m8u4.s:224    .text:000000b0 _xmem_read
     /tmp/ccB3m8u4.s:227    .text:000000b0 .Loc.46
     /tmp/ccB3m8u4.s:228    .text:000000b0 L0
     /tmp/ccB3m8u4.s:229    .text:000000b0 .Loc.47
     /tmp/ccB3m8u4.s:259    .text:000000c6 .Loc.48
     /tmp/ccB3m8u4.s:260    .text:000000c6 .Loc.49
     /tmp/ccB3m8u4.s:262    .text:000000c6 .Loc.50
     /tmp/ccB3m8u4.s:265    .text:000000c8 .Loc.51
     /tmp/ccB3m8u4.s:269    .text:000000cc .Loc.52
     /tmp/ccB3m8u4.s:272    .text:000000ce .Loc.53
     /tmp/ccB3m8u4.s:275    .text:000000d2 .Loc.54
     /tmp/ccB3m8u4.s:276    .text:000000d2 .Loc.55
     /tmp/ccB3m8u4.s:283    .text:000000da .Loc.56
     /tmp/ccB3m8u4.s:287    .text:000000e0 .Loc.57
     /tmp/ccB3m8u4.s:300    .text:000000f2 .Loc.58
     /tmp/ccB3m8u4.s:304    .text:000000f6 .Loc.59
     /tmp/ccB3m8u4.s:309    .text:000000fc .Loc.60
     /tmp/ccB3m8u4.s:315    .text:00000102 .Loc.61
     /tmp/ccB3m8u4.s:316    .text:00000102 .Loc.62
     /tmp/ccB3m8u4.s:320    .text:00000108 .Loc.63
     /tmp/ccB3m8u4.s:323    .text:0000010a .Loc.64
     /tmp/ccB3m8u4.s:324    .text:0000010a .Loc.65
     /tmp/ccB3m8u4.s:326    .text:0000010c L0
     /tmp/ccB3m8u4.s:330    .text:0000010c _xmem_write
     /tmp/ccB3m8u4.s:333    .text:0000010c .Loc.66
     /tmp/ccB3m8u4.s:334    .text:0000010c L0
     /tmp/ccB3m8u4.s:335    .text:0000010c .Loc.67
     /tmp/ccB3m8u4.s:365    .text:00000122 .Loc.68
     /tmp/ccB3m8u4.s:366    .text:00000122 .Loc.69
     /tmp/ccB3m8u4.s:368    .text:00000122 .Loc.70
     /tmp/ccB3m8u4.s:371    .text:00000124 .Loc.71
     /tmp/ccB3m8u4.s:375    .text:00000128 .Loc.72
     /tmp/ccB3m8u4.s:378    .text:0000012a .Loc.73
     /tmp/ccB3m8u4.s:381    .text:0000012e .Loc.74
     /tmp/ccB3m8u4.s:382    .text:0000012e .Loc.75
     /tmp/ccB3m8u4.s:389    .text:00000136 .Loc.76
     /tmp/ccB3m8u4.s:393    .text:0000013c .Loc.77
     /tmp/ccB3m8u4.s:406    .text:0000014e .Loc.78
     /tmp/ccB3m8u4.s:410    .text:00000152 .Loc.79
     /tmp/ccB3m8u4.s:415    .text:00000158 .Loc.80
     /tmp/ccB3m8u4.s:421    .text:0000015e .Loc.81
     /tmp/ccB3m8u4.s:424    .text:00000160 .Loc.82
     /tmp/ccB3m8u4.s:427    .text:00000164 .Loc.83
     /tmp/ccB3m8u4.s:428    .text:00000164 .Loc.84
     /tmp/ccB3m8u4.s:430    .text:00000166 L0
     /tmp/ccB3m8u4.s:434    .text:00000166 _xmem_set
     /tmp/ccB3m8u4.s:437    .text:00000166 .Loc.85
     /tmp/ccB3m8u4.s:438    .text:00000166 L0
     /tmp/ccB3m8u4.s:439    .text:00000166 .Loc.86
     /tmp/ccB3m8u4.s:465    .text:00000178 .Loc.87
     /tmp/ccB3m8u4.s:466    .text:00000178 .Loc.88
     /tmp/ccB3m8u4.s:469    .text:0000017a .Loc.89
     /tmp/ccB3m8u4.s:473    .text:0000017e .Loc.90
     /tmp/ccB3m8u4.s:476    .text:00000180 .Loc.91
     /tmp/ccB3m8u4.s:479    .text:00000184 .Loc.92
     /tmp/ccB3m8u4.s:480    .text:00000184 .Loc.93
     /tmp/ccB3m8u4.s:485    .text:00000188 .Loc.94
     /tmp/ccB3m8u4.s:489    .text:0000018e .Loc.95
     /tmp/ccB3m8u4.s:502    .text:000001a0 .Loc.96
     /tmp/ccB3m8u4.s:505    .text:000001a2 .Loc.97
     /tmp/ccB3m8u4.s:508    .text:000001a4 .Loc.98
     /tmp/ccB3m8u4.s:512    .text:000001a8 .Loc.99
     /tmp/ccB3m8u4.s:516    .text:000001ac .Loc.100
     /tmp/ccB3m8u4.s:520    .text:000001ae .Loc.101
     /tmp/ccB3m8u4.s:524    .text:000001b4 .Loc.102
     /tmp/ccB3m8u4.s:529    .text:000001ba .Loc.103
     /tmp/ccB3m8u4.s:531    .text:000001bc L0
     /tmp/ccB3m8u4.s:536    .text:000001bc xmem_init
     /tmp/ccB3m8u4.s:538    .text:000001bc .Loc.104
     /tmp/ccB3m8u4.s:539    .text:000001bc L0
     /tmp/ccB3m8u4.s:591    .text:000001e0 L0
     /tmp/ccB3m8u4.s:601    .text:000001e6 .Loc.105
     /tmp/ccB3m8u4.s:603    .text:000001e6 .Loc.106
     /tmp/ccB3m8u4.s:604    .text:000001e6 .Loc.107
     /tmp/ccB3m8u4.s:606    .text:000001e6 .Loc.108
     /tmp/ccB3m8u4.s:1354   .progmem.data:000000a4 __c.7
     /tmp/ccB3m8u4.s:613    .text:000001f2 .Loc.109
     /tmp/ccB3m8u4.s:616    .text:000001f2 .Loc.110
     /tmp/ccB3m8u4.s:618    .text:000001f2 .Loc.111
     /tmp/ccB3m8u4.s:619    .text:000001f2 .Loc.112
     /tmp/ccB3m8u4.s:620    .text:000001f2 .Loc.113
     /tmp/ccB3m8u4.s:622    .text:000001f2 .Loc.114
     /tmp/ccB3m8u4.s:623    .text:000001f2 .Loc.115
     /tmp/ccB3m8u4.s:625    .text:000001f2 .Loc.116
     /tmp/ccB3m8u4.s:1350   .progmem.data:00000086 __c.6
     /tmp/ccB3m8u4.s:632    .text:000001fe .Loc.117
     /tmp/ccB3m8u4.s:635    .text:00000202 .Loc.118
     /tmp/ccB3m8u4.s:636    .text:00000202 .Loc.119
     /tmp/ccB3m8u4.s:637    .text:00000202 .Loc.120
     /tmp/ccB3m8u4.s:644    .text:0000020e .Loc.121
     /tmp/ccB3m8u4.s:1338   .progmem.data:00000053 __c.3
     /tmp/ccB3m8u4.s:649    .text:00000216 .Loc.122
     /tmp/ccB3m8u4.s:653    .text:0000021c .Loc.123
     /tmp/ccB3m8u4.s:1334   .progmem.data:00000041 __c.2
     /tmp/ccB3m8u4.s:658    .text:00000224 .Loc.124
     /tmp/ccB3m8u4.s:1326   .progmem.data:00000000 __c.0
     /tmp/ccB3m8u4.s:665    .text:0000022c .Loc.125
     /tmp/ccB3m8u4.s:668    .text:0000022e .Loc.126
     /tmp/ccB3m8u4.s:677    .text:0000023c .Loc.127
     /tmp/ccB3m8u4.s:678    .text:0000023c .Loc.128
     /tmp/ccB3m8u4.s:680    .text:0000023c .Loc.129
     /tmp/ccB3m8u4.s:1346   .progmem.data:0000006b __c.5
     /tmp/ccB3m8u4.s:689    .text:0000024c .Loc.130
     /tmp/ccB3m8u4.s:691    .text:0000024c .Loc.131
     /tmp/ccB3m8u4.s:692    .text:0000024c .Loc.132
     /tmp/ccB3m8u4.s:694    .text:0000024c .Loc.133
     /tmp/ccB3m8u4.s:1342   .progmem.data:0000005b __c.4
     /tmp/ccB3m8u4.s:701    .text:00000258 .Loc.134
     /tmp/ccB3m8u4.s:709    .text:00000266 .Loc.135
     /tmp/ccB3m8u4.s:710    .text:00000266 .Loc.136
     /tmp/ccB3m8u4.s:711    .text:00000266 .Loc.137
     /tmp/ccB3m8u4.s:718    .text:00000272 .Loc.138
     /tmp/ccB3m8u4.s:722    .text:00000278 .Loc.139
     /tmp/ccB3m8u4.s:726    .text:0000027a .Loc.140
     /tmp/ccB3m8u4.s:727    .text:0000027a .Loc.141
     /tmp/ccB3m8u4.s:730    .text:0000027c .Loc.142
     /tmp/ccB3m8u4.s:731    .text:0000027c .Loc.143
     /tmp/ccB3m8u4.s:737    .text:00000286 .Loc.144
     /tmp/ccB3m8u4.s:742    .text:0000028e .Loc.145
     /tmp/ccB3m8u4.s:744    .text:0000028e .Loc.146
     /tmp/ccB3m8u4.s:745    .text:0000028e .Loc.147
     /tmp/ccB3m8u4.s:747    .text:0000028e .Loc.148
     /tmp/ccB3m8u4.s:763    .text:000002aa .Loc.149
     /tmp/ccB3m8u4.s:764    .text:000002aa .Loc.150
     /tmp/ccB3m8u4.s:771    .text:000002b6 .Loc.151
     /tmp/ccB3m8u4.s:775    .text:000002bc .Loc.152
     /tmp/ccB3m8u4.s:782    .text:000002c6 .Loc.153
     /tmp/ccB3m8u4.s:783    .text:000002c6 .Loc.154
     /tmp/ccB3m8u4.s:786    .text:000002c8 .Loc.155
     /tmp/ccB3m8u4.s:800    .text:000002de .Loc.156
     /tmp/ccB3m8u4.s:802    .text:000002de .Loc.157
     /tmp/ccB3m8u4.s:803    .text:000002de .Loc.158
     /tmp/ccB3m8u4.s:805    .text:000002de .Loc.159
     /tmp/ccB3m8u4.s:810    .text:000002e6 .Loc.160
     /tmp/ccB3m8u4.s:818    .text:000002f4 .Loc.161
     /tmp/ccB3m8u4.s:819    .text:000002f4 .Loc.162
     /tmp/ccB3m8u4.s:820    .text:000002f4 .Loc.163
     /tmp/ccB3m8u4.s:823    .text:000002f8 .Loc.164
     /tmp/ccB3m8u4.s:827    .text:000002fe .Loc.165
     /tmp/ccB3m8u4.s:832    .text:00000302 .Loc.166
     /tmp/ccB3m8u4.s:833    .text:00000302 .Loc.167
     /tmp/ccB3m8u4.s:836    .text:00000304 .Loc.168
     /tmp/ccB3m8u4.s:837    .text:00000304 .Loc.169
     /tmp/ccB3m8u4.s:843    .text:0000030e .Loc.170
     /tmp/ccB3m8u4.s:848    .text:00000316 .Loc.171
     /tmp/ccB3m8u4.s:850    .text:00000316 .Loc.172
     /tmp/ccB3m8u4.s:851    .text:00000316 .Loc.173
     /tmp/ccB3m8u4.s:853    .text:00000316 .Loc.174
     /tmp/ccB3m8u4.s:1330   .progmem.data:00000039 __c.1
     /tmp/ccB3m8u4.s:871    .text:00000336 .Loc.175
     /tmp/ccB3m8u4.s:872    .text:00000336 .Loc.176
     /tmp/ccB3m8u4.s:879    .text:00000342 .Loc.177
     /tmp/ccB3m8u4.s:880    .text:00000342 .Loc.178
     /tmp/ccB3m8u4.s:884    .text:00000348 .Loc.179
     /tmp/ccB3m8u4.s:885    .text:00000348 .Loc.180
     /tmp/ccB3m8u4.s:888    .text:0000034c .Loc.181
     /tmp/ccB3m8u4.s:893    .text:00000354 .Loc.182
     /tmp/ccB3m8u4.s:895    .text:00000354 .Loc.183
     /tmp/ccB3m8u4.s:896    .text:00000354 .Loc.184
     /tmp/ccB3m8u4.s:898    .text:00000354 .Loc.185
     /tmp/ccB3m8u4.s:911    .text:0000036c .Loc.186
     /tmp/ccB3m8u4.s:918    .text:00000376 .Loc.187
     /tmp/ccB3m8u4.s:925    .text:00000380 .Loc.188
     /tmp/ccB3m8u4.s:926    .text:00000380 .Loc.189
     /tmp/ccB3m8u4.s:930    .text:00000382 .Loc.190
     /tmp/ccB3m8u4.s:934    .text:00000388 .Loc.191
     /tmp/ccB3m8u4.s:936    .text:00000388 .Loc.192
     /tmp/ccB3m8u4.s:941    .text:00000392 L0
     /tmp/ccB3m8u4.s:946    .text:00000394 .Loc.193
     /tmp/ccB3m8u4.s:956    .text:000003a4 .Loc.194
     /tmp/ccB3m8u4.s:968    .text:000003b8 .Loc.195
     /tmp/ccB3m8u4.s:972    .text:000003be L0
     /tmp/ccB3m8u4.s:977    .text:000003be xmem_read
     /tmp/ccB3m8u4.s:980    .text:000003be .Loc.196
     /tmp/ccB3m8u4.s:981    .text:000003be L0
     /tmp/ccB3m8u4.s:982    .text:000003be .Loc.197
     /tmp/ccB3m8u4.s:1021   .text:000003e0 .Loc.198
     /tmp/ccB3m8u4.s:1022   .text:000003e0 .Loc.199
     /tmp/ccB3m8u4.s:1025   .text:000003e2 .Loc.200
     /tmp/ccB3m8u4.s:1030   .text:000003ea .Loc.201
     /tmp/ccB3m8u4.s:1041   .text:000003fe .Loc.202
     /tmp/ccB3m8u4.s:1042   .text:000003fe .Loc.203
     /tmp/ccB3m8u4.s:1044   .text:00000400 .Loc.204
     /tmp/ccB3m8u4.s:1047   .text:00000404 .Loc.205
     /tmp/ccB3m8u4.s:1056   .text:00000412 .Loc.206
     /tmp/ccB3m8u4.s:1068   .text:00000426 .Loc.207
     /tmp/ccB3m8u4.s:1072   .text:0000042c .Loc.208
     /tmp/ccB3m8u4.s:1077   .text:00000430 .Loc.209
     /tmp/ccB3m8u4.s:1089   .text:00000444 .Loc.210
     /tmp/ccB3m8u4.s:1094   .text:0000044c L0
     /tmp/ccB3m8u4.s:1099   .text:0000044c xmem_write
     /tmp/ccB3m8u4.s:1102   .text:0000044c .Loc.211
     /tmp/ccB3m8u4.s:1103   .text:0000044c L0
     /tmp/ccB3m8u4.s:1104   .text:0000044c .Loc.212
     /tmp/ccB3m8u4.s:1143   .text:0000046e .Loc.213
     /tmp/ccB3m8u4.s:1144   .text:0000046e .Loc.214
     /tmp/ccB3m8u4.s:1147   .text:00000470 .Loc.215
     /tmp/ccB3m8u4.s:1152   .text:00000478 .Loc.216
     /tmp/ccB3m8u4.s:1163   .text:0000048c .Loc.217
     /tmp/ccB3m8u4.s:1164   .text:0000048c .Loc.218
     /tmp/ccB3m8u4.s:1166   .text:0000048e .Loc.219
     /tmp/ccB3m8u4.s:1169   .text:00000492 .Loc.220
     /tmp/ccB3m8u4.s:1178   .text:000004a0 .Loc.221
     /tmp/ccB3m8u4.s:1190   .text:000004b4 .Loc.222
     /tmp/ccB3m8u4.s:1194   .text:000004ba .Loc.223
     /tmp/ccB3m8u4.s:1199   .text:000004be .Loc.224
     /tmp/ccB3m8u4.s:1211   .text:000004d2 .Loc.225
     /tmp/ccB3m8u4.s:1216   .text:000004da L0
     /tmp/ccB3m8u4.s:1221   .text:000004da xmem_set
     /tmp/ccB3m8u4.s:1224   .text:000004da .Loc.226
     /tmp/ccB3m8u4.s:1225   .text:000004da L0
     /tmp/ccB3m8u4.s:1226   .text:000004da .Loc.227
     /tmp/ccB3m8u4.s:1256   .text:000004f6 .Loc.228
     /tmp/ccB3m8u4.s:1257   .text:000004f6 .Loc.229
     /tmp/ccB3m8u4.s:1260   .text:000004f8 .Loc.230
     /tmp/ccB3m8u4.s:1265   .text:00000500 .Loc.231
     /tmp/ccB3m8u4.s:1275   .text:00000512 .Loc.232
     /tmp/ccB3m8u4.s:1276   .text:00000512 .Loc.233
     /tmp/ccB3m8u4.s:1278   .text:00000514 .Loc.234
     /tmp/ccB3m8u4.s:1281   .text:00000518 .Loc.235
     /tmp/ccB3m8u4.s:1288   .text:00000522 .Loc.236
     /tmp/ccB3m8u4.s:1299   .text:00000534 .Loc.237
     /tmp/ccB3m8u4.s:1301   .text:00000536 .Loc.238
     /tmp/ccB3m8u4.s:1306   .text:0000053a .Loc.239
     /tmp/ccB3m8u4.s:1317   .text:0000054c .Loc.240
     /tmp/ccB3m8u4.s:1320   .text:00000550 L0
     /tmp/ccB3m8u4.s:1362   .text:00000550 L0
                     .debug_frame:00000000 L0
     /tmp/ccB3m8u4.s:87     .text:00000036 .L11
     /tmp/ccB3m8u4.s:111    .text:0000004a .L12
     /tmp/ccB3m8u4.s:150    .text:00000068 .L2
     /tmp/ccB3m8u4.s:191    .text:0000008a .L21
     /tmp/ccB3m8u4.s:189    .text:00000088 .L13
     /tmp/ccB3m8u4.s:314    .text:00000102 .L6
     /tmp/ccB3m8u4.s:294    .text:000000ea .L22
     /tmp/ccB3m8u4.s:292    .text:000000e8 .L14
     /tmp/ccB3m8u4.s:282    .text:000000da .L5
     /tmp/ccB3m8u4.s:420    .text:0000015e .L9
     /tmp/ccB3m8u4.s:400    .text:00000146 .L23
     /tmp/ccB3m8u4.s:398    .text:00000144 .L15
     /tmp/ccB3m8u4.s:388    .text:00000136 .L8
     /tmp/ccB3m8u4.s:519    .text:000001ae .L12
     /tmp/ccB3m8u4.s:496    .text:00000198 .L24
     /tmp/ccB3m8u4.s:494    .text:00000196 .L16
     /tmp/ccB3m8u4.s:484    .text:00000188 .L11
     /tmp/ccB3m8u4.s:762    .text:000002aa .L14
     /tmp/ccB3m8u4.s:785    .text:000002c8 .L15
     /tmp/ccB3m8u4.s:725    .text:0000027a .L16
     /tmp/ccB3m8u4.s:793    .text:000002d2 .L25
     /tmp/ccB3m8u4.s:790    .text:000002ce .L17
     /tmp/ccB3m8u4.s:870    .text:00000336 .L17
     /tmp/ccB3m8u4.s:929    .text:00000382 .L18
     /tmp/ccB3m8u4.s:917    .text:00000376 .L19
     /tmp/ccB3m8u4.s:831    .text:00000302 .L20
     /tmp/ccB3m8u4.s:664    .text:0000022c .L21
     /tmp/ccB3m8u4.s:1075   .text:00000430 .L23
     /tmp/ccB3m8u4.s:1197   .text:000004be .L25
     /tmp/ccB3m8u4.s:1304   .text:0000053a .L27
     /tmp/ccB3m8u4.s:2629   .debug_abbrev:00000000 .Ldebug_abbrev0
     /tmp/ccB3m8u4.s:8      .text:00000000 .Ltext0
     /tmp/ccB3m8u4.s:1357   .text:00000550 .Letext0
     /tmp/ccB3m8u4.s:4748   .debug_line:00000000 .Ldebug_line0
     /tmp/ccB3m8u4.s:1223   .text:000004da .LFB18
     /tmp/ccB3m8u4.s:1321   .text:00000550 .LFE18
     /tmp/ccB3m8u4.s:3296   .debug_loclists:00000010 .LLST39
     /tmp/ccB3m8u4.s:3291   .debug_loclists:0000000c .LVUS39
     /tmp/ccB3m8u4.s:3335   .debug_loclists:00000039 .LLST40
     /tmp/ccB3m8u4.s:3322   .debug_loclists:0000002d .LVUS40
     /tmp/ccB3m8u4.s:3380   .debug_loclists:00000070 .LLST41
     /tmp/ccB3m8u4.s:3373   .debug_loclists:0000006a .LVUS41
     /tmp/ccB3m8u4.s:1264   .text:00000500 .LVL97
     /tmp/ccB3m8u4.s:1274   .text:00000512 .LVL98
     /tmp/ccB3m8u4.s:1303   .text:0000053a .LVL100
     /tmp/ccB3m8u4.s:1101   .text:0000044c .LFB17
     /tmp/ccB3m8u4.s:1217   .text:000004da .LFE17
     /tmp/ccB3m8u4.s:3415   .debug_loclists:00000097 .LLST36
     /tmp/ccB3m8u4.s:3410   .debug_loclists:00000093 .LVUS36
     /tmp/ccB3m8u4.s:3452   .debug_loclists:000000be .LLST37
     /tmp/ccB3m8u4.s:3441   .debug_loclists:000000b4 .LVUS37
     /tmp/ccB3m8u4.s:3507   .debug_loclists:000000fd .LLST38
     /tmp/ccB3m8u4.s:3500   .debug_loclists:000000f7 .LVUS38
     /tmp/ccB3m8u4.s:1151   .text:00000478 .LVL89
     /tmp/ccB3m8u4.s:1162   .text:0000048c .LVL90
     /tmp/ccB3m8u4.s:1196   .text:000004be .LVL92
     /tmp/ccB3m8u4.s:979    .text:000003be .LFB16
     /tmp/ccB3m8u4.s:1095   .text:0000044c .LFE16
     /tmp/ccB3m8u4.s:3542   .debug_loclists:00000124 .LLST33
     /tmp/ccB3m8u4.s:3537   .debug_loclists:00000120 .LVUS33
     /tmp/ccB3m8u4.s:3579   .debug_loclists:0000014b .LLST34
     /tmp/ccB3m8u4.s:3568   .debug_loclists:00000141 .LVUS34
     /tmp/ccB3m8u4.s:3634   .debug_loclists:0000018a .LLST35
     /tmp/ccB3m8u4.s:3627   .debug_loclists:00000184 .LVUS35
     /tmp/ccB3m8u4.s:1029   .text:000003ea .LVL81
     /tmp/ccB3m8u4.s:1040   .text:000003fe .LVL82
     /tmp/ccB3m8u4.s:1074   .text:00000430 .LVL84
     /tmp/ccB3m8u4.s:537    .text:000001bc .LFB15
     /tmp/ccB3m8u4.s:973    .text:000003be .LFE15
     /tmp/ccB3m8u4.s:602    .text:000001e6 .LBB28
     /tmp/ccB3m8u4.s:605    .text:000001e6 .LBE28
     /tmp/ccB3m8u4.s:615    .text:000001f2 .LBI29
     /tmp/ccB3m8u4.s:614    .text:000001f2 .LBB29
     /tmp/ccB3m8u4.s:945    .text:00000394 .LBE29
     /tmp/ccB3m8u4.s:4720   .debug_rnglists:0000000c .LLRL28
     /tmp/ccB3m8u4.s:3671   .debug_loclists:000001b3 .LLST29
     /tmp/ccB3m8u4.s:3664   .debug_loclists:000001ad .LVUS29
     /tmp/ccB3m8u4.s:3698   .debug_loclists:000001d2 .LLST30
     /tmp/ccB3m8u4.s:3695   .debug_loclists:000001d0 .LVUS30
     /tmp/ccB3m8u4.s:3714   .debug_loclists:000001e2 .LLST31
     /tmp/ccB3m8u4.s:3705   .debug_loclists:000001da .LVUS31
     /tmp/ccB3m8u4.s:3749   .debug_loclists:0000020b .LLST32
     /tmp/ccB3m8u4.s:3740   .debug_loclists:00000203 .LVUS32
     /tmp/ccB3m8u4.s:631    .text:000001fe .LVL54
     /tmp/ccB3m8u4.s:634    .text:00000202 .LVL55
     /tmp/ccB3m8u4.s:688    .text:0000024c .LVL58
     /tmp/ccB3m8u4.s:700    .text:00000258 .LVL59
     /tmp/ccB3m8u4.s:708    .text:00000266 .LVL60
     /tmp/ccB3m8u4.s:755    .text:0000029e .LVL63
     /tmp/ccB3m8u4.s:774    .text:000002bc .LVL64
     /tmp/ccB3m8u4.s:809    .text:000002e6 .LVL66
     /tmp/ccB3m8u4.s:817    .text:000002f4 .LVL67
     /tmp/ccB3m8u4.s:863    .text:0000032a .LVL70
     /tmp/ccB3m8u4.s:883    .text:00000348 .LVL71
     /tmp/ccB3m8u4.s:910    .text:0000036c .LVL72
     /tmp/ccB3m8u4.s:612    .text:000001f2 .LVL53
     /tmp/ccB3m8u4.s:14     .text:00000000 .LFB14
     /tmp/ccB3m8u4.s:164    .text:0000007a .LFE14
     /tmp/ccB3m8u4.s:3800   .debug_loclists:00000244 .LLST0
     /tmp/ccB3m8u4.s:3795   .debug_loclists:00000240 .LVUS0
     /tmp/ccB3m8u4.s:3833   .debug_loclists:00000263 .LLST1
     /tmp/ccB3m8u4.s:3826   .debug_loclists:0000025d .LVUS1
     /tmp/ccB3m8u4.s:3868   .debug_loclists:00000284 .LLST2
     /tmp/ccB3m8u4.s:3863   .debug_loclists:00000280 .LVUS2
     /tmp/ccB3m8u4.s:3893   .debug_loclists:0000029b .LLST3
     /tmp/ccB3m8u4.s:3890   .debug_loclists:00000299 .LVUS3
     /tmp/ccB3m8u4.s:51     .text:00000014 .LBI10
     /tmp/ccB3m8u4.s:50     .text:00000014 .LBB10
     /tmp/ccB3m8u4.s:61     .text:0000001c .LBE10
     /tmp/ccB3m8u4.s:3914   .debug_loclists:000002ae .LLST4
     /tmp/ccB3m8u4.s:3911   .debug_loclists:000002ac .LVUS4
     /tmp/ccB3m8u4.s:81     .text:00000034 .LBI12
     /tmp/ccB3m8u4.s:80     .text:00000034 .LBB12
     /tmp/ccB3m8u4.s:97     .text:00000042 .LBE12
     /tmp/ccB3m8u4.s:3935   .debug_loclists:000002c1 .LLST5
     /tmp/ccB3m8u4.s:3932   .debug_loclists:000002bf .LVUS5
     /tmp/ccB3m8u4.s:103    .text:00000044 .LBI14
     /tmp/ccB3m8u4.s:102    .text:00000044 .LBB14
     /tmp/ccB3m8u4.s:121    .text:00000056 .LBE14
     /tmp/ccB3m8u4.s:3956   .debug_loclists:000002d4 .LLST6
     /tmp/ccB3m8u4.s:3953   .debug_loclists:000002d2 .LVUS6
     /tmp/ccB3m8u4.s:131    .text:0000005c .LBI16
     /tmp/ccB3m8u4.s:130    .text:0000005c .LBB16
     /tmp/ccB3m8u4.s:141    .text:00000060 .LBE16
     /tmp/ccB3m8u4.s:3977   .debug_loclists:000002e7 .LLST7
     /tmp/ccB3m8u4.s:3974   .debug_loclists:000002e5 .LVUS7
     /tmp/ccB3m8u4.s:436    .text:00000166 .LFB11
     /tmp/ccB3m8u4.s:532    .text:000001bc .LFE11
     /tmp/ccB3m8u4.s:4004   .debug_loclists:00000300 .LLST23
     /tmp/ccB3m8u4.s:3995   .debug_loclists:000002f8 .LVUS23
     /tmp/ccB3m8u4.s:4036   .debug_loclists:00000326 .LLST24
     /tmp/ccB3m8u4.s:4029   .debug_loclists:00000320 .LVUS24
     /tmp/ccB3m8u4.s:4075   .debug_loclists:00000351 .LLST25
     /tmp/ccB3m8u4.s:4066   .debug_loclists:00000349 .LVUS25
     /tmp/ccB3m8u4.s:4109   .debug_loclists:00000379 .LLST26
     /tmp/ccB3m8u4.s:4100   .debug_loclists:00000371 .LVUS26
     /tmp/ccB3m8u4.s:4156   .debug_loclists:000003ae .LLST27
     /tmp/ccB3m8u4.s:4149   .debug_loclists:000003a8 .LVUS27
     /tmp/ccB3m8u4.s:478    .text:00000184 .LVL44
     /tmp/ccB3m8u4.s:523    .text:000001b4 .LVL51
     /tmp/ccB3m8u4.s:332    .text:0000010c .LFB10
     /tmp/ccB3m8u4.s:431    .text:00000166 .LFE10
     /tmp/ccB3m8u4.s:4193   .debug_loclists:000003d7 .LLST17
     /tmp/ccB3m8u4.s:4184   .debug_loclists:000003cf .LVUS17
     /tmp/ccB3m8u4.s:4225   .debug_loclists:000003fd .LLST18
     /tmp/ccB3m8u4.s:4218   .debug_loclists:000003f7 .LVUS18
     /tmp/ccB3m8u4.s:4260   .debug_loclists:00000424 .LLST19
     /tmp/ccB3m8u4.s:4255   .debug_loclists:00000420 .LVUS19
     /tmp/ccB3m8u4.s:4287   .debug_loclists:00000441 .LLST20
     /tmp/ccB3m8u4.s:4280   .debug_loclists:0000043b .LVUS20
     /tmp/ccB3m8u4.s:4328   .debug_loclists:0000046e .LLST21
     /tmp/ccB3m8u4.s:4317   .debug_loclists:00000464 .LVUS21
     /tmp/ccB3m8u4.s:4386   .debug_loclists:000004b0 .LLST22
     /tmp/ccB3m8u4.s:4381   .debug_loclists:000004ac .LVUS22
     /tmp/ccB3m8u4.s:380    .text:0000012e .LVL33
     /tmp/ccB3m8u4.s:426    .text:00000164 .LVL39
     /tmp/ccB3m8u4.s:226    .text:000000b0 .LFB9
     /tmp/ccB3m8u4.s:327    .text:0000010c .LFE9
     /tmp/ccB3m8u4.s:4415   .debug_loclists:000004cf .LLST11
     /tmp/ccB3m8u4.s:4406   .debug_loclists:000004c7 .LVUS11
     /tmp/ccB3m8u4.s:4447   .debug_loclists:000004f5 .LLST12
     /tmp/ccB3m8u4.s:4440   .debug_loclists:000004ef .LVUS12
     /tmp/ccB3m8u4.s:4482   .debug_loclists:0000051c .LLST13
     /tmp/ccB3m8u4.s:4477   .debug_loclists:00000518 .LVUS13
     /tmp/ccB3m8u4.s:4509   .debug_loclists:00000539 .LLST14
     /tmp/ccB3m8u4.s:4502   .debug_loclists:00000533 .LVUS14
     /tmp/ccB3m8u4.s:4550   .debug_loclists:00000566 .LLST15
     /tmp/ccB3m8u4.s:4539   .debug_loclists:0000055c .LVUS15
     /tmp/ccB3m8u4.s:4608   .debug_loclists:000005a8 .LLST16
     /tmp/ccB3m8u4.s:4603   .debug_loclists:000005a4 .LVUS16
     /tmp/ccB3m8u4.s:274    .text:000000d2 .LVL21
     /tmp/ccB3m8u4.s:319    .text:00000108 .LVL26
     /tmp/ccB3m8u4.s:169    .text:0000007a .LFB7
     /tmp/ccB3m8u4.s:221    .text:000000b0 .LFE7
     /tmp/ccB3m8u4.s:4633   .debug_loclists:000005c3 .LLST8
     /tmp/ccB3m8u4.s:4628   .debug_loclists:000005bf .LVUS8
     /tmp/ccB3m8u4.s:4653   .debug_loclists:000005d8 .LLST9
     /tmp/ccB3m8u4.s:4648   .debug_loclists:000005d4 .LVUS9
     /tmp/ccB3m8u4.s:4673   .debug_loclists:000005ed .LLST10
     /tmp/ccB3m8u4.s:4668   .debug_loclists:000005e9 .LVUS10
     /tmp/ccB3m8u4.s:202    .text:0000009a .LVL12
     /tmp/ccB3m8u4.s:206    .text:000000a0 .LVL13
     /tmp/ccB3m8u4.s:210    .text:000000a6 .LVL14
     /tmp/ccB3m8u4.s:219    .text:000000b0 .LVL15
     /tmp/ccB3m8u4.s:1363   .debug_info:00000000 .Ldebug_info0

UNDEFINED SYMBOLS
spi_xchg
log_boot_P
spi_fast
panic
