# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23-ippo-q8h-v5.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23-ippo-q8h-v5.dts"
# 50 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23-ippo-q8h-v5.dts"
/dts-v1/;
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23.dtsi" 1
# 50 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23.dtsi"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 51 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23.dtsi" 2

# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 53 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23.dtsi" 2

# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/pinctrl/sun4i-a10.h" 1
# 55 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23.dtsi" 2

/ {
 interrupt-parent = <&gic>;

 chosen {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  framebuffer@0 {
   compatible = "allwinner,simple-framebuffer",
         "simple-framebuffer";
   allwinner,pipeline = "de_be0-lcd0";
   clocks = <&pll6 0>;
   status = "disabled";
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0>;
  };

  cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <1>;
  };
 };

 memory {
  reg = <0x40000000 0x40000000>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  osc24M: osc24M_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   clock-output-names = "osc24M";
  };

  osc32k: osc32k_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   clock-output-names = "osc32k";
  };

  pll1: clk@01c20000 {
   #clock-cells = <0>;
   compatible = "allwinner,sun8i-a23-pll1-clk";
   reg = <0x01c20000 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll1";
  };


  pll5: pll5_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <0>;
   clock-output-names = "pll5";
  };

  pll6: clk@01c20028 {
   #clock-cells = <1>;
   compatible = "allwinner,sun6i-a31-pll6-clk";
   reg = <0x01c20028 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll6", "pll6x2";
  };

  cpu: cpu_clk@01c20050 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-cpu-clk";
   reg = <0x01c20050 0x4>;







   clocks = <&osc32k>, <&osc24M>, <&pll1>, <&pll1>;
   clock-output-names = "cpu";
  };

  axi: axi_clk@01c20050 {
   #clock-cells = <0>;
   compatible = "allwinner,sun8i-a23-axi-clk";
   reg = <0x01c20050 0x4>;
   clocks = <&cpu>;
   clock-output-names = "axi";
  };

  ahb1: ahb1_clk@01c20054 {
   #clock-cells = <0>;
   compatible = "allwinner,sun6i-a31-ahb1-clk";
   reg = <0x01c20054 0x4>;
   clocks = <&osc32k>, <&osc24M>, <&axi>, <&pll6 0>;
   clock-output-names = "ahb1";
  };

  apb1: apb1_clk@01c20054 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-apb0-clk";
   reg = <0x01c20054 0x4>;
   clocks = <&ahb1>;
   clock-output-names = "apb1";
  };

  ahb1_gates: clk@01c20060 {
   #clock-cells = <1>;
   compatible = "allwinner,sun8i-a23-ahb1-gates-clk";
   reg = <0x01c20060 0x8>;
   clocks = <&ahb1>;
   clock-output-names = "ahb1_mipidsi", "ahb1_dma",
     "ahb1_mmc0", "ahb1_mmc1", "ahb1_mmc2",
     "ahb1_nand", "ahb1_sdram",
     "ahb1_hstimer", "ahb1_spi0",
     "ahb1_spi1", "ahb1_otg", "ahb1_ehci",
     "ahb1_ohci", "ahb1_ve", "ahb1_lcd",
     "ahb1_csi", "ahb1_be", "ahb1_fe",
     "ahb1_gpu", "ahb1_spinlock",
     "ahb1_drc";
  };

  apb1_gates: clk@01c20068 {
   #clock-cells = <1>;
   compatible = "allwinner,sun8i-a23-apb1-gates-clk";
   reg = <0x01c20068 0x4>;
   clocks = <&apb1>;
   clock-output-names = "apb1_codec", "apb1_pio",
     "apb1_daudio0", "apb1_daudio1";
  };

  apb2: clk@01c20058 {
   #clock-cells = <0>;
   compatible = "allwinner,sun4i-a10-apb1-clk";
   reg = <0x01c20058 0x4>;
   clocks = <&osc32k>, <&osc24M>, <&pll6 0>, <&pll6 0>;
   clock-output-names = "apb2";
  };

  apb2_gates: clk@01c2006c {
   #clock-cells = <1>;
   compatible = "allwinner,sun8i-a23-apb2-gates-clk";
   reg = <0x01c2006c 0x4>;
   clocks = <&apb2>;
   clock-output-names = "apb2_i2c0", "apb2_i2c1",
     "apb2_i2c2", "apb2_uart0",
     "apb2_uart1", "apb2_uart2",
     "apb2_uart3", "apb2_uart4";
  };

  mmc0_clk: clk@01c20088 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-mmc-clk";
   reg = <0x01c20088 0x4>;
   clocks = <&osc24M>, <&pll6 0>;
   clock-output-names = "mmc0",
          "mmc0_output",
          "mmc0_sample";
  };

  mmc1_clk: clk@01c2008c {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-mmc-clk";
   reg = <0x01c2008c 0x4>;
   clocks = <&osc24M>, <&pll6 0>;
   clock-output-names = "mmc1",
          "mmc1_output",
          "mmc1_sample";
  };

  mmc2_clk: clk@01c20090 {
   #clock-cells = <1>;
   compatible = "allwinner,sun4i-a10-mmc-clk";
   reg = <0x01c20090 0x4>;
   clocks = <&osc24M>, <&pll6 0>;
   clock-output-names = "mmc2",
          "mmc2_output",
          "mmc2_sample";
  };

  mbus_clk: clk@01c2015c {
   #clock-cells = <0>;
   compatible = "allwinner,sun8i-a23-mbus-clk";
   reg = <0x01c2015c 0x4>;
   clocks = <&osc24M>, <&pll6 1>, <&pll5>;
   clock-output-names = "mbus";
  };
 };

 soc@01c00000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  dma: dma-controller@01c02000 {
   compatible = "allwinner,sun8i-a23-dma";
   reg = <0x01c02000 0x1000>;
   interrupts = <0 50 4>;
   clocks = <&ahb1_gates 6>;
   resets = <&ahb1_rst 6>;
   #dma-cells = <1>;
  };

  mmc0: mmc@01c0f000 {
   compatible = "allwinner,sun5i-a13-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&ahb1_gates 8>,
     <&mmc0_clk 0>,
     <&mmc0_clk 1>,
     <&mmc0_clk 2>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ahb1_rst 8>;
   reset-names = "ahb";
   interrupts = <0 60 4>;
   status = "disabled";
  };

  mmc1: mmc@01c10000 {
   compatible = "allwinner,sun5i-a13-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&ahb1_gates 9>,
     <&mmc1_clk 0>,
     <&mmc1_clk 1>,
     <&mmc1_clk 2>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ahb1_rst 9>;
   reset-names = "ahb";
   interrupts = <0 61 4>;
   status = "disabled";
  };

  mmc2: mmc@01c11000 {
   compatible = "allwinner,sun5i-a13-mmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&ahb1_gates 10>,
     <&mmc2_clk 0>,
     <&mmc2_clk 1>,
     <&mmc2_clk 2>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ahb1_rst 10>;
   reset-names = "ahb";
   interrupts = <0 62 4>;
   status = "disabled";
  };

  pio: pinctrl@01c20800 {
   compatible = "allwinner,sun8i-a23-pinctrl";
   reg = <0x01c20800 0x400>;
   interrupts = <0 11 4>,
         <0 15 4>,
         <0 17 4>;
   clocks = <&apb1_gates 5>;
   gpio-controller;
   interrupt-controller;
   #address-cells = <1>;
   #size-cells = <0>;
   #gpio-cells = <3>;

   uart0_pins_a: uart0@0 {
    allwinner,pins = "PF2", "PF4";
    allwinner,function = "uart0";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   mmc0_pins_a: mmc0@0 {
    allwinner,pins = "PF0","PF1","PF2","PF3","PF4","PF5";
    allwinner,function = "mmc0";
    allwinner,drive = <2>;
    allwinner,pull = <0>;
   };

   mmc1_pins_a: mmc1@0 {
    allwinner,pins = "PG0","PG1","PG2","PG3","PG4","PG5";
    allwinner,function = "mmc1";
    allwinner,drive = <2>;
    allwinner,pull = <0>;
   };

   i2c0_pins_a: i2c0@0 {
    allwinner,pins = "PH2", "PH3";
    allwinner,function = "i2c0";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   i2c1_pins_a: i2c1@0 {
    allwinner,pins = "PH4", "PH5";
    allwinner,function = "i2c1";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   i2c2_pins_a: i2c2@0 {
    allwinner,pins = "PE12", "PE13";
    allwinner,function = "i2c2";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };
  };

  ahb1_rst: reset@01c202c0 {
   #reset-cells = <1>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   reg = <0x01c202c0 0xc>;
  };

  apb1_rst: reset@01c202d0 {
   #reset-cells = <1>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   reg = <0x01c202d0 0x4>;
  };

  apb2_rst: reset@01c202d8 {
   #reset-cells = <1>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   reg = <0x01c202d8 0x4>;
  };

  timer@01c20c00 {
   compatible = "allwinner,sun4i-a10-timer";
   reg = <0x01c20c00 0xa0>;
   interrupts = <0 18 4>,
         <0 19 4>;
   clocks = <&osc24M>;
  };

  wdt0: watchdog@01c20ca0 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x01c20ca0 0x20>;
   interrupts = <0 25 4>;
  };

  lradc: lradc@01c22800 {
   compatible = "allwinner,sun4i-a10-lradc-keys";
   reg = <0x01c22800 0x100>;
   interrupts = <0 30 4>;
   status = "disabled";
  };

  uart0: serial@01c28000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28000 0x400>;
   interrupts = <0 0 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb2_gates 16>;
   resets = <&apb2_rst 16>;
   dmas = <&dma 6>, <&dma 6>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart1: serial@01c28400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28400 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb2_gates 17>;
   resets = <&apb2_rst 17>;
   dmas = <&dma 7>, <&dma 7>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart2: serial@01c28800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28800 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb2_gates 18>;
   resets = <&apb2_rst 18>;
   dmas = <&dma 8>, <&dma 8>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart3: serial@01c28c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28c00 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb2_gates 19>;
   resets = <&apb2_rst 19>;
   dmas = <&dma 9>, <&dma 9>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart4: serial@01c29000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29000 0x400>;
   interrupts = <0 4 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb2_gates 20>;
   resets = <&apb2_rst 20>;
   dmas = <&dma 10>, <&dma 10>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  i2c0: i2c@01c2ac00 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2ac00 0x400>;
   interrupts = <0 6 4>;
   clocks = <&apb2_gates 0>;
   resets = <&apb2_rst 0>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@01c2b000 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b000 0x400>;
   interrupts = <0 7 4>;
   clocks = <&apb2_gates 1>;
   resets = <&apb2_rst 1>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@01c2b400 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b400 0x400>;
   interrupts = <0 8 4>;
   clocks = <&apb2_gates 2>;
   resets = <&apb2_rst 2>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gic: interrupt-controller@01c81000 {
   compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
   reg = <0x01c81000 0x1000>,
         <0x01c82000 0x1000>,
         <0x01c84000 0x2000>,
         <0x01c86000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
  };

  rtc: rtc@01f00000 {
   compatible = "allwinner,sun6i-a31-rtc";
   reg = <0x01f00000 0x54>;
   interrupts = <0 40 4>,
         <0 41 4>;
  };

  prcm@01f01400 {
   compatible = "allwinner,sun8i-a23-prcm";
   reg = <0x01f01400 0x200>;

   ar100: ar100_clk {
    compatible = "fixed-factor-clock";
    #clock-cells = <0>;
    clock-div = <1>;
    clock-mult = <1>;
    clocks = <&osc24M>;
    clock-output-names = "ar100";
   };

   ahb0: ahb0_clk {
    compatible = "fixed-factor-clock";
    #clock-cells = <0>;
    clock-div = <1>;
    clock-mult = <1>;
    clocks = <&ar100>;
    clock-output-names = "ahb0";
   };

   apb0: apb0_clk {
    compatible = "allwinner,sun8i-a23-apb0-clk";
    #clock-cells = <0>;
    clocks = <&ahb0>;
    clock-output-names = "apb0";
   };

   apb0_gates: apb0_gates_clk {
    compatible = "allwinner,sun8i-a23-apb0-gates-clk";
    #clock-cells = <1>;
    clocks = <&apb0>;
    clock-output-names = "apb0_pio", "apb0_timer",
      "apb0_rsb", "apb0_uart",
      "apb0_i2c";
   };

   apb0_rst: apb0_rst {
    compatible = "allwinner,sun6i-a31-clock-reset";
    #reset-cells = <1>;
   };
  };

  r_uart: serial@01f02800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01f02800 0x400>;
   interrupts = <0 38 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb0_gates 4>;
   resets = <&apb0_rst 4>;
   status = "disabled";
  };

  r_pio: pinctrl@01f02c00 {
   compatible = "allwinner,sun8i-a23-r-pinctrl";
   reg = <0x01f02c00 0x400>;
   interrupts = <0 45 4>;
   clocks = <&apb0_gates 0>;
   resets = <&apb0_rst 0>;
   gpio-controller;
   interrupt-controller;
   #address-cells = <1>;
   #size-cells = <0>;
   #gpio-cells = <3>;

   r_uart_pins_a: r_uart@0 {
    allwinner,pins = "PL2", "PL3";
    allwinner,function = "s_uart";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };
  };
 };
};
# 52 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23-ippo-q8h-v5.dts" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sunxi-common-regulators.dtsi" 1
# 50 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sunxi-common-regulators.dtsi"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 51 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sunxi-common-regulators.dtsi" 2


&pio {
 ahci_pwr_pin_a: ahci_pwr_pin@0 {
  allwinner,pins = "PB8";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb0_vbus_pin_a: usb0_vbus_pin@0 {
  allwinner,pins = "PB9";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb1_vbus_pin_a: usb1_vbus_pin@0 {
  allwinner,pins = "PH6";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb2_vbus_pin_a: usb2_vbus_pin@0 {
  allwinner,pins = "PH3";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };
};

/ {
 reg_ahci_5v: ahci-5v {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&ahci_pwr_pin_a>;
  regulator-name = "ahci-5v";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 1 8 0>;
  status = "disabled";
 };

 reg_usb0_vbus: usb0-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb0_vbus_pin_a>;
  regulator-name = "usb0-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 1 9 0>;
  status = "disabled";
 };

 reg_usb1_vbus: usb1-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb1_vbus_pin_a>;
  regulator-name = "usb1-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 7 6 0>;
  status = "disabled";
 };

 reg_usb2_vbus: usb2-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb2_vbus_pin_a>;
  regulator-name = "usb2-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 7 3 0>;
  status = "disabled";
 };

 reg_vcc3v0: vcc3v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v0";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
 };

 reg_vcc3v3: vcc3v3 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 reg_vcc5v0: vcc5v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };
};
# 53 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23-ippo-q8h-v5.dts" 2


# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 56 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun8i-a23-ippo-q8h-v5.dts" 2


/ {
 model = "Ippo Q8H Dual Core Tablet (v5)";
 compatible = "ippo,q8h-v5", "allwinner,sun8i-a23";

 aliases {
  serial0 = &r_uart;
 };

 chosen {
  bootargs = "earlyprintk console=ttyS0,115200";
 };

 soc@01c00000 {
  mmc0: mmc@01c0f000 {
   pinctrl-names = "default";
   pinctrl-0 = <&mmc0_pins_a>, <&mmc0_cd_pin_q8h>;
   vmmc-supply = <&reg_vcc3v0>;
   bus-width = <4>;
   cd-gpios = <&pio 1 4 0>;
   cd-inverted;
   status = "okay";
  };

  pinctrl@01c20800 {
   mmc0_cd_pin_q8h: mmc0_cd_pin@0 {
    allwinner,pins = "PB4";
    allwinner,function = "gpio_in";
    allwinner,drive = <0>;
    allwinner,pull = <1>;
   };
  };

  lradc: lradc@01c22800 {
   vref-supply = <&reg_vcc3v0>;
   status = "okay";

   button@200 {
    label = "Volume Up";
    linux,code = <115>;
    channel = <0>;
    voltage = <200000>;
   };

   button@400 {
    label = "Volume Down";
    linux,code = <114>;
    channel = <0>;
    voltage = <400000>;
   };
  };

  i2c0: i2c@01c2ac00 {
   pinctrl-names = "default";
   pinctrl-0 = <&i2c0_pins_a>;
   status = "okay";
  };

  i2c1: i2c@01c2b000 {
   pinctrl-names = "default";
   pinctrl-0 = <&i2c1_pins_a>;
   status = "okay";
  };

  i2c2: i2c@01c2b400 {
   pinctrl-names = "default";
   pinctrl-0 = <&i2c2_pins_a>;

   status = "failed";
  };

  r_uart: serial@01f02800 {
   pinctrl-names = "default";
   pinctrl-0 = <&r_uart_pins_a>;
   status = "okay";
  };
 };
};
