Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: szamologep.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "szamologep.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "szamologep"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : szamologep
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "oszto.v" in library work
Compiling verilog file "hetszegmens.v" in library work
Module <oszto> compiled
Compiling verilog file "szamologep.v" in library work
Module <hetszegmens> compiled
Module <szamologep> compiled
No errors in compilation
Analysis of file <"szamologep.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <szamologep> in library <work> with parameters.
	ADD = "0001"
	DIV = "1000"
	MUL = "0100"
	SUB = "0010"

Analyzing hierarchy for module <oszto> in library <work> with parameters.
	BITS = "00000000000000000000000000000100"
	COMPARE = "00000000000000000000000000000001"
	KESZ = "00000000000000000000000000000011"
	UPDATE = "00000000000000000000000000000010"
	WAIT = "00000000000000000000000000000000"

Analyzing hierarchy for module <oszto> in library <work> with parameters.
	BITS = "00000000000000000000000000001000"
	COMPARE = "00000000000000000000000000000001"
	KESZ = "00000000000000000000000000000011"
	UPDATE = "00000000000000000000000000000010"
	WAIT = "00000000000000000000000000000000"

Analyzing hierarchy for module <hetszegmens> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <szamologep>.
	ADD = 4'b0001
	DIV = 4'b1000
	MUL = 4'b0100
	SUB = 4'b0010
Module <szamologep> is correct for synthesis.
 
Analyzing module <oszto.1> in library <work>.
	BITS = 32'sb00000000000000000000000000000100
	COMPARE = 32'sb00000000000000000000000000000001
	KESZ = 32'sb00000000000000000000000000000011
	UPDATE = 32'sb00000000000000000000000000000010
	WAIT = 32'sb00000000000000000000000000000000
Module <oszto.1> is correct for synthesis.
 
Analyzing module <oszto.2> in library <work>.
	BITS = 32'sb00000000000000000000000000001000
	COMPARE = 32'sb00000000000000000000000000000001
	KESZ = 32'sb00000000000000000000000000000011
	UPDATE = 32'sb00000000000000000000000000000010
	WAIT = 32'sb00000000000000000000000000000000
Module <oszto.2> is correct for synthesis.
 
Analyzing module <hetszegmens> in library <work>.
Module <hetszegmens> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <oszto_1>.
    Related source file is "oszto.v".
    Found 4-bit comparator less for signal <a_lt_b>.
    Found 4-bit register for signal <a_reg>.
    Found 4-bit subtractor for signal <a_reg$addsub0000> created at line 65.
    Found 4-bit up counter for signal <cntr>.
    Found 2-bit register for signal <jelenlegi>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <oszto_1> synthesized.


Synthesizing Unit <oszto_2>.
    Related source file is "oszto.v".
    Found 8-bit comparator less for signal <a_lt_b>.
    Found 8-bit register for signal <a_reg>.
    Found 8-bit subtractor for signal <a_reg$addsub0000> created at line 65.
    Found 8-bit up counter for signal <cntr>.
    Found 2-bit register for signal <jelenlegi>.
    Summary:
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <oszto_2> synthesized.


Synthesizing Unit <hetszegmens>.
    Related source file is "hetszegmens.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cntr> of Case statement line 48 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cntr> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <cntr>.
    Found 16x8-bit ROM for signal <SEG_DEC>.
    Found 3-bit register for signal <cntr>.
    Found 4-bit register for signal <shift_register>.
    Found 14-bit up counter for signal <szamlalo>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <hetszegmens> synthesized.


Synthesizing Unit <szamologep>.
    Related source file is "szamologep.v".
WARNING:Xst:646 - Signal <tizesek<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <szazasok<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nullaval2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nullaval> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <egyesek<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <atalakitas_kesz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <a>.
    Found 4-bit register for signal <b>.
    Found 4-bit adder carry out for signal <kimenet$addsub0000> created at line 44.
    Found 4x4-bit multiplier for signal <kimenet$mult0000> created at line 46.
    Found 6-bit subtractor for signal <kimenet$sub0000> created at line 45.
    Found 4-bit register for signal <muvelet>.
    Found 8-bit register for signal <osztas_eredmeny>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <szamologep> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 4-bit adder carry out                                 : 1
 4-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 8-bit subtractor                                      : 2
# Counters                                             : 3
 4-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 13
 1-bit register                                        : 1
 2-bit register                                        : 3
 3-bit register                                        : 1
 4-bit register                                        : 5
 8-bit register                                        : 3
# Comparators                                          : 3
 4-bit comparator less                                 : 1
 8-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <shift_register_0> in Unit <kijelzo> is equivalent to the following 2 FFs/Latches, which will be removed : <cntr_1> <cntr_2> 
INFO:Xst:2261 - The FF/Latch <shift_register_1> in Unit <kijelzo> is equivalent to the following 3 FFs/Latches, which will be removed : <shift_register_2> <shift_register_3> <cntr_0> 
WARNING:Xst:1293 - FF/Latch <shift_register_0> has a constant value of 0 in block <kijelzo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift_register_1> has a constant value of 1 in block <kijelzo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <cntr<2:1>> (without init value) have a constant value of 0 in block <hetszegmens>.

Synthesizing (advanced) Unit <oszto_1>.
The following registers are absorbed into accumulator <a_reg>: 1 register on signal <a_reg>.
Unit <oszto_1> synthesized (advanced).

Synthesizing (advanced) Unit <oszto_2>.
The following registers are absorbed into accumulator <a_reg>: 1 register on signal <a_reg>.
Unit <oszto_2> synthesized (advanced).

Synthesizing (advanced) Unit <szamologep>.
	Found pipelined multiplier on signal <kimenet_mult0000>:
		- 1 pipeline level(s) found in a register on signal <a>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <b>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_kimenet_mult0000 by adding 1 register level(s).
Unit <szamologep> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Multipliers                                          : 1
 4x4-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 2
 4-bit adder carry out                                 : 1
 6-bit subtractor                                      : 1
# Counters                                             : 3
 4-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Accumulators                                         : 3
 4-bit down loadable accumulator                       : 1
 8-bit down loadable accumulator                       : 2
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 3
 4-bit comparator less                                 : 1
 8-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cntr> (without init value) has a constant value of 1 in block <hetszegmens>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_register_0> has a constant value of 0 in block <hetszegmens>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_register_1> has a constant value of 1 in block <hetszegmens>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_register_2> has a constant value of 1 in block <hetszegmens>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_register_3> has a constant value of 1 in block <hetszegmens>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <szamologep> ...

Optimizing unit <oszto_1> ...

Optimizing unit <oszto_2> ...
WARNING:Xst:2677 - Node <bcd_osztas_2/cntr_7> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_2/cntr_6> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_2/cntr_5> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_2/cntr_4> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_2/cntr_3> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_2/cntr_2> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_2/cntr_1> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_2/cntr_0> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_1/cntr_7> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_1/cntr_6> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_1/cntr_5> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_1/cntr_4> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_1/cntr_3> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_1/cntr_2> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_1/cntr_1> of sequential type is unconnected in block <szamologep>.
WARNING:Xst:2677 - Node <bcd_osztas_1/cntr_0> of sequential type is unconnected in block <szamologep>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block szamologep, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : szamologep.ngr
Top Level Output File Name         : szamologep
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 200
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 5
#      LUT2                        : 27
#      LUT3                        : 25
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 61
#      LUT4_D                      : 11
#      LUT4_L                      : 2
#      MUXCY                       : 30
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 51
#      FD                          : 13
#      FDE                         : 28
#      FDR                         : 5
#      FDRE                        : 4
#      FDRS                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 13
#      OBUF                        : 20
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                       79  out of   2448     3%  
 Number of Slice Flip Flops:             51  out of   4896     1%  
 Number of 4 input LUTs:                151  out of   4896     3%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    108    31%  
 Number of MULT18X18SIOs:                 1  out of     12     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 52    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.641ns (Maximum Frequency: 115.727MHz)
   Minimum input arrival time before clock: 2.049ns
   Maximum output required time after clock: 10.439ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.641ns (frequency: 115.727MHz)
  Total number of paths / destination ports: 2004 / 81
-------------------------------------------------------------------------
Delay:               8.641ns (Levels of Logic = 12)
  Source:            muvelet_3 (FF)
  Destination:       bcd_osztas_1/a_reg_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: muvelet_3 to bcd_osztas_1/a_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.995  muvelet_3 (muvelet_3)
     LUT4:I0->O            5   0.704   0.712  kimenet_or00001 (kimenet_or0000)
     LUT3:I1->O            1   0.704   0.424  kimenet<1>2 (kimenet<1>2)
     LUT4_D:I3->LO         1   0.704   0.104  kimenet<1>20 (N42)
     LUT4:I3->O            1   0.704   0.424  kimenet<1>63_SW0 (N14)
     LUT4:I3->O            1   0.704   0.000  bcd_osztas_1/Maccum_a_reg_lut<1> (bcd_osztas_1/Maccum_a_reg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  bcd_osztas_1/Maccum_a_reg_cy<1> (bcd_osztas_1/Maccum_a_reg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  bcd_osztas_1/Maccum_a_reg_cy<2> (bcd_osztas_1/Maccum_a_reg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  bcd_osztas_1/Maccum_a_reg_cy<3> (bcd_osztas_1/Maccum_a_reg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  bcd_osztas_1/Maccum_a_reg_cy<4> (bcd_osztas_1/Maccum_a_reg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  bcd_osztas_1/Maccum_a_reg_cy<5> (bcd_osztas_1/Maccum_a_reg_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  bcd_osztas_1/Maccum_a_reg_cy<6> (bcd_osztas_1/Maccum_a_reg_cy<6>)
     XORCY:CI->O           1   0.804   0.000  bcd_osztas_1/Maccum_a_reg_xor<7> (bcd_osztas_1/Result<7>)
     FDE:D                     0.308          bcd_osztas_1/a_reg_7
    ----------------------------------------
    Total                      8.641ns (5.982ns logic, 2.659ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              2.049ns (Levels of Logic = 1)
  Source:            dip_sw<3> (PAD)
  Destination:       Mmult_kimenet_mult0000 (MULT)
  Destination Clock: clk rising

  Data Path: dip_sw<3> to Mmult_kimenet_mult0000
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  dip_sw_3_IBUF (dip_sw_3_IBUF)
     MULT18X18SIO:B3           0.384          Mmult_kimenet_mult0000
    ----------------------------------------
    Total                      2.049ns (1.602ns logic, 0.447ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 280 / 15
-------------------------------------------------------------------------
Offset:              10.439ns (Levels of Logic = 3)
  Source:            Mmult_kimenet_mult0000 (MULT)
  Destination:       leds<7> (PAD)
  Source Clock:      clk rising

  Data Path: Mmult_kimenet_mult0000 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18SIO:CLK->P7    1   4.433   0.424  Mmult_kimenet_mult0000 (kimenet_mult0000<7>)
     LUT4:I3->O            2   0.704   0.482  kimenet<7>_SW0 (N2)
     LUT4:I2->O            1   0.704   0.420  kimenet<7> (leds_7_OBUF)
     OBUF:I->O                 3.272          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                     10.439ns (9.113ns logic, 1.326ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.19 secs
 
--> 

Total memory usage is 295088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    4 (   0 filtered)

