INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_processing_system7_0_0/sim/FFT_system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_v1_0_S00_AXI
WARNING: [VRFC 10-756] identifier Out0 is used before its declaration [C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0_S00_AXI.v:493]
WARNING: [VRFC 10-756] identifier Out1 is used before its declaration [C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0_S00_AXI.v:494]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/bfiy2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bfly2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ipshared/f0e7/hdl/bfiy4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bfly4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_FFT_0_0/sim/FFT_system_FFT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_system_FFT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/sim/FFT_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_system
INFO: [VRFC 10-311] analyzing module FFT_system_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_3X4P4D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.ip_user_files/bd/FFT_system/ip/FFT_system_auto_pc_0/sim/FFT_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/hdl/FFT_system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Leo/Desktop/FPGA/final/final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
