===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.3768 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3669 ( 13.3%)    0.3669 ( 15.4%)  FIR Parser
    1.8626 ( 67.7%)    1.5071 ( 63.4%)  'firrtl.circuit' Pipeline
    0.9934 ( 36.1%)    0.9934 ( 41.8%)    LowerFIRRTLTypes
    0.7333 ( 26.7%)    0.3786 ( 15.9%)    'firrtl.module' Pipeline
    0.1000 (  3.6%)    0.0549 (  2.3%)      ExpandWhens
    0.1286 (  4.7%)    0.0664 (  2.8%)      CSE
    0.0026 (  0.1%)    0.0013 (  0.1%)        (A) DominanceInfo
    0.5047 ( 18.4%)    0.2572 ( 10.8%)      SimpleCanonicalizer
    0.0378 (  1.4%)    0.0378 (  1.6%)    IMConstProp
    0.0142 (  0.5%)    0.0142 (  0.6%)    BlackBoxReader
    0.0157 (  0.6%)    0.0148 (  0.6%)    'firrtl.module' Pipeline
    0.0157 (  0.6%)    0.0148 (  0.6%)      CheckWidths
    0.1197 (  4.4%)    0.1197 (  5.0%)  LowerFIRRTLToHW
    0.0249 (  0.9%)    0.0249 (  1.0%)  HWMemSimImpl
    0.1563 (  5.7%)    0.1419 (  6.0%)  'hw.module' Pipeline
    0.0247 (  0.9%)    0.0217 (  0.9%)    HWCleanup
    0.0704 (  2.6%)    0.0638 (  2.7%)    CSE
    0.0023 (  0.1%)    0.0021 (  0.1%)      (A) DominanceInfo
    0.0612 (  2.2%)    0.0565 (  2.4%)    SimpleCanonicalizer
    0.0543 (  2.0%)    0.0543 (  2.3%)  HWLegalizeNames
    0.0234 (  0.8%)    0.0203 (  0.9%)  'hw.module' Pipeline
    0.0233 (  0.8%)    0.0203 (  0.9%)    PrettifyVerilog
    0.0804 (  2.9%)    0.0804 (  3.4%)  Output
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    2.7499 (100.0%)    2.3768 (100.0%)  Total

{
  totalTime: 2.387,
  maxMemory: 83099648
}
