/*
 * Phoenix-RTOS
 *
 * Operating system kernel
 *
 * TDA4VM pin definitions
 * based on "TDA4VM Processors" datasheet (SPRSP36K) by Texas Instruments Incorporated
 *
 * Copyright 2025 Phoenix Systems
 * Author: Jacek Maksymowicz
 *
 * This file is part of Phoenix-RTOS.
 *
 * %LICENSE%
 */


#ifndef _PH_TDA4VM_PINS_H_
#define _PH_TDA4VM_PINS_H_

#define PIN_MAIN_OFFS 128

/* Note: order of pins in this enum corresponds to order of ctrlmmr_wkup_reg_padconfig registers */
enum pins_wkup {
	pin_mcu_ospi0_clk = 0,
	pin_mcu_ospi0_lbclko,
	pin_mcu_ospi0_dqs,
	pin_mcu_ospi0_d0,
	pin_mcu_ospi0_d1,
	pin_mcu_ospi0_d2,
	pin_mcu_ospi0_d3,
	pin_mcu_ospi0_d4,
	pin_mcu_ospi0_d5,
	pin_mcu_ospi0_d6,
	pin_mcu_ospi0_d7,
	pin_mcu_ospi0_csn0,
	pin_mcu_ospi0_csn1,
	pin_mcu_ospi1_clk,
	pin_mcu_ospi1_lbclko,
	pin_mcu_ospi1_dqs,
	pin_mcu_ospi1_d0,
	pin_mcu_ospi1_d1,
	pin_mcu_ospi1_d2,
	pin_mcu_ospi1_d3,
	pin_mcu_ospi1_csn0,
	pin_mcu_ospi1_csn1,
	pin_mcu_rgmii1_tx_ctl,
	pin_mcu_rgmii1_rx_ctl,
	pin_mcu_rgmii1_td3,
	pin_mcu_rgmii1_td2,
	pin_mcu_rgmii1_td1,
	pin_mcu_rgmii1_td0,
	pin_mcu_rgmii1_txc,
	pin_mcu_rgmii1_rxc,
	pin_mcu_rgmii1_rd3,
	pin_mcu_rgmii1_rd2,
	pin_mcu_rgmii1_rd1,
	pin_mcu_rgmii1_rd0,
	pin_mcu_mdio0_mdio,
	pin_mcu_mdio0_mdc,
	pin_mcu_spi0_clk,
	pin_mcu_spi0_d0,
	pin_mcu_spi0_d1,
	pin_mcu_spi0_cs0,
	pin_wkup_uart0_rxd,
	pin_wkup_uart0_txd,
	pin_mcu_mcan0_tx,
	pin_mcu_mcan0_rx,
	pin_wkup_gpio0_0,
	pin_wkup_gpio0_1,
	pin_wkup_gpio0_2,
	pin_wkup_gpio0_3,
	pin_wkup_gpio0_4,
	pin_wkup_gpio0_5,
	pin_wkup_gpio0_6,
	pin_wkup_gpio0_7,
	pin_wkup_gpio0_8,
	pin_wkup_gpio0_9,
	pin_wkup_gpio0_10,
	pin_wkup_gpio0_11,
	pin_wkup_gpio0_12,
	pin_wkup_gpio0_13,
	pin_wkup_gpio0_14,
	pin_wkup_gpio0_15,
	pin_mcu_i3c0_scl,
	pin_mcu_i3c0_sda,
	pin_wkup_i2c0_scl,
	pin_wkup_i2c0_sda,
	pin_mcu_i2c0_scl,
	pin_mcu_i2c0_sda,
	pin_pmic_power_en0,
	pin_pmic_power_en1,
	pin_mcu_safety_errorn,
	pin_mcu_resetz,
	pin_mcu_resetstatz,
	pin_mcu_porz_out,
	pin_tck,
	pin_trstn,
	pin_emu0,
	pin_emu1,
	pin_mcu_adc0_ain0,
	pin_mcu_adc0_ain1,
	pin_mcu_adc0_ain2,
	pin_mcu_adc0_ain3,
	pin_mcu_adc0_ain4,
	pin_mcu_adc0_ain5,
	pin_mcu_adc0_ain6,
	pin_mcu_adc0_ain7,
	pin_mcu_adc1_ain0,
	pin_mcu_adc1_ain1,
	pin_mcu_adc1_ain2,
	pin_mcu_adc1_ain3,
	pin_mcu_adc1_ain4,
	pin_mcu_adc1_ain5,
	pin_mcu_adc1_ain6,
	pin_mcu_adc1_ain7,
	pin_reset_reqz,
	pin_porz,
	pins_wkup_count,
};


/* Note: order of pins in this enum corresponds to order of ctrlmmr_reg_padconfig registers */
enum pins_main {
	pin_extintn = PIN_MAIN_OFFS,
	pin_prg1_pru0_gpo0,
	pin_prg1_pru0_gpo1,
	pin_prg1_pru0_gpo2,
	pin_prg1_pru0_gpo3,
	pin_prg1_pru0_gpo4,
	pin_prg1_pru0_gpo5,
	pin_prg1_pru0_gpo6,
	pin_prg1_pru0_gpo7,
	pin_prg1_pru0_gpo8,
	pin_prg1_pru0_gpo9,
	pin_prg1_pru0_gpo10,
	pin_prg1_pru0_gpo11,
	pin_prg1_pru0_gpo12,
	pin_prg1_pru0_gpo13,
	pin_prg1_pru0_gpo14,
	pin_prg1_pru0_gpo15,
	pin_prg1_pru0_gpo16,
	pin_prg1_pru0_gpo17 = PIN_MAIN_OFFS + 19,
	pin_prg1_pru0_gpo18,
	pin_prg1_pru0_gpo19,
	pin_prg1_pru1_gpo0,
	pin_prg1_pru1_gpo1,
	pin_prg1_pru1_gpo2,
	pin_prg1_pru1_gpo3,
	pin_prg1_pru1_gpo4,
	pin_prg1_pru1_gpo5,
	pin_prg1_pru1_gpo6,
	pin_prg1_pru1_gpo7,
	pin_prg1_pru1_gpo8,
	pin_prg1_pru1_gpo9,
	pin_prg1_pru1_gpo10,
	pin_prg1_pru1_gpo11,
	pin_prg1_pru1_gpo12,
	pin_prg1_pru1_gpo13,
	pin_prg1_pru1_gpo14,
	pin_prg1_pru1_gpo15,
	pin_prg1_pru1_gpo16,
	pin_prg1_pru1_gpo17,
	pin_prg1_pru1_gpo18,
	pin_prg1_pru1_gpo19,
	pin_prg1_mdio0_mdio,
	pin_prg1_mdio0_mdc,
	pin_prg0_pru0_gpo0,
	pin_prg0_pru0_gpo1,
	pin_prg0_pru0_gpo2,
	pin_prg0_pru0_gpo3,
	pin_prg0_pru0_gpo4,
	pin_prg0_pru0_gpo5,
	pin_prg0_pru0_gpo6,
	pin_prg0_pru0_gpo7,
	pin_prg0_pru0_gpo8,
	pin_prg0_pru0_gpo9,
	pin_prg0_pru0_gpo10,
	pin_prg0_pru0_gpo11,
	pin_prg0_pru0_gpo12,
	pin_prg0_pru0_gpo13,
	pin_prg0_pru0_gpo14,
	pin_prg0_pru0_gpo15,
	pin_prg0_pru0_gpo16,
	pin_prg0_pru0_gpo17,
	pin_prg0_pru0_gpo18,
	pin_prg0_pru0_gpo19,
	pin_prg0_pru1_gpo0,
	pin_prg0_pru1_gpo1,
	pin_prg0_pru1_gpo2,
	pin_prg0_pru1_gpo3,
	pin_prg0_pru1_gpo4,
	pin_prg0_pru1_gpo5,
	pin_prg0_pru1_gpo6,
	pin_prg0_pru1_gpo7,
	pin_prg0_pru1_gpo8,
	pin_prg0_pru1_gpo9,
	pin_prg0_pru1_gpo10,
	pin_prg0_pru1_gpo11,
	pin_prg0_pru1_gpo12,
	pin_prg0_pru1_gpo13,
	pin_prg0_pru1_gpo14,
	pin_prg0_pru1_gpo15,
	pin_prg0_pru1_gpo16,
	pin_prg0_pru1_gpo17,
	pin_prg0_pru1_gpo18,
	pin_prg0_pru1_gpo19,
	pin_prg0_mdio0_mdio,
	pin_prg0_mdio0_mdc,
	pin_rgmii5_tx_ctl,
	pin_rgmii5_rx_ctl,
	pin_rgmii5_td3,
	pin_rgmii5_td2,
	pin_rgmii5_td1,
	pin_rgmii5_td0,
	pin_rgmii5_txc,
	pin_rgmii5_rxc,
	pin_rgmii5_rd3,
	pin_rgmii5_rd2,
	pin_rgmii5_rd1,
	pin_rgmii5_rd0,
	pin_rgmii6_tx_ctl,
	pin_rgmii6_rx_ctl,
	pin_rgmii6_td3,
	pin_rgmii6_td2,
	pin_rgmii6_td1,
	pin_rgmii6_td0,
	pin_rgmii6_txc,
	pin_rgmii6_rxc,
	pin_rgmii6_rd3,
	pin_rgmii6_rd2,
	pin_rgmii6_rd1,
	pin_rgmii6_rd0,
	pin_mdio0_mdio,
	pin_mdio0_mdc,
	pin_spi0_cs0,
	pin_spi0_cs1,
	pin_spi0_clk,
	pin_spi0_d0,
	pin_spi0_d1,
	pin_spi1_cs0,
	pin_spi1_cs1,
	pin_spi1_clk,
	pin_spi1_d0,
	pin_spi1_d1,
	pin_uart0_rxd,
	pin_uart0_txd,
	pin_uart0_ctsn,
	pin_uart0_rtsn,
	pin_uart1_rxd,
	pin_uart1_txd,
	pin_uart1_ctsn,
	pin_uart1_rtsn,
	pin_mcan0_rx,
	pin_mcan0_tx,
	pin_mcan1_rx,
	pin_mcan1_tx,
	pin_i3c0_scl,
	pin_i3c0_sda,
	pin_i2c0_scl,
	pin_i2c0_sda,
	pin_i2c1_scl,
	pin_i2c1_sda,
	pin_ecap0_in_apwm_out,
	pin_ext_refclk1,
	pin_timer_io0,
	pin_timer_io1,
	pin_mmc1_dat3,
	pin_mmc1_dat2,
	pin_mmc1_dat1,
	pin_mmc1_dat0,
	pin_mmc1_clk,
	pin_mmc1_cmd,
	pin_mmc1_sdcd,
	pin_mmc1_sdwp,
	pin_mmc2_dat3,
	pin_mmc2_dat2,
	pin_mmc2_dat1,
	pin_mmc2_dat0,
	pin_mmc2_clk,
	pin_mmc2_cmd,
	pin_resetstatz,
	pin_porz_out,
	pin_soc_safety_errorn,
	pin_tdi,
	pin_tdo,
	pin_tms,
	pin_usb0_drvvbus,
	pin_mlb0_mlbsp,
	pin_mlb0_mlbsn,
	pin_mlb0_mlbdp,
	pin_mlb0_mlbdn,
	pin_mlb0_mlbcp,
	pin_mlb0_mlbcn,
	pin_mmc1_clklb,
	pin_mmc2_clklb,
	pins_main_count,
};

#endif /* _PH_TDA4VM_PINS_H_ */
