/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Mar 14 11:30:18 2017
 *                 Full Compile MD5 Checksum  139982b678394685d13b1997fb7229b7
 *                     (minus title and desc)
 *                 MD5 Checksum               a3969ecea7c60b5dda53c39c3e5f90df
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/r_1255/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_CMP_1_H__
#define BCHP_CMP_1_H__

/***************************************************************************
 *CMP_1 - Video Compositor 1 Registers
 ***************************************************************************/
#define BCHP_CMP_1_REVISION                      0x20646800 /* [RO][32] Compositor Revision ID */
#define BCHP_CMP_1_HW_CONFIGURATION              0x20646804 /* [RO][32] Compositor HW Configuration */
#define BCHP_CMP_1_CANVAS_CTRL                   0x20646808 /* [RW][32] Canvas control */
#define BCHP_CMP_1_CANVAS_SIZE                   0x2064680c /* [CFG][32] Canvas Vertical and Horizontal Size */
#define BCHP_CMP_1_BG_COLOR                      0x20646810 /* [CFG][32] Background color register */
#define BCHP_CMP_1_BLEND_0_CTRL                  0x20646814 /* [CFG][32] Blending Control for First stage Blender */
#define BCHP_CMP_1_CMP_CTRL                      0x20646828 /* [CFG][32] Compositor Control */
#define BCHP_CMP_1_CMP_OUT_CTRL                  0x20646840 /* [CFG][32] Compositor Output Control */
#define BCHP_CMP_1_CRC_CTRL                      0x20646844 /* [CFG][32] BVN CRC Control Register */
#define BCHP_CMP_1_CRC_Y_STATUS                  0x20646848 /* [RO][32] BVN CRC Luma Status Register */
#define BCHP_CMP_1_CRC_CB_STATUS                 0x2064684c /* [RO][32] BVN CRC Chroma(Cb) Status Register */
#define BCHP_CMP_1_CRC_CR_STATUS                 0x20646850 /* [RO][32] BVN CRC Chroma(Cr) Status Register */
#define BCHP_CMP_1_READBACK_POSITION             0x20646854 /* [CFG][32] Compositor Position For CMP Output Readback */
#define BCHP_CMP_1_READBACK_VALUE                0x20646858 /* [RO][64] Compositor Readback Y Value at Specified Position */
#define BCHP_CMP_1_SCRATCH_REGISTER              0x20646864 /* [CFG][32] Compositor Scratch Register */
#define BCHP_CMP_1_TEST_REGISTER                 0x2064686c /* [CFG][32] Compositor Test Register */
#define BCHP_CMP_1_TEST_REGISTER1                0x20646870 /* [RO][32] Compositor Test Register1 */
#define BCHP_CMP_1_CMP_STATUS_CLEAR              0x20646880 /* [WO][32] CMP Status Clear */
#define BCHP_CMP_1_CMP_STATUS                    0x20646884 /* [RO][32] CMP Status */
#define BCHP_CMP_1_G0_SURFACE_SIZE               0x20646980 /* [CFG][32] Graphics Surface 0 Vertical and Horizontal Size */
#define BCHP_CMP_1_G0_SURFACE_OFFSET             0x20646984 /* [CFG][32] Graphics Surface 0 Vertical and Horizontal Offset */
#define BCHP_CMP_1_G0_DISPLAY_SIZE               0x20646988 /* [CFG][32] Graphics Surface 0 Display Vertical and Horizontal Size1 */
#define BCHP_CMP_1_G0_CANVAS_OFFSET              0x2064698c /* [CFG][32] Graphics Surface 0 Canvas Vertical and Horizontal Offset */
#define BCHP_CMP_1_G0_CANVAS_X_OFFSET_R          0x20646990 /* [CFG][32] Graphics Surface 0 Canvas Horizontal Offset For Right or Under Window in 3D mode */
#define BCHP_CMP_1_G0_SURFACE_CTRL               0x20646994 /* [CFG][32] Graphics Surface 0 Control */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR        0x20646998 /* [WO][32] Graphics Surface 0 BVB Input Status Clear */
#define BCHP_CMP_1_G0_BVB_IN_STATUS              0x2064699c /* [RO][32] Graphics Surface 0 BVB Input Status */

/***************************************************************************
 *REVISION - Compositor Revision ID
 ***************************************************************************/
/* CMP_1 :: REVISION :: reserved0 [31:20] */
#define BCHP_CMP_1_REVISION_reserved0_MASK                         0xfff00000
#define BCHP_CMP_1_REVISION_reserved0_SHIFT                        20

/* CMP_1 :: REVISION :: MAJOR [19:08] */
#define BCHP_CMP_1_REVISION_MAJOR_MASK                             0x000fff00
#define BCHP_CMP_1_REVISION_MAJOR_SHIFT                            8
#define BCHP_CMP_1_REVISION_MAJOR_DEFAULT                          0x00000151

/* CMP_1 :: REVISION :: MINOR [07:00] */
#define BCHP_CMP_1_REVISION_MINOR_MASK                             0x000000ff
#define BCHP_CMP_1_REVISION_MINOR_SHIFT                            0
#define BCHP_CMP_1_REVISION_MINOR_DEFAULT                          0x0000000f

/***************************************************************************
 *HW_CONFIGURATION - Compositor HW Configuration
 ***************************************************************************/
/* CMP_1 :: HW_CONFIGURATION :: reserved0 [31:23] */
#define BCHP_CMP_1_HW_CONFIGURATION_reserved0_MASK                 0xff800000
#define BCHP_CMP_1_HW_CONFIGURATION_reserved0_SHIFT                23

/* CMP_1 :: HW_CONFIGURATION :: CMP_OUT_BPC [22:21] */
#define BCHP_CMP_1_HW_CONFIGURATION_CMP_OUT_BPC_MASK               0x00600000
#define BCHP_CMP_1_HW_CONFIGURATION_CMP_OUT_BPC_SHIFT              21
#define BCHP_CMP_1_HW_CONFIGURATION_CMP_OUT_BPC_DEFAULT            0x00000000
#define BCHP_CMP_1_HW_CONFIGURATION_CMP_OUT_BPC_BPC_10             0
#define BCHP_CMP_1_HW_CONFIGURATION_CMP_OUT_BPC_BPC_12_PLUS_1      1

/* CMP_1 :: HW_CONFIGURATION :: reserved1 [20:15] */
#define BCHP_CMP_1_HW_CONFIGURATION_reserved1_MASK                 0x001f8000
#define BCHP_CMP_1_HW_CONFIGURATION_reserved1_SHIFT                15

/* CMP_1 :: HW_CONFIGURATION :: SUPPORTS_4K_422 [14:14] */
#define BCHP_CMP_1_HW_CONFIGURATION_SUPPORTS_4K_422_MASK           0x00004000
#define BCHP_CMP_1_HW_CONFIGURATION_SUPPORTS_4K_422_SHIFT          14
#define BCHP_CMP_1_HW_CONFIGURATION_SUPPORTS_4K_422_DEFAULT        0x00000001
#define BCHP_CMP_1_HW_CONFIGURATION_SUPPORTS_4K_422_NO_4K_422_SUPPORT 0
#define BCHP_CMP_1_HW_CONFIGURATION_SUPPORTS_4K_422_SUPPORT_4K_422 1

/* CMP_1 :: HW_CONFIGURATION :: CORE_BVB_WIDTH_10 [13:13] */
#define BCHP_CMP_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MASK         0x00002000
#define BCHP_CMP_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_SHIFT        13
#define BCHP_CMP_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_DEFAULT      0x00000000
#define BCHP_CMP_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_CORE_8_BITS  0
#define BCHP_CMP_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_CORE_10_BITS 1

/* CMP_1 :: HW_CONFIGURATION :: PROC_CLK_IS_2X [12:12] */
#define BCHP_CMP_1_HW_CONFIGURATION_PROC_CLK_IS_2X_MASK            0x00001000
#define BCHP_CMP_1_HW_CONFIGURATION_PROC_CLK_IS_2X_SHIFT           12
#define BCHP_CMP_1_HW_CONFIGURATION_PROC_CLK_IS_2X_DEFAULT         0x00000000
#define BCHP_CMP_1_HW_CONFIGURATION_PROC_CLK_IS_2X_PROC_1X_BVB     0
#define BCHP_CMP_1_HW_CONFIGURATION_PROC_CLK_IS_2X_PROC_2X_BVB     1

/* CMP_1 :: HW_CONFIGURATION :: reserved2 [11:11] */
#define BCHP_CMP_1_HW_CONFIGURATION_reserved2_MASK                 0x00000800
#define BCHP_CMP_1_HW_CONFIGURATION_reserved2_SHIFT                11

/* CMP_1 :: HW_CONFIGURATION :: BOND_HD_ENABLE [10:10] */
#define BCHP_CMP_1_HW_CONFIGURATION_BOND_HD_ENABLE_MASK            0x00000400
#define BCHP_CMP_1_HW_CONFIGURATION_BOND_HD_ENABLE_SHIFT           10
#define BCHP_CMP_1_HW_CONFIGURATION_BOND_HD_ENABLE_DEFAULT         0x00000001
#define BCHP_CMP_1_HW_CONFIGURATION_BOND_HD_ENABLE_HD_DISABLE      0
#define BCHP_CMP_1_HW_CONFIGURATION_BOND_HD_ENABLE_HD_ENABLE       1

/* CMP_1 :: HW_CONFIGURATION :: reserved3 [09:06] */
#define BCHP_CMP_1_HW_CONFIGURATION_reserved3_MASK                 0x000003c0
#define BCHP_CMP_1_HW_CONFIGURATION_reserved3_SHIFT                6

/* CMP_1 :: HW_CONFIGURATION :: Video_Configuration [05:03] */
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Configuration_MASK       0x00000038
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Configuration_SHIFT      3
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Configuration_DEFAULT    0x00000000
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Configuration_ZERO_VIDEO_SURFACE 0
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Configuration_ONE_VIDEO_SURFACE 1
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Configuration_TWO_VIDEO_SURFACE 2

/* CMP_1 :: HW_CONFIGURATION :: Video_Format [02:00] */
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Format_MASK              0x00000007
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Format_SHIFT             0
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Format_DEFAULT           0x00000001
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Format_CMP_8_BITS_422    0
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Format_CMP_10_BITS_422   1
#define BCHP_CMP_1_HW_CONFIGURATION_Video_Format_CMP_10_BITS_444   2

/***************************************************************************
 *CANVAS_CTRL - Canvas control
 ***************************************************************************/
/* CMP_1 :: CANVAS_CTRL :: reserved0 [31:02] */
#define BCHP_CMP_1_CANVAS_CTRL_reserved0_MASK                      0xfffffffc
#define BCHP_CMP_1_CANVAS_CTRL_reserved0_SHIFT                     2

/* CMP_1 :: CANVAS_CTRL :: ENABLE_CTRL [01:01] */
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_CTRL_MASK                    0x00000002
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_CTRL_SHIFT                   1
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_CTRL_DEFAULT                 0x00000000
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_CTRL_STOP_ON_FIELD_COMPLETION 0
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_CTRL_CONTINUOUS_FOR_TEST     1

/* CMP_1 :: CANVAS_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_MASK                         0x00000001
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_SHIFT                        0
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_DEFAULT                      0x00000000
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_DISABLE                      0
#define BCHP_CMP_1_CANVAS_CTRL_ENABLE_ENABLE                       1

/***************************************************************************
 *CANVAS_SIZE - Canvas Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_1 :: CANVAS_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_1_CANVAS_SIZE_reserved0_MASK                      0xe0000000
#define BCHP_CMP_1_CANVAS_SIZE_reserved0_SHIFT                     29

/* CMP_1 :: CANVAS_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_1_CANVAS_SIZE_HSIZE_MASK                          0x1fff0000
#define BCHP_CMP_1_CANVAS_SIZE_HSIZE_SHIFT                         16
#define BCHP_CMP_1_CANVAS_SIZE_HSIZE_DEFAULT                       0x00000000

/* CMP_1 :: CANVAS_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_1_CANVAS_SIZE_reserved1_MASK                      0x0000f000
#define BCHP_CMP_1_CANVAS_SIZE_reserved1_SHIFT                     12

/* CMP_1 :: CANVAS_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_1_CANVAS_SIZE_VSIZE_MASK                          0x00000fff
#define BCHP_CMP_1_CANVAS_SIZE_VSIZE_SHIFT                         0
#define BCHP_CMP_1_CANVAS_SIZE_VSIZE_DEFAULT                       0x00000000

/***************************************************************************
 *BG_COLOR - Background color register
 ***************************************************************************/
/* CMP_1 :: BG_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_1_BG_COLOR_reserved0_MASK                         0xff000000
#define BCHP_CMP_1_BG_COLOR_reserved0_SHIFT                        24

/* CMP_1 :: BG_COLOR :: Y [23:16] */
#define BCHP_CMP_1_BG_COLOR_Y_MASK                                 0x00ff0000
#define BCHP_CMP_1_BG_COLOR_Y_SHIFT                                16
#define BCHP_CMP_1_BG_COLOR_Y_DEFAULT                              0x00000000

/* CMP_1 :: BG_COLOR :: CB [15:08] */
#define BCHP_CMP_1_BG_COLOR_CB_MASK                                0x0000ff00
#define BCHP_CMP_1_BG_COLOR_CB_SHIFT                               8
#define BCHP_CMP_1_BG_COLOR_CB_DEFAULT                             0x00000000

/* CMP_1 :: BG_COLOR :: CR [07:00] */
#define BCHP_CMP_1_BG_COLOR_CR_MASK                                0x000000ff
#define BCHP_CMP_1_BG_COLOR_CR_SHIFT                               0
#define BCHP_CMP_1_BG_COLOR_CR_DEFAULT                             0x00000000

/***************************************************************************
 *BLEND_0_CTRL - Blending Control for First stage Blender
 ***************************************************************************/
/* CMP_1 :: BLEND_0_CTRL :: reserved0 [31:20] */
#define BCHP_CMP_1_BLEND_0_CTRL_reserved0_MASK                     0xfff00000
#define BCHP_CMP_1_BLEND_0_CTRL_reserved0_SHIFT                    20

/* CMP_1 :: BLEND_0_CTRL :: BLEND_SOURCE [19:16] */
#define BCHP_CMP_1_BLEND_0_CTRL_BLEND_SOURCE_MASK                  0x000f0000
#define BCHP_CMP_1_BLEND_0_CTRL_BLEND_SOURCE_SHIFT                 16
#define BCHP_CMP_1_BLEND_0_CTRL_BLEND_SOURCE_DEFAULT               0x0000000f
#define BCHP_CMP_1_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_V0            0
#define BCHP_CMP_1_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_V1            1
#define BCHP_CMP_1_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_G0            2
#define BCHP_CMP_1_BLEND_0_CTRL_BLEND_SOURCE_BACKGROUND_BYPASS     15

/* CMP_1 :: BLEND_0_CTRL :: CONSTANT_ALPHA [15:08] */
#define BCHP_CMP_1_BLEND_0_CTRL_CONSTANT_ALPHA_MASK                0x0000ff00
#define BCHP_CMP_1_BLEND_0_CTRL_CONSTANT_ALPHA_SHIFT               8
#define BCHP_CMP_1_BLEND_0_CTRL_CONSTANT_ALPHA_DEFAULT             0x00000000

/* CMP_1 :: BLEND_0_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_1_BLEND_0_CTRL_reserved1_MASK                     0x00000080
#define BCHP_CMP_1_BLEND_0_CTRL_reserved1_SHIFT                    7

/* CMP_1 :: BLEND_0_CTRL :: BACK_COLOR_BLEND_FACTOR [06:04] */
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_MASK       0x00000070
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_SHIFT      4
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_DEFAULT    0x00000000
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ZERO       0
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE        1
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_1_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/* CMP_1 :: BLEND_0_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_1_BLEND_0_CTRL_reserved2_MASK                     0x00000008
#define BCHP_CMP_1_BLEND_0_CTRL_reserved2_SHIFT                    3

/* CMP_1 :: BLEND_0_CTRL :: FRONT_COLOR_BLEND_FACTOR [02:00] */
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_MASK      0x00000007
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_SHIFT     0
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_DEFAULT   0x00000000
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ZERO      0
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE       1
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_1_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/***************************************************************************
 *CMP_CTRL - Compositor Control
 ***************************************************************************/
/* CMP_1 :: CMP_CTRL :: reserved0 [31:02] */
#define BCHP_CMP_1_CMP_CTRL_reserved0_MASK                         0xfffffffc
#define BCHP_CMP_1_CMP_CTRL_reserved0_SHIFT                        2

/* CMP_1 :: CMP_CTRL :: BVB_VIDEO [01:00] */
#define BCHP_CMP_1_CMP_CTRL_BVB_VIDEO_MASK                         0x00000003
#define BCHP_CMP_1_CMP_CTRL_BVB_VIDEO_SHIFT                        0
#define BCHP_CMP_1_CMP_CTRL_BVB_VIDEO_DEFAULT                      0x00000000
#define BCHP_CMP_1_CMP_CTRL_BVB_VIDEO_MODE_2D                      0
#define BCHP_CMP_1_CMP_CTRL_BVB_VIDEO_MODE_3D_LEFT_RIGHT           1
#define BCHP_CMP_1_CMP_CTRL_BVB_VIDEO_MODE_3D_OVER_UNDER           2

/***************************************************************************
 *CMP_OUT_CTRL - Compositor Output Control
 ***************************************************************************/
/* CMP_1 :: CMP_OUT_CTRL :: reserved0 [31:10] */
#define BCHP_CMP_1_CMP_OUT_CTRL_reserved0_MASK                     0xfffffc00
#define BCHP_CMP_1_CMP_OUT_CTRL_reserved0_SHIFT                    10

/* CMP_1 :: CMP_OUT_CTRL :: OUT_TO_DS_CTRL [09:09] */
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_DS_CTRL_MASK                0x00000200
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_DS_CTRL_SHIFT               9
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_DS_CTRL_DEFAULT             0x00000001
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_DS_CTRL_ENABLE              1
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_DS_CTRL_DISABLE             0

/* CMP_1 :: CMP_OUT_CTRL :: OUT_TO_VEC_CTRL [08:08] */
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_MASK               0x00000100
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_SHIFT              8
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_DEFAULT            0x00000001
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_ENABLE             1
#define BCHP_CMP_1_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_DISABLE            0

/* CMP_1 :: CMP_OUT_CTRL :: reserved1 [07:01] */
#define BCHP_CMP_1_CMP_OUT_CTRL_reserved1_MASK                     0x000000fe
#define BCHP_CMP_1_CMP_OUT_CTRL_reserved1_SHIFT                    1

/* CMP_1 :: CMP_OUT_CTRL :: CLIP_CTRL [00:00] */
#define BCHP_CMP_1_CMP_OUT_CTRL_CLIP_CTRL_MASK                     0x00000001
#define BCHP_CMP_1_CMP_OUT_CTRL_CLIP_CTRL_SHIFT                    0
#define BCHP_CMP_1_CMP_OUT_CTRL_CLIP_CTRL_DEFAULT                  0x00000001
#define BCHP_CMP_1_CMP_OUT_CTRL_CLIP_CTRL_ENABLE                   1
#define BCHP_CMP_1_CMP_OUT_CTRL_CLIP_CTRL_DISABLE                  0

/***************************************************************************
 *CRC_CTRL - BVN CRC Control Register
 ***************************************************************************/
/* CMP_1 :: CRC_CTRL :: INIT_VALUE [31:16] */
#define BCHP_CMP_1_CRC_CTRL_INIT_VALUE_MASK                        0xffff0000
#define BCHP_CMP_1_CRC_CTRL_INIT_VALUE_SHIFT                       16
#define BCHP_CMP_1_CRC_CTRL_INIT_VALUE_DEFAULT                     0x00000000

/* CMP_1 :: CRC_CTRL :: reserved0 [15:09] */
#define BCHP_CMP_1_CRC_CTRL_reserved0_MASK                         0x0000fe00
#define BCHP_CMP_1_CRC_CTRL_reserved0_SHIFT                        9

/* CMP_1 :: CRC_CTRL :: MODE_8BIT [08:08] */
#define BCHP_CMP_1_CRC_CTRL_MODE_8BIT_MASK                         0x00000100
#define BCHP_CMP_1_CRC_CTRL_MODE_8BIT_SHIFT                        8
#define BCHP_CMP_1_CRC_CTRL_MODE_8BIT_DEFAULT                      0x00000000

/* CMP_1 :: CRC_CTRL :: PROBE_RATE [07:04] */
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_MASK                        0x000000f0
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_SHIFT                       4
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_DEFAULT                     0x00000001
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_ERROR_PICTURE_PERIOD        0
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_ONE_PICTURE_PERIOD          1
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_TWO_PICTURE_PERIOD          2
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_THREE_PICTURE_PERIOD        3
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_FOUR_PICTURE_PERIOD         4
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_FIVE_PICTURE_PERIOD         5
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_SIX_PICTURE_PERIOD          6
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_SEVEN_PICTURE_PERIOD        7
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_EIGHT_PICTURE_PERIOD        8
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_NINE_PICTURE_PERIOD         9
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_TEN_PICTURE_PERIOD          10
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_ELEVEN_PICTURE_PERIOD       11
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_TWELVE_PICTURE_PERIOD       12
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_THIRTEEN_PICTURE_PERIOD     13
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_FOURTEEN_PICTURE_PERIOD     14
#define BCHP_CMP_1_CRC_CTRL_PROBE_RATE_FIFTEEN_PICTURE_PERIOD      15

/* CMP_1 :: CRC_CTRL :: reserved1 [03:02] */
#define BCHP_CMP_1_CRC_CTRL_reserved1_MASK                         0x0000000c
#define BCHP_CMP_1_CRC_CTRL_reserved1_SHIFT                        2

/* CMP_1 :: CRC_CTRL :: CLEAR [01:01] */
#define BCHP_CMP_1_CRC_CTRL_CLEAR_MASK                             0x00000002
#define BCHP_CMP_1_CRC_CTRL_CLEAR_SHIFT                            1
#define BCHP_CMP_1_CRC_CTRL_CLEAR_DEFAULT                          0x00000001
#define BCHP_CMP_1_CRC_CTRL_CLEAR_CLEAR                            1
#define BCHP_CMP_1_CRC_CTRL_CLEAR_NORMAL                           0

/* CMP_1 :: CRC_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_1_CRC_CTRL_ENABLE_MASK                            0x00000001
#define BCHP_CMP_1_CRC_CTRL_ENABLE_SHIFT                           0
#define BCHP_CMP_1_CRC_CTRL_ENABLE_DEFAULT                         0x00000000
#define BCHP_CMP_1_CRC_CTRL_ENABLE_ON                              1
#define BCHP_CMP_1_CRC_CTRL_ENABLE_OFF                             0

/***************************************************************************
 *CRC_Y_STATUS - BVN CRC Luma Status Register
 ***************************************************************************/
/* CMP_1 :: CRC_Y_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_1_CRC_Y_STATUS_reserved0_MASK                     0xffff0000
#define BCHP_CMP_1_CRC_Y_STATUS_reserved0_SHIFT                    16

/* CMP_1 :: CRC_Y_STATUS :: VALUE [15:00] */
#define BCHP_CMP_1_CRC_Y_STATUS_VALUE_MASK                         0x0000ffff
#define BCHP_CMP_1_CRC_Y_STATUS_VALUE_SHIFT                        0

/***************************************************************************
 *CRC_CB_STATUS - BVN CRC Chroma(Cb) Status Register
 ***************************************************************************/
/* CMP_1 :: CRC_CB_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_1_CRC_CB_STATUS_reserved0_MASK                    0xffff0000
#define BCHP_CMP_1_CRC_CB_STATUS_reserved0_SHIFT                   16

/* CMP_1 :: CRC_CB_STATUS :: VALUE [15:00] */
#define BCHP_CMP_1_CRC_CB_STATUS_VALUE_MASK                        0x0000ffff
#define BCHP_CMP_1_CRC_CB_STATUS_VALUE_SHIFT                       0

/***************************************************************************
 *CRC_CR_STATUS - BVN CRC Chroma(Cr) Status Register
 ***************************************************************************/
/* CMP_1 :: CRC_CR_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_1_CRC_CR_STATUS_reserved0_MASK                    0xffff0000
#define BCHP_CMP_1_CRC_CR_STATUS_reserved0_SHIFT                   16

/* CMP_1 :: CRC_CR_STATUS :: VALUE [15:00] */
#define BCHP_CMP_1_CRC_CR_STATUS_VALUE_MASK                        0x0000ffff
#define BCHP_CMP_1_CRC_CR_STATUS_VALUE_SHIFT                       0

/***************************************************************************
 *READBACK_POSITION - Compositor Position For CMP Output Readback
 ***************************************************************************/
/* CMP_1 :: READBACK_POSITION :: reserved0 [31:28] */
#define BCHP_CMP_1_READBACK_POSITION_reserved0_MASK                0xf0000000
#define BCHP_CMP_1_READBACK_POSITION_reserved0_SHIFT               28

/* CMP_1 :: READBACK_POSITION :: CMP_Y_POS [27:16] */
#define BCHP_CMP_1_READBACK_POSITION_CMP_Y_POS_MASK                0x0fff0000
#define BCHP_CMP_1_READBACK_POSITION_CMP_Y_POS_SHIFT               16
#define BCHP_CMP_1_READBACK_POSITION_CMP_Y_POS_DEFAULT             0x00000000

/* CMP_1 :: READBACK_POSITION :: reserved1 [15:13] */
#define BCHP_CMP_1_READBACK_POSITION_reserved1_MASK                0x0000e000
#define BCHP_CMP_1_READBACK_POSITION_reserved1_SHIFT               13

/* CMP_1 :: READBACK_POSITION :: CMP_X_POS [12:00] */
#define BCHP_CMP_1_READBACK_POSITION_CMP_X_POS_MASK                0x00001fff
#define BCHP_CMP_1_READBACK_POSITION_CMP_X_POS_SHIFT               0
#define BCHP_CMP_1_READBACK_POSITION_CMP_X_POS_DEFAULT             0x00000000

/***************************************************************************
 *READBACK_VALUE - Compositor Readback Y Value at Specified Position
 ***************************************************************************/
/* CMP_1 :: READBACK_VALUE :: reserved0 [63:36] */
#define BCHP_CMP_1_READBACK_VALUE_reserved0_MASK                   BCHP_UINT64_C(0xfffffff0, 0x00000000)
#define BCHP_CMP_1_READBACK_VALUE_reserved0_SHIFT                  36

/* CMP_1 :: READBACK_VALUE :: CMP_VALUE_Y [35:24] */
#define BCHP_CMP_1_READBACK_VALUE_CMP_VALUE_Y_MASK                 BCHP_UINT64_C(0x0000000f, 0xff000000)
#define BCHP_CMP_1_READBACK_VALUE_CMP_VALUE_Y_SHIFT                24

/* CMP_1 :: READBACK_VALUE :: CMP_VALUE_CB [23:12] */
#define BCHP_CMP_1_READBACK_VALUE_CMP_VALUE_CB_MASK                BCHP_UINT64_C(0x00000000, 0x00fff000)
#define BCHP_CMP_1_READBACK_VALUE_CMP_VALUE_CB_SHIFT               12

/* CMP_1 :: READBACK_VALUE :: CMP_VALUE_CR [11:00] */
#define BCHP_CMP_1_READBACK_VALUE_CMP_VALUE_CR_MASK                BCHP_UINT64_C(0x00000000, 0x00000fff)
#define BCHP_CMP_1_READBACK_VALUE_CMP_VALUE_CR_SHIFT               0

/***************************************************************************
 *SCRATCH_REGISTER - Compositor Scratch Register
 ***************************************************************************/
/* CMP_1 :: SCRATCH_REGISTER :: VALUE [31:00] */
#define BCHP_CMP_1_SCRATCH_REGISTER_VALUE_MASK                     0xffffffff
#define BCHP_CMP_1_SCRATCH_REGISTER_VALUE_SHIFT                    0
#define BCHP_CMP_1_SCRATCH_REGISTER_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *TEST_REGISTER - Compositor Test Register
 ***************************************************************************/
/* CMP_1 :: TEST_REGISTER :: reserved0 [31:08] */
#define BCHP_CMP_1_TEST_REGISTER_reserved0_MASK                    0xffffff00
#define BCHP_CMP_1_TEST_REGISTER_reserved0_SHIFT                   8

/* CMP_1 :: TEST_REGISTER :: DIS_CLK_GATE [07:07] */
#define BCHP_CMP_1_TEST_REGISTER_DIS_CLK_GATE_MASK                 0x00000080
#define BCHP_CMP_1_TEST_REGISTER_DIS_CLK_GATE_SHIFT                7
#define BCHP_CMP_1_TEST_REGISTER_DIS_CLK_GATE_DEFAULT              0x00000000

/* CMP_1 :: TEST_REGISTER :: SEG_RUL_DISABLE [06:06] */
#define BCHP_CMP_1_TEST_REGISTER_SEG_RUL_DISABLE_MASK              0x00000040
#define BCHP_CMP_1_TEST_REGISTER_SEG_RUL_DISABLE_SHIFT             6
#define BCHP_CMP_1_TEST_REGISTER_SEG_RUL_DISABLE_DEFAULT           0x00000000

/* CMP_1 :: TEST_REGISTER :: CTRL_CLK_GATE_CST [05:05] */
#define BCHP_CMP_1_TEST_REGISTER_CTRL_CLK_GATE_CST_MASK            0x00000020
#define BCHP_CMP_1_TEST_REGISTER_CTRL_CLK_GATE_CST_SHIFT           5
#define BCHP_CMP_1_TEST_REGISTER_CTRL_CLK_GATE_CST_DEFAULT         0x00000000

/* CMP_1 :: TEST_REGISTER :: CTRL_SURF_NO_DELAY [04:04] */
#define BCHP_CMP_1_TEST_REGISTER_CTRL_SURF_NO_DELAY_MASK           0x00000010
#define BCHP_CMP_1_TEST_REGISTER_CTRL_SURF_NO_DELAY_SHIFT          4
#define BCHP_CMP_1_TEST_REGISTER_CTRL_SURF_NO_DELAY_DEFAULT        0x00000000

/* CMP_1 :: TEST_REGISTER :: CTRL_SURF_ON_DIS [03:03] */
#define BCHP_CMP_1_TEST_REGISTER_CTRL_SURF_ON_DIS_MASK             0x00000008
#define BCHP_CMP_1_TEST_REGISTER_CTRL_SURF_ON_DIS_SHIFT            3
#define BCHP_CMP_1_TEST_REGISTER_CTRL_SURF_ON_DIS_DEFAULT          0x00000000

/* CMP_1 :: TEST_REGISTER :: reserved1 [02:00] */
#define BCHP_CMP_1_TEST_REGISTER_reserved1_MASK                    0x00000007
#define BCHP_CMP_1_TEST_REGISTER_reserved1_SHIFT                   0

/***************************************************************************
 *TEST_REGISTER1 - Compositor Test Register1
 ***************************************************************************/
/* CMP_1 :: TEST_REGISTER1 :: reserved0 [31:28] */
#define BCHP_CMP_1_TEST_REGISTER1_reserved0_MASK                   0xf0000000
#define BCHP_CMP_1_TEST_REGISTER1_reserved0_SHIFT                  28

/* CMP_1 :: TEST_REGISTER1 :: CMP_OUT_VCNT [27:16] */
#define BCHP_CMP_1_TEST_REGISTER1_CMP_OUT_VCNT_MASK                0x0fff0000
#define BCHP_CMP_1_TEST_REGISTER1_CMP_OUT_VCNT_SHIFT               16

/* CMP_1 :: TEST_REGISTER1 :: reserved1 [15:11] */
#define BCHP_CMP_1_TEST_REGISTER1_reserved1_MASK                   0x0000f800
#define BCHP_CMP_1_TEST_REGISTER1_reserved1_SHIFT                  11

/* CMP_1 :: TEST_REGISTER1 :: CLK_STATE [10:08] */
#define BCHP_CMP_1_TEST_REGISTER1_CLK_STATE_MASK                   0x00000700
#define BCHP_CMP_1_TEST_REGISTER1_CLK_STATE_SHIFT                  8

/* CMP_1 :: TEST_REGISTER1 :: CMP_I_ACCEPT [07:07] */
#define BCHP_CMP_1_TEST_REGISTER1_CMP_I_ACCEPT_MASK                0x00000080
#define BCHP_CMP_1_TEST_REGISTER1_CMP_I_ACCEPT_SHIFT               7

/* CMP_1 :: TEST_REGISTER1 :: CMP_O_READY [06:06] */
#define BCHP_CMP_1_TEST_REGISTER1_CMP_O_READY_MASK                 0x00000040
#define BCHP_CMP_1_TEST_REGISTER1_CMP_O_READY_SHIFT                6

/* CMP_1 :: TEST_REGISTER1 :: G0_O_ACCEPT [05:05] */
#define BCHP_CMP_1_TEST_REGISTER1_G0_O_ACCEPT_MASK                 0x00000020
#define BCHP_CMP_1_TEST_REGISTER1_G0_O_ACCEPT_SHIFT                5

/* CMP_1 :: TEST_REGISTER1 :: G0_I_READY [04:04] */
#define BCHP_CMP_1_TEST_REGISTER1_G0_I_READY_MASK                  0x00000010
#define BCHP_CMP_1_TEST_REGISTER1_G0_I_READY_SHIFT                 4

/* CMP_1 :: TEST_REGISTER1 :: reserved2 [03:00] */
#define BCHP_CMP_1_TEST_REGISTER1_reserved2_MASK                   0x0000000f
#define BCHP_CMP_1_TEST_REGISTER1_reserved2_SHIFT                  0

/***************************************************************************
 *CMP_STATUS_CLEAR - CMP Status Clear
 ***************************************************************************/
/* CMP_1 :: CMP_STATUS_CLEAR :: reserved0 [31:01] */
#define BCHP_CMP_1_CMP_STATUS_CLEAR_reserved0_MASK                 0xfffffffe
#define BCHP_CMP_1_CMP_STATUS_CLEAR_reserved0_SHIFT                1

/* CMP_1 :: CMP_STATUS_CLEAR :: ENABLE_ERROR [00:00] */
#define BCHP_CMP_1_CMP_STATUS_CLEAR_ENABLE_ERROR_MASK              0x00000001
#define BCHP_CMP_1_CMP_STATUS_CLEAR_ENABLE_ERROR_SHIFT             0
#define BCHP_CMP_1_CMP_STATUS_CLEAR_ENABLE_ERROR_DEFAULT           0x00000000

/***************************************************************************
 *CMP_STATUS - CMP Status
 ***************************************************************************/
/* CMP_1 :: CMP_STATUS :: reserved0 [31:01] */
#define BCHP_CMP_1_CMP_STATUS_reserved0_MASK                       0xfffffffe
#define BCHP_CMP_1_CMP_STATUS_reserved0_SHIFT                      1

/* CMP_1 :: CMP_STATUS :: ENABLE_ERROR [00:00] */
#define BCHP_CMP_1_CMP_STATUS_ENABLE_ERROR_MASK                    0x00000001
#define BCHP_CMP_1_CMP_STATUS_ENABLE_ERROR_SHIFT                   0

/***************************************************************************
 *G0_SURFACE_SIZE - Graphics Surface 0 Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_1 :: G0_SURFACE_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_1_G0_SURFACE_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_CMP_1_G0_SURFACE_SIZE_reserved0_SHIFT                 29

/* CMP_1 :: G0_SURFACE_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_1_G0_SURFACE_SIZE_HSIZE_MASK                      0x1fff0000
#define BCHP_CMP_1_G0_SURFACE_SIZE_HSIZE_SHIFT                     16
#define BCHP_CMP_1_G0_SURFACE_SIZE_HSIZE_DEFAULT                   0x00000000

/* CMP_1 :: G0_SURFACE_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_1_G0_SURFACE_SIZE_reserved1_MASK                  0x0000f000
#define BCHP_CMP_1_G0_SURFACE_SIZE_reserved1_SHIFT                 12

/* CMP_1 :: G0_SURFACE_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_1_G0_SURFACE_SIZE_VSIZE_MASK                      0x00000fff
#define BCHP_CMP_1_G0_SURFACE_SIZE_VSIZE_SHIFT                     0
#define BCHP_CMP_1_G0_SURFACE_SIZE_VSIZE_DEFAULT                   0x00000000

/***************************************************************************
 *G0_SURFACE_OFFSET - Graphics Surface 0 Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_1 :: G0_SURFACE_OFFSET :: reserved0 [31:29] */
#define BCHP_CMP_1_G0_SURFACE_OFFSET_reserved0_MASK                0xe0000000
#define BCHP_CMP_1_G0_SURFACE_OFFSET_reserved0_SHIFT               29

/* CMP_1 :: G0_SURFACE_OFFSET :: X_OFFSET [28:16] */
#define BCHP_CMP_1_G0_SURFACE_OFFSET_X_OFFSET_MASK                 0x1fff0000
#define BCHP_CMP_1_G0_SURFACE_OFFSET_X_OFFSET_SHIFT                16
#define BCHP_CMP_1_G0_SURFACE_OFFSET_X_OFFSET_DEFAULT              0x00000000

/* CMP_1 :: G0_SURFACE_OFFSET :: reserved1 [15:12] */
#define BCHP_CMP_1_G0_SURFACE_OFFSET_reserved1_MASK                0x0000f000
#define BCHP_CMP_1_G0_SURFACE_OFFSET_reserved1_SHIFT               12

/* CMP_1 :: G0_SURFACE_OFFSET :: Y_OFFSET [11:00] */
#define BCHP_CMP_1_G0_SURFACE_OFFSET_Y_OFFSET_MASK                 0x00000fff
#define BCHP_CMP_1_G0_SURFACE_OFFSET_Y_OFFSET_SHIFT                0
#define BCHP_CMP_1_G0_SURFACE_OFFSET_Y_OFFSET_DEFAULT              0x00000000

/***************************************************************************
 *G0_DISPLAY_SIZE - Graphics Surface 0 Display Vertical and Horizontal Size1
 ***************************************************************************/
/* CMP_1 :: G0_DISPLAY_SIZE :: reserved0 [31:29] */
#define BCHP_CMP_1_G0_DISPLAY_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_CMP_1_G0_DISPLAY_SIZE_reserved0_SHIFT                 29

/* CMP_1 :: G0_DISPLAY_SIZE :: HSIZE [28:16] */
#define BCHP_CMP_1_G0_DISPLAY_SIZE_HSIZE_MASK                      0x1fff0000
#define BCHP_CMP_1_G0_DISPLAY_SIZE_HSIZE_SHIFT                     16
#define BCHP_CMP_1_G0_DISPLAY_SIZE_HSIZE_DEFAULT                   0x00000000

/* CMP_1 :: G0_DISPLAY_SIZE :: reserved1 [15:12] */
#define BCHP_CMP_1_G0_DISPLAY_SIZE_reserved1_MASK                  0x0000f000
#define BCHP_CMP_1_G0_DISPLAY_SIZE_reserved1_SHIFT                 12

/* CMP_1 :: G0_DISPLAY_SIZE :: VSIZE [11:00] */
#define BCHP_CMP_1_G0_DISPLAY_SIZE_VSIZE_MASK                      0x00000fff
#define BCHP_CMP_1_G0_DISPLAY_SIZE_VSIZE_SHIFT                     0
#define BCHP_CMP_1_G0_DISPLAY_SIZE_VSIZE_DEFAULT                   0x00000000

/***************************************************************************
 *G0_CANVAS_OFFSET - Graphics Surface 0 Canvas Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_1 :: G0_CANVAS_OFFSET :: reserved0 [31:29] */
#define BCHP_CMP_1_G0_CANVAS_OFFSET_reserved0_MASK                 0xe0000000
#define BCHP_CMP_1_G0_CANVAS_OFFSET_reserved0_SHIFT                29

/* CMP_1 :: G0_CANVAS_OFFSET :: X_OFFSET [28:16] */
#define BCHP_CMP_1_G0_CANVAS_OFFSET_X_OFFSET_MASK                  0x1fff0000
#define BCHP_CMP_1_G0_CANVAS_OFFSET_X_OFFSET_SHIFT                 16
#define BCHP_CMP_1_G0_CANVAS_OFFSET_X_OFFSET_DEFAULT               0x00000000

/* CMP_1 :: G0_CANVAS_OFFSET :: reserved1 [15:12] */
#define BCHP_CMP_1_G0_CANVAS_OFFSET_reserved1_MASK                 0x0000f000
#define BCHP_CMP_1_G0_CANVAS_OFFSET_reserved1_SHIFT                12

/* CMP_1 :: G0_CANVAS_OFFSET :: Y_OFFSET [11:00] */
#define BCHP_CMP_1_G0_CANVAS_OFFSET_Y_OFFSET_MASK                  0x00000fff
#define BCHP_CMP_1_G0_CANVAS_OFFSET_Y_OFFSET_SHIFT                 0
#define BCHP_CMP_1_G0_CANVAS_OFFSET_Y_OFFSET_DEFAULT               0x00000000

/***************************************************************************
 *G0_CANVAS_X_OFFSET_R - Graphics Surface 0 Canvas Horizontal Offset For Right or Under Window in 3D mode
 ***************************************************************************/
/* CMP_1 :: G0_CANVAS_X_OFFSET_R :: reserved0 [31:13] */
#define BCHP_CMP_1_G0_CANVAS_X_OFFSET_R_reserved0_MASK             0xffffe000
#define BCHP_CMP_1_G0_CANVAS_X_OFFSET_R_reserved0_SHIFT            13

/* CMP_1 :: G0_CANVAS_X_OFFSET_R :: X_OFFSET [12:00] */
#define BCHP_CMP_1_G0_CANVAS_X_OFFSET_R_X_OFFSET_MASK              0x00001fff
#define BCHP_CMP_1_G0_CANVAS_X_OFFSET_R_X_OFFSET_SHIFT             0
#define BCHP_CMP_1_G0_CANVAS_X_OFFSET_R_X_OFFSET_DEFAULT           0x00000000

/***************************************************************************
 *G0_SURFACE_CTRL - Graphics Surface 0 Control
 ***************************************************************************/
/* CMP_1 :: G0_SURFACE_CTRL :: reserved0 [31:01] */
#define BCHP_CMP_1_G0_SURFACE_CTRL_reserved0_MASK                  0xfffffffe
#define BCHP_CMP_1_G0_SURFACE_CTRL_reserved0_SHIFT                 1

/* CMP_1 :: G0_SURFACE_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_1_G0_SURFACE_CTRL_ENABLE_MASK                     0x00000001
#define BCHP_CMP_1_G0_SURFACE_CTRL_ENABLE_SHIFT                    0
#define BCHP_CMP_1_G0_SURFACE_CTRL_ENABLE_DEFAULT                  0x00000000

/***************************************************************************
 *G0_BVB_IN_STATUS_CLEAR - Graphics Surface 0 BVB Input Status Clear
 ***************************************************************************/
/* CMP_1 :: G0_BVB_IN_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_reserved0_MASK           0xffffffe0
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_reserved0_SHIFT          5

/* CMP_1 :: G0_BVB_IN_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_MASK        0x00000010
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_SHIFT       4
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_DEFAULT     0x00000000

/* CMP_1 :: G0_BVB_IN_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_MASK         0x00000008
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_SHIFT        3
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_DEFAULT      0x00000000

/* CMP_1 :: G0_BVB_IN_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_MASK        0x00000004
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_SHIFT       2
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_DEFAULT     0x00000000

/* CMP_1 :: G0_BVB_IN_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_LONG_LINE_MASK           0x00000002
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_LONG_LINE_SHIFT          1
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_LONG_LINE_DEFAULT        0x00000000

/* CMP_1 :: G0_BVB_IN_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_SHORT_LINE_MASK          0x00000001
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_SHORT_LINE_SHIFT         0
#define BCHP_CMP_1_G0_BVB_IN_STATUS_CLEAR_SHORT_LINE_DEFAULT       0x00000000

/***************************************************************************
 *G0_BVB_IN_STATUS - Graphics Surface 0 BVB Input Status
 ***************************************************************************/
/* CMP_1 :: G0_BVB_IN_STATUS :: reserved0 [31:05] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_reserved0_MASK                 0xffffffe0
#define BCHP_CMP_1_G0_BVB_IN_STATUS_reserved0_SHIFT                5

/* CMP_1 :: G0_BVB_IN_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_MISSING_SYNC_MASK              0x00000010
#define BCHP_CMP_1_G0_BVB_IN_STATUS_MISSING_SYNC_SHIFT             4
#define BCHP_CMP_1_G0_BVB_IN_STATUS_MISSING_SYNC_DEFAULT           0x00000000

/* CMP_1 :: G0_BVB_IN_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_LONG_SOURCE_MASK               0x00000008
#define BCHP_CMP_1_G0_BVB_IN_STATUS_LONG_SOURCE_SHIFT              3
#define BCHP_CMP_1_G0_BVB_IN_STATUS_LONG_SOURCE_DEFAULT            0x00000000

/* CMP_1 :: G0_BVB_IN_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_SHORT_SOURCE_MASK              0x00000004
#define BCHP_CMP_1_G0_BVB_IN_STATUS_SHORT_SOURCE_SHIFT             2
#define BCHP_CMP_1_G0_BVB_IN_STATUS_SHORT_SOURCE_DEFAULT           0x00000000

/* CMP_1 :: G0_BVB_IN_STATUS :: LONG_LINE [01:01] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_LONG_LINE_MASK                 0x00000002
#define BCHP_CMP_1_G0_BVB_IN_STATUS_LONG_LINE_SHIFT                1
#define BCHP_CMP_1_G0_BVB_IN_STATUS_LONG_LINE_DEFAULT              0x00000000

/* CMP_1 :: G0_BVB_IN_STATUS :: SHORT_LINE [00:00] */
#define BCHP_CMP_1_G0_BVB_IN_STATUS_SHORT_LINE_MASK                0x00000001
#define BCHP_CMP_1_G0_BVB_IN_STATUS_SHORT_LINE_SHIFT               0
#define BCHP_CMP_1_G0_BVB_IN_STATUS_SHORT_LINE_DEFAULT             0x00000000

#endif /* #ifndef BCHP_CMP_1_H__ */

/* End of File */
