{"vcs1":{"timestamp_begin":1679174614.521221999, "rt":2.96, "ut":1.83, "st":0.31}}
{"vcselab":{"timestamp_begin":1679174617.509178176, "rt":1.22, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1679174618.751477810, "rt":1.80, "ut":0.06, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679174614.260196270}
{"VCS_COMP_START_TIME": 1679174614.260196270}
{"VCS_COMP_END_TIME": 1679174622.036108210}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 378040}}
{"stitch_vcselab": {"peak_mem": 230988}}
