

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Sat Nov 30 21:29:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.699 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    222|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    164|    -|
|Register         |        -|    -|     134|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     134|    386|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_316_p2        |         +|   0|  0|   9|           2|           1|
    |icmp_ln47_fu_310_p2       |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln48_fu_358_p2       |      icmp|   0|  0|   9|           2|           1|
    |select_ln48_10_fu_479_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln48_11_fu_486_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln48_1_fu_416_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_2_fu_423_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_3_fu_430_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_4_fu_437_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_5_fu_444_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_6_fu_451_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_7_fu_458_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_8_fu_465_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_9_fu_472_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln48_fu_409_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 222|          19|         199|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1                  |   9|          2|    2|          4|
    |bias_1_local_idx1_promoted2682_out_o  |  14|          3|   16|         48|
    |bias_1_local_idx_promoted2480_out_o   |  14|          3|   16|         48|
    |bias_2_local_idx4_promoted3086_out_o  |  14|          3|   16|         48|
    |bias_2_local_idx_promoted2884_out_o   |  14|          3|   16|         48|
    |n_fu_70                               |   9|          2|    2|          4|
    |w1_local_1_fu_78                      |   9|          2|   16|         32|
    |w1_local_2_fu_90                      |   9|          2|   16|         32|
    |w1_local_3_fu_94                      |   9|          2|   16|         32|
    |w1_local_fu_74                        |   9|          2|   16|         32|
    |w2_local_1_fu_86                      |   9|          2|   16|         32|
    |w2_local_2_fu_98                      |   9|          2|   16|         32|
    |w2_local_3_fu_102                     |   9|          2|   16|         32|
    |w2_local_fu_82                        |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 164|         36|  198|        460|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln48_reg_688        |   1|   0|    1|          0|
    |n_fu_70                  |   2|   0|    2|          0|
    |w1_local_1_fu_78         |  16|   0|   16|          0|
    |w1_local_2_fu_90         |  16|   0|   16|          0|
    |w1_local_3_fu_94         |  16|   0|   16|          0|
    |w1_local_fu_74           |  16|   0|   16|          0|
    |w2_local_1_fu_86         |  16|   0|   16|          0|
    |w2_local_2_fu_98         |  16|   0|   16|          0|
    |w2_local_3_fu_102        |  16|   0|   16|          0|
    |w2_local_fu_82           |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 134|   0|  134|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_47_1|  return value|
|w1_address0                                  |  out|    2|   ap_memory|                                    w1|         array|
|w1_ce0                                       |  out|    1|   ap_memory|                                    w1|         array|
|w1_q0                                        |   in|   16|   ap_memory|                                    w1|         array|
|w1_address1                                  |  out|    2|   ap_memory|                                    w1|         array|
|w1_ce1                                       |  out|    1|   ap_memory|                                    w1|         array|
|w1_q1                                        |   in|   16|   ap_memory|                                    w1|         array|
|w2_address0                                  |  out|    2|   ap_memory|                                    w2|         array|
|w2_ce0                                       |  out|    1|   ap_memory|                                    w2|         array|
|w2_q0                                        |   in|   16|   ap_memory|                                    w2|         array|
|w2_address1                                  |  out|    2|   ap_memory|                                    w2|         array|
|w2_ce1                                       |  out|    1|   ap_memory|                                    w2|         array|
|w2_q1                                        |   in|   16|   ap_memory|                                    w2|         array|
|bias_1_address0                              |  out|    1|   ap_memory|                                bias_1|         array|
|bias_1_ce0                                   |  out|    1|   ap_memory|                                bias_1|         array|
|bias_1_q0                                    |   in|   16|   ap_memory|                                bias_1|         array|
|bias_2_address0                              |  out|    1|   ap_memory|                                bias_2|         array|
|bias_2_ce0                                   |  out|    1|   ap_memory|                                bias_2|         array|
|bias_2_q0                                    |   in|   16|   ap_memory|                                bias_2|         array|
|w2_local_3_out                               |  out|   16|      ap_vld|                        w2_local_3_out|       pointer|
|w2_local_3_out_ap_vld                        |  out|    1|      ap_vld|                        w2_local_3_out|       pointer|
|w2_local_2_out                               |  out|   16|      ap_vld|                        w2_local_2_out|       pointer|
|w2_local_2_out_ap_vld                        |  out|    1|      ap_vld|                        w2_local_2_out|       pointer|
|w1_local_3_out                               |  out|   16|      ap_vld|                        w1_local_3_out|       pointer|
|w1_local_3_out_ap_vld                        |  out|    1|      ap_vld|                        w1_local_3_out|       pointer|
|w1_local_2_out                               |  out|   16|      ap_vld|                        w1_local_2_out|       pointer|
|w1_local_2_out_ap_vld                        |  out|    1|      ap_vld|                        w1_local_2_out|       pointer|
|w2_local_1_out                               |  out|   16|      ap_vld|                        w2_local_1_out|       pointer|
|w2_local_1_out_ap_vld                        |  out|    1|      ap_vld|                        w2_local_1_out|       pointer|
|w2_local_out                                 |  out|   16|      ap_vld|                          w2_local_out|       pointer|
|w2_local_out_ap_vld                          |  out|    1|      ap_vld|                          w2_local_out|       pointer|
|w1_local_1_out                               |  out|   16|      ap_vld|                        w1_local_1_out|       pointer|
|w1_local_1_out_ap_vld                        |  out|    1|      ap_vld|                        w1_local_1_out|       pointer|
|w1_local_out                                 |  out|   16|      ap_vld|                          w1_local_out|       pointer|
|w1_local_out_ap_vld                          |  out|    1|      ap_vld|                          w1_local_out|       pointer|
|bias_2_local_idx4_promoted3086_out_i         |   in|   16|     ap_ovld|    bias_2_local_idx4_promoted3086_out|       pointer|
|bias_2_local_idx4_promoted3086_out_o         |  out|   16|     ap_ovld|    bias_2_local_idx4_promoted3086_out|       pointer|
|bias_2_local_idx4_promoted3086_out_o_ap_vld  |  out|    1|     ap_ovld|    bias_2_local_idx4_promoted3086_out|       pointer|
|bias_2_local_idx_promoted2884_out_i          |   in|   16|     ap_ovld|     bias_2_local_idx_promoted2884_out|       pointer|
|bias_2_local_idx_promoted2884_out_o          |  out|   16|     ap_ovld|     bias_2_local_idx_promoted2884_out|       pointer|
|bias_2_local_idx_promoted2884_out_o_ap_vld   |  out|    1|     ap_ovld|     bias_2_local_idx_promoted2884_out|       pointer|
|bias_1_local_idx1_promoted2682_out_i         |   in|   16|     ap_ovld|    bias_1_local_idx1_promoted2682_out|       pointer|
|bias_1_local_idx1_promoted2682_out_o         |  out|   16|     ap_ovld|    bias_1_local_idx1_promoted2682_out|       pointer|
|bias_1_local_idx1_promoted2682_out_o_ap_vld  |  out|    1|     ap_ovld|    bias_1_local_idx1_promoted2682_out|       pointer|
|bias_1_local_idx_promoted2480_out_i          |   in|   16|     ap_ovld|     bias_1_local_idx_promoted2480_out|       pointer|
|bias_1_local_idx_promoted2480_out_o          |  out|   16|     ap_ovld|     bias_1_local_idx_promoted2480_out|       pointer|
|bias_1_local_idx_promoted2480_out_o_ap_vld   |  out|    1|     ap_ovld|     bias_1_local_idx_promoted2480_out|       pointer|
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

