Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\ipcore_dir\p_multiplier.v" into library work
Parsing module <p_multiplier>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" into library work
Parsing entity <TLB>.
Parsing architecture <Behavioral> of entity <tlb>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Rom.vhd" into library work
Parsing entity <Rom>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" into library work
Parsing entity <Device_Ram2>.
Parsing architecture <Behavioral> of entity <device_ram2>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" into library work
Parsing entity <Device_Ram1>.
Parsing architecture <Behavioral> of entity <device_ram1>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" into library work
Parsing entity <Device_Flash>.
Parsing architecture <Behavioral> of entity <device_flash>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd" into library work
Parsing entity <Device_COM>.
Parsing architecture <Behavioral> of entity <device_com>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\RegistersFile.vhd" into library work
Parsing entity <RegistersFile>.
Parsing architecture <Behavioral> of entity <registersfile>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\p_MUL.vhd" into library work
Parsing entity <p_MUL>.
Parsing architecture <Behavioral> of entity <p_mul>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" into library work
Parsing entity <mm_manager>.
Parsing architecture <Behavioral> of entity <mm_manager>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Extend.vhd" into library work
Parsing entity <Extend>.
Parsing architecture <Behavioral> of entity <extend>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd" into library work
Parsing entity <Clock>.
Parsing architecture <Behavioral> of entity <clock>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 366: enable_step should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 379: clk11 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 382: clk_step should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 385: clk11 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 398: ctrl_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 400: mm_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 402: reg_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 404: host_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 406: cp0_bitmap should be on the sensitivity list of the process

Elaborating entity <Clock> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd" Line 81. Case statement is complete. others clause is never selected

Elaborating entity <mm_manager> (architecture <Behavioral>) from library <work>.

Elaborating entity <TLB> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" Line 112. Case statement is complete. others clause is never selected

Elaborating entity <Rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <Device_Ram1> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" Line 94. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" Line 109. Case statement is complete. others clause is never selected

Elaborating entity <Device_Ram2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" Line 94. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" Line 109. Case statement is complete. others clause is never selected

Elaborating entity <Device_Flash> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" Line 217. Case statement is complete. others clause is never selected

Elaborating entity <Device_COM> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" Line 469. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" Line 506: combuffer_bitmap should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" Line 507. Case statement is complete. others clause is never selected

Elaborating entity <RegistersFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <p_MUL> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module p_multiplier

Elaborating module <p_multiplier>.
Back to vhdl to continue elaboration

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 622. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 835. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 907. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 931. Case statement is complete. others clause is never selected

Elaborating entity <Extend> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 643. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 662. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 682. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 685. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 773. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 783. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 827. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 841. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 902. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 929: index should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 931: entrylo0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 933: entrylo1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 935: badvaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 937: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 939: entryhi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 941: compare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 943: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 945: cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 947: epc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 949: ebase should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 951: lo should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 953: hi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 955: pc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 957: rpc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 959: aluout should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 960. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 966: index should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 968: entrylo0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 970: entrylo1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 972: badvaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 974: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 976: entryhi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 978: compare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 980: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 982: cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 984: epc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 986: ebase should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 988: lo should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 990: hi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 992: pc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 994: rpc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 996: aluout should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 997. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1008: pcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1010: iord should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1012: tlbwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1014: memread should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1016: memwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1018: memdatasrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1020: memaddrsrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1022: irwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1024: regdst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1026: regdatasrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1028: regwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1030: alusrca should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1032: alusrcb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1034: pcsrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1036: pcwritecond should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1038: hisrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1040: losrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1042: hiwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1044: lowrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1046: aluop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1048: extendop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1050: aluoutwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1052: rpcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1054: cp0write should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1056: exc_code should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1058: epcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1060: set_cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1062: set_exl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1063: rm_exl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1064: exp_type should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1066: cause_ip should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1068: timer_int should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1069: com_int should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1071: mem_error should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1082: instructions should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1084: instructions should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1090: data_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1092: data_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1096: data_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1098: data_out should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1100. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1105: regdstx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1108: regdatasrcx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1110: regdatasrcx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1112: regdata1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1114: regdata1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1116: regdata2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1118: regdata2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1126: alusrcax should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1128: alusrcax should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1132: alusrcbx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1134: alusrcbx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1139: aluresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1141: aluresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1146: mul_start should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1147: mul_ready should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1152: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1154: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1156: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1158: mulresult should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1159. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1166: immediate should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1168: immediate should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1170: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1172: c should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1173. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1178: breakpoint should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1180: breakpoint should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd".
    Found 32-bit register for signal <Count>.
    Found 32-bit register for signal <Index>.
    Found 32-bit register for signal <EntryLo0>.
    Found 32-bit register for signal <EntryLo1>.
    Found 32-bit register for signal <EntryHi>.
    Found 32-bit register for signal <Cause>.
    Found 32-bit register for signal <EPC>.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <Status>.
    Found 32-bit register for signal <EBase>.
    Found 1-bit register for signal <timer_Int>.
    Found 1-bit register for signal <d_state>.
    Found 32-bit register for signal <breakpoint>.
    Found 32-bit register for signal <ALUOut>.
    Found 32-bit register for signal <instructions>.
    Found 32-bit register for signal <RPC>.
    Found 32-bit register for signal <HI>.
    Found 32-bit register for signal <LO>.
    Found 32-bit adder for signal <Count[31]_GND_5_o_add_11_OUT> created at line 568.
    Found 32-bit adder for signal <EBase[31]_GND_5_o_add_29_OUT> created at line 642.
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_71_OUT<31:0>> created at line 901.
    Found 16-bit 7-to-1 multiplexer for signal <LED> created at line 396.
    Found 32-bit 7-to-1 multiplexer for signal <PCSrc[2]_PC[31]_wide_mux_18_OUT> created at line 609.
    Found 32-bit 8-to-1 multiplexer for signal <PCWriteCond[2]_EBase[31]_wide_mux_30_OUT> created at line 607.
    Found 32-bit 4-to-1 multiplexer for signal <ALUResult[1]_RegData2[7]_wide_mux_37_OUT> created at line 673.
    Found 5-bit 4-to-1 multiplexer for signal <RegDstx> created at line 703.
    Found 32-bit 4-to-1 multiplexer for signal <ALUResult[1]_GND_5_o_wide_mux_46_OUT> created at line 744.
    Found 32-bit 3-to-1 multiplexer for signal <instructions[27]_Data_out[31]_wide_mux_50_OUT> created at line 742.
    Found 32-bit 8-to-1 multiplexer for signal <RegDataSrcx> created at line 733.
    Found 32-bit 4-to-1 multiplexer for signal <ALUSrcAx> created at line 802.
    Found 16-bit 16-to-1 multiplexer for signal <SW[3]_ALUOut[15]_wide_mux_92_OUT> created at line 927.
    Found 16-bit 16-to-1 multiplexer for signal <SW[3]_ALUOut[31]_wide_mux_93_OUT> created at line 964.
    Found 16-bit 32-to-1 multiplexer for signal <ctrl_bitmap> created at line 1006.
    Found 16-bit 8-to-1 multiplexer for signal <SW[2]_RegData2[31]_wide_mux_102_OUT> created at line 1103.
    Found 16-bit 4-to-1 multiplexer for signal <SW[1]_MULResult[63]_wide_mux_108_OUT> created at line 1150.
    Found 16-bit 4-to-1 multiplexer for signal <SW[1]_C[31]_wide_mux_110_OUT> created at line 1164.
    Found 16-bit 8-to-1 multiplexer for signal <host_bitmap> created at line 1079.
WARNING:Xst:737 - Found 1-bit latch for signal <enable_step>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <PC[31]_breakpoint[31]_equal_7_o> created at line 369
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 514 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  82 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <Clock>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd".
    Found 1-bit register for signal <counter>.
    Found 1-bit 4-to-1 multiplexer for signal <clk_cpu> created at line 56.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <Clock> synthesized.

Synthesizing Unit <mm_manager>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd".
WARNING:Xst:647 - Input <Status<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <mem_error>.
    Found 32-bit register for signal <BadVAddr>.
    Found 1-bit register for signal <ram1Read>.
    Found 1-bit register for signal <ram1Write>.
    Found 1-bit register for signal <ram2Read>.
    Found 1-bit register for signal <ram2Write>.
    Found 1-bit register for signal <flashRead>.
    Found 1-bit register for signal <flashWrite>.
    Found 1-bit register for signal <comRead>.
    Found 1-bit register for signal <comWrite>.
    Found 32-bit register for signal <Data_out>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_356>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_357>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_358>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_359>.
    Found 1-bit register for signal <ready>.
    Found 4-bit register for signal <bitmapx>.
    Found 8x1-bit Read Only RAM for signal <flag[2]_GND_336_o_Mux_54_o>
    Found 16x7-bit Read Only RAM for signal <DYP1>
    Found 1-bit 7-to-1 multiplexer for signal <flag[2]_GND_8_o_Mux_24_o> created at line 364.
    Found 16-bit 4-to-1 multiplexer for signal <SW[5]_comBuffer_bitmap[15]_wide_mux_64_OUT> created at line 479.
    Found 4-bit 5-to-1 multiplexer for signal <_n0244> created at line 364.
    Found 1-bit tristate buffer for signal <bitmapx<3>> created at line 332
    Found 1-bit tristate buffer for signal <bitmapx<2>> created at line 332
    Found 1-bit tristate buffer for signal <bitmapx<1>> created at line 332
    Found 1-bit tristate buffer for signal <bitmapx<0>> created at line 332
    Found 32-bit comparator lessequal for signal <n0000> created at line 324
    Found 32-bit comparator lessequal for signal <n0002> created at line 324
    Found 32-bit comparator lessequal for signal <n0005> created at line 325
    Found 32-bit comparator lessequal for signal <n0007> created at line 326
    Found 32-bit comparator lessequal for signal <n0009> created at line 326
    Found 32-bit comparator lessequal for signal <n0012> created at line 327
    Found 32-bit comparator lessequal for signal <n0014> created at line 327
    Summary:
	inferred   2 RAM(s).
	inferred  83 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <mm_manager> synthesized.

Synthesizing Unit <TLB>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd".
WARNING:Xst:647 - Input <Index<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryHi<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 63-bit register for signal <tlb<14>>.
    Found 63-bit register for signal <tlb<13>>.
    Found 63-bit register for signal <tlb<12>>.
    Found 63-bit register for signal <tlb<11>>.
    Found 63-bit register for signal <tlb<10>>.
    Found 63-bit register for signal <tlb<9>>.
    Found 63-bit register for signal <tlb<8>>.
    Found 63-bit register for signal <tlb<7>>.
    Found 63-bit register for signal <tlb<6>>.
    Found 63-bit register for signal <tlb<5>>.
    Found 63-bit register for signal <tlb<4>>.
    Found 63-bit register for signal <tlb<3>>.
    Found 63-bit register for signal <tlb<2>>.
    Found 63-bit register for signal <tlb<1>>.
    Found 63-bit register for signal <tlb<0>>.
    Found 63-bit register for signal <tlb<15>>.
INFO:Xst:3019 - HDL ADVISOR - 1008 flip-flops were inferred for signal <tlb>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 63-bit 16-to-1 multiplexer for signal <n1859> created at line 110.
    Found 16-bit 4-to-1 multiplexer for signal <bitmap> created at line 102.
    Found 32-bit comparator lessequal for signal <n0000> created at line 59
    Found 32-bit comparator greater for signal <Vaddr[31]_PWR_8_o_LessThan_2_o> created at line 59
    Found 19-bit comparator equal for signal <tlb[0][62]_Vaddr[31]_equal_3_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[1][62]_Vaddr[31]_equal_4_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[2][62]_Vaddr[31]_equal_5_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[3][62]_Vaddr[31]_equal_6_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[4][62]_Vaddr[31]_equal_7_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[5][62]_Vaddr[31]_equal_8_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[6][62]_Vaddr[31]_equal_9_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[7][62]_Vaddr[31]_equal_10_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[8][62]_Vaddr[31]_equal_11_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[9][62]_Vaddr[31]_equal_12_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[10][62]_Vaddr[31]_equal_13_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[11][62]_Vaddr[31]_equal_14_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[12][62]_Vaddr[31]_equal_15_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[13][62]_Vaddr[31]_equal_16_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[14][62]_Vaddr[31]_equal_17_o> created at line 70
    Found 19-bit comparator equal for signal <tlb[15][62]_Vaddr[31]_equal_18_o> created at line 70
    Summary:
	inferred 1008 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred 728 Multiplexer(s).
Unit <TLB> synthesized.

Synthesizing Unit <Rom>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Rom.vhd".
WARNING:Xst:647 - Input <Paddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <Rom> synthesized.

Synthesizing Unit <Device_Ram1>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd".
    Found 1-bit register for signal <Ram1_Ready>.
    Found 1-bit register for signal <Ram1OE>.
    Found 1-bit register for signal <Ram1WE>.
    Found 3-bit register for signal <Ram1_State>.
    Found 20-bit register for signal <Ram1Addr>.
    Found 32-bit register for signal <Ram1_State[2]_dff_12_OUT>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_125>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_126>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_127>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_128>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_129>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_130>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_131>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_132>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_133>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_134>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_135>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_136>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_137>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_138>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_139>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_140>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_141>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_142>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_143>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_144>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_145>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_146>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_147>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_148>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_149>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_150>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_151>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_152>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_153>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_154>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_155>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_156>.
    Found 1-bit register for signal <Ram1EN>.
    Found finite state machine <FSM_0> for signal <Ram1_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_Ram1Write_OR_66_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ram1_init                                      |
    | Power Up State     | ram1_init                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 54
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Ram1> synthesized.

Synthesizing Unit <Device_Ram2>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd".
    Found 1-bit register for signal <Ram2_Ready>.
    Found 1-bit register for signal <Ram2OE>.
    Found 1-bit register for signal <Ram2WE>.
    Found 3-bit register for signal <Ram2_State>.
    Found 20-bit register for signal <Ram2Addr>.
    Found 32-bit register for signal <Ram2_State[2]_dff_12_OUT>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_161>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_162>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_163>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_164>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_165>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_166>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_167>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_168>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_169>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_170>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_171>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_172>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_173>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_174>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_175>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_176>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_177>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_178>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_179>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_180>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_181>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_182>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_183>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_184>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_185>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_186>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_187>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_188>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_189>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_190>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_191>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_192>.
    Found 1-bit register for signal <Ram2EN>.
    Found finite state machine <FSM_1> for signal <Ram2_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_Ram2Write_OR_67_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ram2_init                                      |
    | Power Up State     | ram2_init                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram2Data<31>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<30>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<29>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<28>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<27>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<26>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<25>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<24>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<23>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<22>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<21>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<20>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<19>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<18>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<17>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<16>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<15>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<14>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<13>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<12>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<11>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<10>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<9>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<8>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<7>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<6>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<5>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<4>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<3>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<2>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<1>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<0>> created at line 54
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Ram2> synthesized.

Synthesizing Unit <Device_Flash>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd".
WARNING:Xst:647 - Input <Paddr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <FlashOE>.
    Found 2-bit register for signal <cond_flash>.
    Found 5-bit register for signal <flash_state>.
    Found 16-bit register for signal <flash_state[4]_dff_21_OUT>.
    Found 23-bit register for signal <FlashAddr>.
    Found 32-bit register for signal <Data_out>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_242>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_243>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_244>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_245>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_246>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_247>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_248>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_249>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_250>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_251>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_252>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_253>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_254>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_255>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_256>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_257>.
    Found 1-bit register for signal <Flash_Ready>.
    Found 1-bit register for signal <FlashWE>.
    Found finite state machine <FSM_2> for signal <flash_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_FlashWrite_OR_68_o (positive)              |
    | Reset type         | asynchronous                                   |
    | Reset State        | flash_init                                     |
    | Power Up State     | flash_init                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <Paddr[22]_GND_143_o_add_7_OUT> created at line 150.
    Found 2-bit adder for signal <cond_flash[1]_GND_143_o_add_10_OUT> created at line 158.
    Found 4x1-bit Read Only RAM for signal <cond_flash[1]_GND_144_o_Mux_29_o>
    Found 1-bit tristate buffer for signal <FlashData<15>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<14>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<13>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<12>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<11>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<10>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<9>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<8>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<7>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<6>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<5>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<4>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<3>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<2>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<1>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<0>> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Flash> synthesized.

Synthesizing Unit <Device_COM>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd".
    Found 1-bit register for signal <rdn>.
    Found 2-bit register for signal <com_statusx>.
    Found 10-bit register for signal <header>.
    Found 3-bit register for signal <au_state>.
    Found 32-bit register for signal <fr_state[2]_dff_23_OUT>.
    Found 1-bit register for signal <COM_Ready>.
    Found 10-bit register for signal <tailer>.
    Found 3-bit register for signal <fr_state>.
    Found 1-bit register for signal <PWR_272_o_clk_DFF_278>.
    Found 1-bit register for signal <PWR_274_o_clk_DFF_279>.
    Found 1-bit register for signal <PWR_276_o_clk_DFF_280>.
    Found 1-bit register for signal <PWR_278_o_clk_DFF_281>.
    Found 1-bit register for signal <PWR_280_o_clk_DFF_282>.
    Found 1-bit register for signal <PWR_282_o_clk_DFF_283>.
    Found 1-bit register for signal <PWR_284_o_clk_DFF_284>.
    Found 1-bit register for signal <PWR_286_o_clk_DFF_285>.
    Found 1-bit register for signal <PWR_288_o_clk_DFF_286>.
    Found 1-bit register for signal <PWR_290_o_clk_DFF_287>.
    Found 1-bit register for signal <PWR_292_o_clk_DFF_288>.
    Found 1-bit register for signal <PWR_294_o_clk_DFF_289>.
    Found 1-bit register for signal <PWR_296_o_clk_DFF_290>.
    Found 1-bit register for signal <PWR_298_o_clk_DFF_291>.
    Found 1-bit register for signal <PWR_300_o_clk_DFF_292>.
    Found 1-bit register for signal <PWR_302_o_clk_DFF_293>.
    Found 1-bit register for signal <PWR_304_o_clk_DFF_294>.
    Found 1-bit register for signal <PWR_306_o_clk_DFF_295>.
    Found 1-bit register for signal <PWR_308_o_clk_DFF_296>.
    Found 1-bit register for signal <PWR_310_o_clk_DFF_297>.
    Found 1-bit register for signal <PWR_312_o_clk_DFF_298>.
    Found 1-bit register for signal <PWR_314_o_clk_DFF_299>.
    Found 1-bit register for signal <PWR_316_o_clk_DFF_300>.
    Found 1-bit register for signal <PWR_318_o_clk_DFF_301>.
    Found 1-bit register for signal <PWR_320_o_clk_DFF_302>.
    Found 1-bit register for signal <PWR_322_o_clk_DFF_303>.
    Found 1-bit register for signal <PWR_324_o_clk_DFF_304>.
    Found 1-bit register for signal <PWR_326_o_clk_DFF_305>.
    Found 1-bit register for signal <PWR_328_o_clk_DFF_306>.
    Found 1-bit register for signal <PWR_330_o_clk_DFF_307>.
    Found 1-bit register for signal <PWR_332_o_clk_DFF_308>.
    Found 1-bit register for signal <PWR_334_o_clk_DFF_309>.
    Found 32-bit register for signal <au_state[2]_dff_109_OUT>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_311>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_312>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_313>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_314>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_315>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_316>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_317>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_318>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_319>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_320>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_321>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_322>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_323>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_324>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_325>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_326>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_327>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_328>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_329>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_330>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_331>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_332>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_333>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_334>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_335>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_336>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_337>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_338>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_339>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_340>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_341>.
    Found 1-bit register for signal <au_state[2]_clk_DFF_342>.
    Found 1-bit register for signal <wrn>.
    Found 1-bit register for signal <Data_out_7>.
    Found 1-bit register for signal <Data_out_6>.
    Found 1-bit register for signal <Data_out_5>.
    Found 1-bit register for signal <Data_out_4>.
    Found 1-bit register for signal <Data_out_3>.
    Found 1-bit register for signal <Data_out_2>.
    Found 1-bit register for signal <Data_out_1>.
    Found 1-bit register for signal <Data_out_0>.
    Found finite state machine <FSM_3> for signal <com_statusx>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 30                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State send0 is never reached in FSM <au_state>.
INFO:Xst:1799 - State send1 is never reached in FSM <au_state>.
INFO:Xst:1799 - State send2 is never reached in FSM <au_state>.
INFO:Xst:1799 - State send3 is never reached in FSM <au_state>.
    Found finite state machine <FSM_4> for signal <au_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | com_init                                       |
    | Power Up State     | com_init                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State recv2 is never reached in FSM <fr_state>.
    Found finite state machine <FSM_5> for signal <fr_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | COM_Write_rst_OR_95_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | com_init                                       |
    | Power Up State     | com_init                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <tailer[9]_GND_177_o_add_8_OUT> created at line 142.
    Found 10-bit adder for signal <header[9]_GND_177_o_add_100_OUT> created at line 184.
    Found 10-bit subtractor for signal <n0411[9:0]> created at line 34.
    Found 10-bit subtractor for signal <GND_177_o_GND_177_o_sub_99_OUT<9:0>> created at line 183.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <comBuffer>, simulation mismatch.
    Found 1025x8-bit dual-port RAM <Mram_comBuffer> for signal <comBuffer>.
    Found 8x1-bit Read Only RAM for signal <au_state[2]_PWR_337_o_Mux_115_o>
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 74
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 157
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 157
    Found 1-bit tristate buffer for signal <bitmap<3>> created at line 192
    Found 1-bit tristate buffer for signal <bitmap<2>> created at line 192
    Found 1-bit tristate buffer for signal <bitmap<1>> created at line 192
    Found 1-bit tristate buffer for signal <bitmap<0>> created at line 192
    Found 10-bit comparator equal for signal <n0007> created at line 134
    Found 10-bit comparator equal for signal <n0220> created at line 183
    Summary:
	inferred   3 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 159 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred  68 Tristate(s).
	inferred   3 Finite State Machine(s).
Unit <Device_COM> synthesized.

Synthesizing Unit <RegistersFile>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\RegistersFile.vhd".
    Found 32-bit register for signal <reg<30>>.
    Found 32-bit register for signal <reg<29>>.
    Found 32-bit register for signal <reg<28>>.
    Found 32-bit register for signal <reg<27>>.
    Found 32-bit register for signal <reg<26>>.
    Found 32-bit register for signal <reg<25>>.
    Found 32-bit register for signal <reg<24>>.
    Found 32-bit register for signal <reg<23>>.
    Found 32-bit register for signal <reg<22>>.
    Found 32-bit register for signal <reg<21>>.
    Found 32-bit register for signal <reg<20>>.
    Found 32-bit register for signal <reg<19>>.
    Found 32-bit register for signal <reg<18>>.
    Found 32-bit register for signal <reg<17>>.
    Found 32-bit register for signal <reg<16>>.
    Found 32-bit register for signal <reg<15>>.
    Found 32-bit register for signal <reg<14>>.
    Found 32-bit register for signal <reg<13>>.
    Found 32-bit register for signal <reg<12>>.
    Found 32-bit register for signal <reg<11>>.
    Found 32-bit register for signal <reg<10>>.
    Found 32-bit register for signal <reg<9>>.
    Found 32-bit register for signal <reg<8>>.
    Found 32-bit register for signal <reg<7>>.
    Found 32-bit register for signal <reg<6>>.
    Found 32-bit register for signal <reg<5>>.
    Found 32-bit register for signal <reg<4>>.
    Found 32-bit register for signal <reg<3>>.
    Found 32-bit register for signal <reg<2>>.
    Found 32-bit register for signal <reg<1>>.
    Found 32-bit register for signal <reg<31>>.
    Found 32-bit 32-to-1 multiplexer for signal <RegData1> created at line 56.
    Found 32-bit 32-to-1 multiplexer for signal <RegData2> created at line 57.
    Found 32-bit 32-to-1 multiplexer for signal <n0142> created at line 74.
    WARNING:Xst:2404 -  FFs/Latches <reg<0><1:32>> (without init value) have a constant value of 0 in block <RegistersFile>.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RegistersFile> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\ALU.vhd".
    Found 32-bit adder for signal <srcA[31]_srcB[31]_add_0_OUT> created at line 49.
    Found 32-bit subtractor for signal <GND_350_o_GND_350_o_sub_2_OUT<31:0>> created at line 51.
    Found 32-bit shifter logical left for signal <srcA[31]_srcB[31]_shift_left_6_OUT> created at line 61
    Found 32-bit shifter arithmetic right for signal <srcA[31]_srcB[31]_shift_right_7_OUT> created at line 63
    Found 32-bit shifter logical right for signal <srcA[31]_srcB[31]_shift_right_8_OUT> created at line 65
    Found 32-bit 13-to-1 multiplexer for signal <result> created at line 47.
    Found 32-bit comparator greater for signal <srcB[31]_srcA[31]_LessThan_11_o> created at line 69
    Found 32-bit comparator equal for signal <srcA[31]_srcB[31]_equal_14_o> created at line 75
    Found 32-bit comparator greater for signal <srcA[31]_srcB[31]_LessThan_15_o> created at line 77
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <p_MUL>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\p_MUL.vhd".
    Found 64-bit register for signal <R>.
    Found 1-bit register for signal <ready>.
    Found 4-bit register for signal <condi>.
    Found 4-bit adder for signal <condi[3]_GND_353_o_add_5_OUT> created at line 82.
    Found 4-bit comparator greater for signal <condi[3]_PWR_473_o_LessThan_1_o> created at line 75
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <p_MUL> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd".
WARNING:Xst:647 - Input <Status<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<14:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <g_state>.
    Found 1-bit register for signal <PCWrite>.
    Found 1-bit register for signal <IorD>.
    Found 1-bit register for signal <TLBWrite>.
    Found 1-bit register for signal <MemRead>.
    Found 1-bit register for signal <MemWrite>.
    Found 1-bit register for signal <MemDataSrc>.
    Found 2-bit register for signal <MemAddrSrc>.
    Found 1-bit register for signal <IRWrite>.
    Found 2-bit register for signal <RegDst>.
    Found 3-bit register for signal <RegDataSrc>.
    Found 1-bit register for signal <RegWrite>.
    Found 2-bit register for signal <ALUSrcA>.
    Found 3-bit register for signal <ALUSrcB>.
    Found 4-bit register for signal <ALUOp>.
    Found 3-bit register for signal <ExtendOp>.
    Found 3-bit register for signal <PCSrc>.
    Found 3-bit register for signal <PCWriteCond>.
    Found 1-bit register for signal <HISrc>.
    Found 1-bit register for signal <LOSrc>.
    Found 1-bit register for signal <HIWrite>.
    Found 1-bit register for signal <LOWrite>.
    Found 1-bit register for signal <ALUOutWrite>.
    Found 1-bit register for signal <RPCWrite>.
    Found 1-bit register for signal <CP0Write>.
    Found 5-bit register for signal <exc_code>.
    Found 1-bit register for signal <EPCWrite>.
    Found 1-bit register for signal <MUL_start>.
    Found 1-bit register for signal <set_Cause>.
    Found 1-bit register for signal <set_EXL>.
    Found 1-bit register for signal <rm_EXL>.
    Found 6-bit register for signal <cause_IP>.
    Found 1-bit register for signal <EXP_type>.
    Found finite state machine <FSM_6> for signal <g_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 115                                            |
    | Inputs             | 41                                             |
    | Outputs            | 25                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | initialize                                     |
    | Power Up State     | initialize                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  57 D-type flip-flop(s).
	inferred 108 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <Extend>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Extend.vhd".
    Found 32-bit 7-to-1 multiplexer for signal <immediate> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Extend> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 1024x32-bit single-port Read Only RAM                 : 1
 1025x8-bit dual-port RAM                              : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 298
 1-bit register                                        : 204
 10-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 5
 20-bit register                                       : 2
 23-bit register                                       : 1
 3-bit register                                        : 5
 32-bit register                                       : 56
 4-bit register                                        : 3
 5-bit register                                        : 1
 6-bit register                                        : 1
 63-bit register                                       : 16
 64-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 32
 10-bit comparator equal                               : 2
 19-bit comparator equal                               : 16
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 8
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1008
 1-bit 2-to-1 multiplexer                              : 788
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 23
 16-bit 32-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 19
 23-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 39
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 5-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 31
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 63-bit 16-to-1 multiplexer                            : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Tristates                                            : 152
 1-bit tristate buffer                                 : 152
# FSMs                                                 : 7
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/p_multiplier.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <p_multiplier> for timing and area information for instance <m>.
INFO:Xst:2261 - The FF/Latch <Ram1_State[2]_clk_DFF_125> in Unit <u3> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram1_State[2]_clk_DFF_126> <Ram1_State[2]_clk_DFF_127> <Ram1_State[2]_clk_DFF_130> <Ram1_State[2]_clk_DFF_128> <Ram1_State[2]_clk_DFF_129> <Ram1_State[2]_clk_DFF_131> <Ram1_State[2]_clk_DFF_132> <Ram1_State[2]_clk_DFF_133> <Ram1_State[2]_clk_DFF_134> <Ram1_State[2]_clk_DFF_135> <Ram1_State[2]_clk_DFF_136> <Ram1_State[2]_clk_DFF_139> <Ram1_State[2]_clk_DFF_137> <Ram1_State[2]_clk_DFF_138> <Ram1_State[2]_clk_DFF_140> <Ram1_State[2]_clk_DFF_141> <Ram1_State[2]_clk_DFF_142> <Ram1_State[2]_clk_DFF_143> <Ram1_State[2]_clk_DFF_144> <Ram1_State[2]_clk_DFF_145> <Ram1_State[2]_clk_DFF_148> <Ram1_State[2]_clk_DFF_146> <Ram1_State[2]_clk_DFF_147> <Ram1_State[2]_clk_DFF_149> <Ram1_State[2]_clk_DFF_150> <Ram1_State[2]_clk_DFF_151> <Ram1_State[2]_clk_DFF_152> <Ram1_State[2]_clk_DFF_153> <Ram1_State[2]_clk_DFF_154> <Ram1_State[2]_clk_DFF_155> <Ram1_State[2]_clk_DFF_156> 
INFO:Xst:2261 - The FF/Latch <Ram2_State[2]_clk_DFF_161> in Unit <u4> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram2_State[2]_clk_DFF_162> <Ram2_State[2]_clk_DFF_163> <Ram2_State[2]_clk_DFF_166> <Ram2_State[2]_clk_DFF_164> <Ram2_State[2]_clk_DFF_165> <Ram2_State[2]_clk_DFF_167> <Ram2_State[2]_clk_DFF_168> <Ram2_State[2]_clk_DFF_169> <Ram2_State[2]_clk_DFF_170> <Ram2_State[2]_clk_DFF_171> <Ram2_State[2]_clk_DFF_172> <Ram2_State[2]_clk_DFF_175> <Ram2_State[2]_clk_DFF_173> <Ram2_State[2]_clk_DFF_174> <Ram2_State[2]_clk_DFF_176> <Ram2_State[2]_clk_DFF_177> <Ram2_State[2]_clk_DFF_178> <Ram2_State[2]_clk_DFF_179> <Ram2_State[2]_clk_DFF_180> <Ram2_State[2]_clk_DFF_181> <Ram2_State[2]_clk_DFF_184> <Ram2_State[2]_clk_DFF_182> <Ram2_State[2]_clk_DFF_183> <Ram2_State[2]_clk_DFF_185> <Ram2_State[2]_clk_DFF_186> <Ram2_State[2]_clk_DFF_187> <Ram2_State[2]_clk_DFF_188> <Ram2_State[2]_clk_DFF_189> <Ram2_State[2]_clk_DFF_190> <Ram2_State[2]_clk_DFF_191> <Ram2_State[2]_clk_DFF_192> 
INFO:Xst:2261 - The FF/Latch <flash_state[4]_clk_DFF_250> in Unit <u5> is equivalent to the following 15 FFs/Latches, which will be removed : <flash_state[4]_clk_DFF_242> <flash_state[4]_clk_DFF_243> <flash_state[4]_clk_DFF_244> <flash_state[4]_clk_DFF_245> <flash_state[4]_clk_DFF_246> <flash_state[4]_clk_DFF_247> <flash_state[4]_clk_DFF_248> <flash_state[4]_clk_DFF_249> <flash_state[4]_clk_DFF_251> <flash_state[4]_clk_DFF_252> <flash_state[4]_clk_DFF_253> <flash_state[4]_clk_DFF_254> <flash_state[4]_clk_DFF_257> <flash_state[4]_clk_DFF_255> <flash_state[4]_clk_DFF_256> 
INFO:Xst:2261 - The FF/Latch <PWR_276_o_clk_DFF_280> in Unit <u6> is equivalent to the following 31 FFs/Latches, which will be removed : <PWR_272_o_clk_DFF_278> <PWR_274_o_clk_DFF_279> <PWR_278_o_clk_DFF_281> <PWR_280_o_clk_DFF_282> <PWR_286_o_clk_DFF_285> <PWR_282_o_clk_DFF_283> <PWR_284_o_clk_DFF_284> <PWR_288_o_clk_DFF_286> <PWR_290_o_clk_DFF_287> <PWR_296_o_clk_DFF_290> <PWR_292_o_clk_DFF_288> <PWR_294_o_clk_DFF_289> <PWR_302_o_clk_DFF_293> <PWR_298_o_clk_DFF_291> <PWR_300_o_clk_DFF_292> <PWR_308_o_clk_DFF_296> <PWR_304_o_clk_DFF_294> <PWR_306_o_clk_DFF_295> <PWR_310_o_clk_DFF_297> <PWR_312_o_clk_DFF_298> <PWR_318_o_clk_DFF_301> <PWR_314_o_clk_DFF_299> <PWR_316_o_clk_DFF_300> <PWR_320_o_clk_DFF_302> <PWR_322_o_clk_DFF_303> <PWR_328_o_clk_DFF_306> <PWR_324_o_clk_DFF_304> <PWR_326_o_clk_DFF_305> <PWR_330_o_clk_DFF_307> <PWR_332_o_clk_DFF_308> <PWR_334_o_clk_DFF_309> 
INFO:Xst:2261 - The FF/Latch <au_state[2]_clk_DFF_312> in Unit <u6> is equivalent to the following 31 FFs/Latches, which will be removed : <au_state[2]_clk_DFF_311> <au_state[2]_clk_DFF_315> <au_state[2]_clk_DFF_313> <au_state[2]_clk_DFF_314> <au_state[2]_clk_DFF_318> <au_state[2]_clk_DFF_316> <au_state[2]_clk_DFF_317> <au_state[2]_clk_DFF_319> <au_state[2]_clk_DFF_320> <au_state[2]_clk_DFF_323> <au_state[2]_clk_DFF_321> <au_state[2]_clk_DFF_322> <au_state[2]_clk_DFF_324> <au_state[2]_clk_DFF_325> <au_state[2]_clk_DFF_328> <au_state[2]_clk_DFF_326> <au_state[2]_clk_DFF_327> <au_state[2]_clk_DFF_329> <au_state[2]_clk_DFF_330> <au_state[2]_clk_DFF_333> <au_state[2]_clk_DFF_331> <au_state[2]_clk_DFF_332> <au_state[2]_clk_DFF_334> <au_state[2]_clk_DFF_335> <au_state[2]_clk_DFF_338> <au_state[2]_clk_DFF_336> <au_state[2]_clk_DFF_337> <au_state[2]_clk_DFF_339> <au_state[2]_clk_DFF_340> <au_state[2]_clk_DFF_341> <au_state[2]_clk_DFF_342> 
INFO:Xst:2261 - The FF/Latch <flag[2]_clk_cpu_DFF_356> in Unit <u1> is equivalent to the following 3 FFs/Latches, which will be removed : <flag[2]_clk_cpu_DFF_357> <flag[2]_clk_cpu_DFF_358> <flag[2]_clk_cpu_DFF_359> 

Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <Device_COM>.
The following registers are absorbed into counter <header>: 1 register on signal <header>.
The following registers are absorbed into counter <tailer>: 1 register on signal <tailer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_comBuffer> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1025-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <("0",header)>  |          |
    |     diA            | connected to signal <Ram1Data<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1025-word x 8-bit                   |          |
    |     addrB          | connected to signal <("0",tailer)>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_comBuffer1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1025-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <("0",header)>  |          |
    |     diA            | connected to signal <Ram1Data<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1025-word x 8-bit                   |          |
    |     addrB          | connected to signal <("0000000",SW)> |          |
    |     doB            | connected to signal <buffer_bitmap> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_au_state[2]_PWR_337_o_Mux_115_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",au_state)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Device_COM> synthesized (advanced).

Synthesizing (advanced) Unit <Device_Flash>.
The following registers are absorbed into counter <cond_flash>: 1 register on signal <cond_flash>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cond_flash[1]_GND_144_o_Mux_29_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cond_flash>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Device_Flash> synthesized (advanced).

Synthesizing (advanced) Unit <Rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Paddr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <Rom> synthesized (advanced).

Synthesizing (advanced) Unit <mm_manager>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DYP1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bitmapx>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DYP1>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_flag[2]_GND_336_o_Mux_54_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <flag>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mm_manager> synthesized (advanced).

Synthesizing (advanced) Unit <p_MUL>.
The following registers are absorbed into counter <condi>: 1 register on signal <condi>.
Unit <p_MUL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 1024x32-bit single-port distributed Read Only RAM     : 1
 1025x8-bit dual-port distributed RAM                  : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 6
 10-bit subtractor                                     : 2
 22-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 3157
 Flip-Flops                                            : 3157
# Comparators                                          : 32
 10-bit comparator equal                               : 2
 19-bit comparator equal                               : 16
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 8
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1173
 1-bit 16-to-1 multiplexer                             : 95
 1-bit 2-to-1 multiplexer                              : 819
 1-bit 4-to-1 multiplexer                              : 17
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 32-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 18
 23-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 39
 32-bit 2-to-1 multiplexer                             : 58
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 5-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 31
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 7
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <flag[2]_clk_cpu_DFF_356> in Unit <mm_manager> is equivalent to the following 3 FFs/Latches, which will be removed : <flag[2]_clk_cpu_DFF_359> <flag[2]_clk_cpu_DFF_357> <flag[2]_clk_cpu_DFF_358> 
INFO:Xst:2261 - The FF/Latch <Ram1_State[2]_clk_DFF_125> in Unit <Device_Ram1> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram1_State[2]_clk_DFF_126> <Ram1_State[2]_clk_DFF_127> <Ram1_State[2]_clk_DFF_130> <Ram1_State[2]_clk_DFF_128> <Ram1_State[2]_clk_DFF_129> <Ram1_State[2]_clk_DFF_131> <Ram1_State[2]_clk_DFF_132> <Ram1_State[2]_clk_DFF_133> <Ram1_State[2]_clk_DFF_134> <Ram1_State[2]_clk_DFF_135> <Ram1_State[2]_clk_DFF_136> <Ram1_State[2]_clk_DFF_139> <Ram1_State[2]_clk_DFF_137> <Ram1_State[2]_clk_DFF_138> <Ram1_State[2]_clk_DFF_140> <Ram1_State[2]_clk_DFF_141> <Ram1_State[2]_clk_DFF_142> <Ram1_State[2]_clk_DFF_143> <Ram1_State[2]_clk_DFF_144> <Ram1_State[2]_clk_DFF_145> <Ram1_State[2]_clk_DFF_148> <Ram1_State[2]_clk_DFF_146> <Ram1_State[2]_clk_DFF_147> <Ram1_State[2]_clk_DFF_149> <Ram1_State[2]_clk_DFF_150> <Ram1_State[2]_clk_DFF_151> <Ram1_State[2]_clk_DFF_152> <Ram1_State[2]_clk_DFF_153> <Ram1_State[2]_clk_DFF_154> <Ram1_State[2]_clk_DFF_155> <Ram1_State[2]_clk_DFF_156> 
INFO:Xst:2261 - The FF/Latch <Ram2_State[2]_clk_DFF_161> in Unit <Device_Ram2> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram2_State[2]_clk_DFF_162> <Ram2_State[2]_clk_DFF_163> <Ram2_State[2]_clk_DFF_166> <Ram2_State[2]_clk_DFF_164> <Ram2_State[2]_clk_DFF_165> <Ram2_State[2]_clk_DFF_167> <Ram2_State[2]_clk_DFF_168> <Ram2_State[2]_clk_DFF_169> <Ram2_State[2]_clk_DFF_170> <Ram2_State[2]_clk_DFF_171> <Ram2_State[2]_clk_DFF_172> <Ram2_State[2]_clk_DFF_175> <Ram2_State[2]_clk_DFF_173> <Ram2_State[2]_clk_DFF_174> <Ram2_State[2]_clk_DFF_176> <Ram2_State[2]_clk_DFF_177> <Ram2_State[2]_clk_DFF_178> <Ram2_State[2]_clk_DFF_179> <Ram2_State[2]_clk_DFF_180> <Ram2_State[2]_clk_DFF_181> <Ram2_State[2]_clk_DFF_184> <Ram2_State[2]_clk_DFF_182> <Ram2_State[2]_clk_DFF_183> <Ram2_State[2]_clk_DFF_185> <Ram2_State[2]_clk_DFF_186> <Ram2_State[2]_clk_DFF_187> <Ram2_State[2]_clk_DFF_188> <Ram2_State[2]_clk_DFF_189> <Ram2_State[2]_clk_DFF_190> <Ram2_State[2]_clk_DFF_191> <Ram2_State[2]_clk_DFF_192> 
INFO:Xst:2261 - The FF/Latch <flash_state[4]_clk_DFF_250> in Unit <Device_Flash> is equivalent to the following 15 FFs/Latches, which will be removed : <flash_state[4]_clk_DFF_243> <flash_state[4]_clk_DFF_242> <flash_state[4]_clk_DFF_244> <flash_state[4]_clk_DFF_245> <flash_state[4]_clk_DFF_246> <flash_state[4]_clk_DFF_247> <flash_state[4]_clk_DFF_248> <flash_state[4]_clk_DFF_249> <flash_state[4]_clk_DFF_251> <flash_state[4]_clk_DFF_252> <flash_state[4]_clk_DFF_253> <flash_state[4]_clk_DFF_254> <flash_state[4]_clk_DFF_257> <flash_state[4]_clk_DFF_255> <flash_state[4]_clk_DFF_256> 
INFO:Xst:2261 - The FF/Latch <PWR_272_o_clk_DFF_278> in Unit <Device_COM> is equivalent to the following 31 FFs/Latches, which will be removed : <PWR_274_o_clk_DFF_279> <PWR_280_o_clk_DFF_282> <PWR_276_o_clk_DFF_280> <PWR_278_o_clk_DFF_281> <PWR_282_o_clk_DFF_283> <PWR_284_o_clk_DFF_284> <PWR_290_o_clk_DFF_287> <PWR_286_o_clk_DFF_285> <PWR_288_o_clk_DFF_286> <PWR_292_o_clk_DFF_288> <PWR_294_o_clk_DFF_289> <PWR_300_o_clk_DFF_292> <PWR_296_o_clk_DFF_290> <PWR_298_o_clk_DFF_291> <PWR_302_o_clk_DFF_293> <PWR_304_o_clk_DFF_294> <PWR_310_o_clk_DFF_297> <PWR_306_o_clk_DFF_295> <PWR_308_o_clk_DFF_296> <PWR_312_o_clk_DFF_298> <PWR_314_o_clk_DFF_299> <PWR_320_o_clk_DFF_302> <PWR_316_o_clk_DFF_300> <PWR_318_o_clk_DFF_301> <PWR_322_o_clk_DFF_303> <PWR_324_o_clk_DFF_304> <PWR_330_o_clk_DFF_307> <PWR_326_o_clk_DFF_305> <PWR_328_o_clk_DFF_306> <PWR_332_o_clk_DFF_308> <PWR_334_o_clk_DFF_309> 
INFO:Xst:2261 - The FF/Latch <au_state[2]_clk_DFF_313> in Unit <Device_COM> is equivalent to the following 31 FFs/Latches, which will be removed : <au_state[2]_clk_DFF_311> <au_state[2]_clk_DFF_312> <au_state[2]_clk_DFF_316> <au_state[2]_clk_DFF_314> <au_state[2]_clk_DFF_315> <au_state[2]_clk_DFF_319> <au_state[2]_clk_DFF_317> <au_state[2]_clk_DFF_318> <au_state[2]_clk_DFF_320> <au_state[2]_clk_DFF_321> <au_state[2]_clk_DFF_324> <au_state[2]_clk_DFF_322> <au_state[2]_clk_DFF_323> <au_state[2]_clk_DFF_325> <au_state[2]_clk_DFF_326> <au_state[2]_clk_DFF_329> <au_state[2]_clk_DFF_327> <au_state[2]_clk_DFF_328> <au_state[2]_clk_DFF_330> <au_state[2]_clk_DFF_331> <au_state[2]_clk_DFF_334> <au_state[2]_clk_DFF_332> <au_state[2]_clk_DFF_333> <au_state[2]_clk_DFF_335> <au_state[2]_clk_DFF_336> <au_state[2]_clk_DFF_339> <au_state[2]_clk_DFF_337> <au_state[2]_clk_DFF_338> <au_state[2]_clk_DFF_340> <au_state[2]_clk_DFF_341> <au_state[2]_clk_DFF_342> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u3/FSM_0> on signal <Ram1_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ram1_init   | 000
 ram1_read0  | 001
 ram1_read1  | 010
 ram1_read2  | 011
 ram1_write0 | 100
 ram1_write1 | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u4/FSM_1> on signal <Ram2_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ram2_init   | 000
 ram2_read0  | 001
 ram2_read1  | 010
 ram2_read2  | 011
 ram2_write0 | 100
 ram2_write1 | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u5/FSM_2> on signal <flash_state[1:5]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 flash_init   | 00000
 flash_cash0  | 00001
 flash_cash1  | 00010
 flash_cash2  | 00011
 flash_cash3  | 00100
 flash_cash4  | 00101
 flash_write0 | 00110
 flash_write1 | 00111
 flash_write2 | 01000
 flash_write3 | 01001
 flash_write4 | 01010
 flash_ready0 | 01011
 flash_ready1 | 01100
 flash_ready2 | 01101
 flash_ready3 | 01110
 flash_ready4 | 01111
 flash_check0 | 10000
 flash_check1 | 10001
 flash_check2 | 10010
 flash_check3 | 10011
 flash_check4 | 10100
 flash_check5 | 10101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u6/FSM_4> on signal <au_state[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 com_init | 00
 recv0    | 01
 recv1    | 10
 recv2    | 11
 send0    | unreached
 send1    | unreached
 send2    | unreached
 send3    | unreached
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u6/FSM_5> on signal <fr_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 com_init | 000
 recv0    | 001
 recv1    | 010
 recv2    | unreached
 send0    | 100
 send1    | 101
 send2    | 110
 send3    | 111
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u6/FSM_3> on signal <com_statusx[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u5/FSM_6> on signal <g_state[1:10]> with one-hot encoding.
---------------------------------
 State             | Encoding
---------------------------------
 initialize        | 0000000001
 instruction_fetch | 0000000010
 decode            | 0000000100
 execute           | 0000010000
 mem_access        | 0001000000
 write_back        | 0000100000
 interrupt         | 0000001000
 interrupt2        | 1000000000
 interrupt3        | 0100000000
 interruptx        | 0010000000
---------------------------------
WARNING:Xst:1710 - FF/Latch <FlashAddr_0> (without init value) has a constant value of 0 in block <Device_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mram_comBuffer111> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer114> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer112> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer113> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer115> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer116> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer117> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer118> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer119> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer120> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer123> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer121> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer122> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer124> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer125> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer127> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer128> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer129> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer132> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer130> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer131> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer133> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer134> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer135> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer136> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer137> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer138> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer141> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer139> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer140> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer503> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer501> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer502> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer511> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer512> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer513> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer521> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer522> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1431> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1432> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1441> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1442> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1451> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1462> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1452> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1461> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1471> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1472> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1501> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1502> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1481> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1482> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1491> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1492> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1511> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1512> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1521> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1522> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1541> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1531> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1532> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1542> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1551> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1552> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1561> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1562> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1591> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1592> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1593> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1571> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1572> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1581> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1582> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1602> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1583> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:2677 - Node <Mram_comBuffer1601> of sequential type is unconnected in block <Device_COM>.
WARNING:Xst:1710 - FF/Latch <cause_IP_1> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_2> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_3> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <EPCWrite> in Unit <Controller> is equivalent to the following 2 FFs/Latches, which will be removed : <set_EXL> <set_Cause> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    enable_step in unit <CPU>


  List of register instances with asynchronous set or reset and opposite initialization value:
    Status_4 in unit <CPU>
    Status_0 in unit <CPU>

WARNING:Xst:2042 - Unit CPU: 8 internal tristates are replaced by logic (pull-up yes): u1/bitmapx<0>1, u1/bitmapx<1>1, u1/bitmapx<2>1, u1/bitmapx<3>1, u1/com_bitmap<0>, u1/com_bitmap<1>, u1/com_bitmap<2>, u1/com_bitmap<3>.
WARNING:Xst:2040 - Unit CPU: 32 multi-source signals are replaced by logic (pull-up yes): Ram1Data<0>_MLTSRCEDGE, Ram1Data<10>_MLTSRCEDGE, Ram1Data<11>_MLTSRCEDGE, Ram1Data<12>_MLTSRCEDGE, Ram1Data<13>_MLTSRCEDGE, Ram1Data<14>_MLTSRCEDGE, Ram1Data<15>_MLTSRCEDGE, Ram1Data<16>_MLTSRCEDGE, Ram1Data<17>_MLTSRCEDGE, Ram1Data<18>_MLTSRCEDGE, Ram1Data<19>_MLTSRCEDGE, Ram1Data<1>_MLTSRCEDGE, Ram1Data<20>_MLTSRCEDGE, Ram1Data<21>_MLTSRCEDGE, Ram1Data<22>_MLTSRCEDGE, Ram1Data<23>_MLTSRCEDGE, Ram1Data<24>_MLTSRCEDGE, Ram1Data<25>_MLTSRCEDGE, Ram1Data<26>_MLTSRCEDGE, Ram1Data<27>_MLTSRCEDGE, Ram1Data<28>_MLTSRCEDGE, Ram1Data<29>_MLTSRCEDGE, Ram1Data<2>_MLTSRCEDGE, Ram1Data<30>_MLTSRCEDGE, Ram1Data<31>_MLTSRCEDGE, Ram1Data<3>_MLTSRCEDGE, Ram1Data<4>_MLTSRCEDGE, Ram1Data<5>_MLTSRCEDGE, Ram1Data<6>_MLTSRCEDGE, Ram1Data<7>_MLTSRCEDGE, Ram1Data<8>_MLTSRCEDGE, Ram1Data<9>_MLTSRCEDGE.

Optimizing unit <CPU> ...

Optimizing unit <TLB> ...

Optimizing unit <RegistersFile> ...

Optimizing unit <p_MUL> ...

Optimizing unit <Controller> ...
WARNING:Xst:1710 - FF/Latch <exc_code_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exc_code_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <u1/u6/au_state[2]_clk_DFF_313> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_31> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_30> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_29> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_28> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_27> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_26> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_25> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_24> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_23> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_22> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_21> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_20> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_19> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_18> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_17> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_16> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_9> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_8> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_7> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_3> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_2> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <u1/u6/Ram1Data_0> of sequential type is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 12.
WARNING:Xst:1426 - The value init of the FF/Latch Status_0_LD hinder the constant cleaning in the block CPU.
   You should achieve better results by setting this init to 0.
FlipFlop u5/ALUSrcA_0 has been replicated 2 time(s)
FlipFlop u5/ALUSrcA_1 has been replicated 3 time(s)
FlipFlop u5/ALUSrcB_0 has been replicated 4 time(s)
FlipFlop u5/ALUSrcB_1 has been replicated 4 time(s)
FlipFlop u5/ALUSrcB_2 has been replicated 5 time(s)
FlipFlop u5/ExtendOp_0 has been replicated 5 time(s)
FlipFlop u5/ExtendOp_1 has been replicated 5 time(s)
FlipFlop u5/ExtendOp_2 has been replicated 5 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3095
 Flip-Flops                                            : 3095

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10500
#      GND                         : 2
#      INV                         : 44
#      LUT1                        : 125
#      LUT2                        : 687
#      LUT3                        : 546
#      LUT4                        : 890
#      LUT5                        : 1129
#      LUT6                        : 3372
#      MULT_AND                    : 528
#      MUXCY                       : 1404
#      MUXF7                       : 409
#      MUXF8                       : 103
#      VCC                         : 1
#      XORCY                       : 1260
# FlipFlops/Latches                : 3161
#      FD                          : 309
#      FDC                         : 125
#      FDCE                        : 2332
#      FDE                         : 310
#      FDP                         : 10
#      FDPE                        : 41
#      FDRE                        : 32
#      LD                          : 2
# RAMS                             : 68
#      RAM64M                      : 34
#      RAM64X1D                    : 34
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 228
#      IBUF                        : 39
#      IOBUF                       : 80
#      OBUF                        : 109

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3161  out of  126576     2%  
 Number of Slice LUTs:                 6997  out of  63288    11%  
    Number used as Logic:              6793  out of  63288    10%  
    Number used as Memory:              204  out of  15616     1%  
       Number used as RAM:              204

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8572
   Number with an unused Flip Flop:    5411  out of   8572    63%  
   Number with an unused LUT:          1575  out of   8572    18%  
   Number of fully used LUT-FF pairs:  1586  out of   8572    18%  
   Number of unique control sets:       139

IO Utilization: 
 Number of IOs:                         228
 Number of bonded IOBs:                 228  out of    480    47%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
clk_step                           | IBUF+BUFG                         | 33    |
u5/IRWrite                         | BUFG                              | 32    |
u5/HIWrite                         | BUFG                              | 32    |
u5/LOWrite                         | BUFG                              | 32    |
clk_cpu(u0/Mmux_clk_cpu11:O)       | BUFG(*)(Index_0)                  | 629   |
u5/PCWrite                         | NONE(PC_0)                        | 32    |
u5/RPCWrite                        | NONE(RPC_0)                       | 32    |
clk_mm(u0/Mmux_clk_mm11:O)         | BUFG(*)(u1/u3/Ram1_State_FSM_FFd1)| 404   |
clk50                              | IBUF                              | 1     |
u5/TLBWrite                        | BUFG                              | 1008  |
u5/RegWrite                        | BUFG                              | 992   |
enable_step_G(enable_step_G:O)     | NONE(*)(enable_step)              | 1     |
rst                                | IBUF                              | 1     |
-----------------------------------+-----------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 23.732ns (Maximum Frequency: 42.138MHz)
   Minimum input arrival time before clock: 5.922ns
   Maximum output required time after clock: 31.411ns
   Maximum combinational path delay: 13.938ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_step'
  Clock period: 3.159ns (frequency: 316.583MHz)
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Delay:               3.159ns (Levels of Logic = 1)
  Source:            d_state (FF)
  Destination:       breakpoint_0 (FF)
  Source Clock:      clk_step rising
  Destination Clock: clk_step rising

  Data Path: d_state to breakpoint_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.788  d_state (d_state)
     LUT3:I1->O           32   0.203   1.291  _n0427<16>1 (_n0427)
     FDRE:R                    0.430          breakpoint_0
    ----------------------------------------
    Total                      3.159ns (1.080ns logic, 2.079ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_cpu'
  Clock period: 23.732ns (frequency: 42.138MHz)
  Total number of paths / destination ports: 416052144803 / 928
-------------------------------------------------------------------------
Delay:               23.732ns (Levels of Logic = 27)
  Source:            u5/ExtendOp_2_1 (FF)
  Destination:       u1/Data_out_31 (FF)
  Source Clock:      clk_cpu rising
  Destination Clock: clk_cpu rising

  Data Path: u5/ExtendOp_2_1 to u1/Data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.808  u5/ExtendOp_2_1 (u5/ExtendOp_2_1)
     LUT3:I0->O           16   0.205   1.005  Mmux_LED1111 (Mmux_LED111)
     LUT6:I5->O            1   0.205   0.580  ALUSrcBx<12>_SW0 (N60)
     LUT6:I5->O           10   0.205   1.085  ALUSrcBx<12> (ALUSrcBx<20>)
     LUT4:I1->O           12   0.205   1.137  u3/out4 (u3/out3)
     LUT6:I3->O            7   0.205   0.774  u3/out6_1 (u3/out6)
     LUT6:I5->O            2   0.205   0.721  u3/Mmux_result12426 (u3/Mmux_result12425)
     LUT5:I3->O            2   0.203   0.617  u3/Mmux_result12428_SW0 (N667)
     LUT4:I3->O           17   0.205   1.132  Mmux_Vaddr141 (Vaddr<21>)
     LUT6:I4->O            1   0.203   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<2> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5>)
     MUXCY:CI->O          82   0.019   1.863  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<6> (u1/u1/tlb[8][62]_Vaddr[31]_equal_11_o)
     LUT6:I4->O            3   0.203   0.755  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1_1 (u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1)
     LUT6:I4->O            4   0.203   0.684  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW2 (N1151)
     LUT6:I5->O           19   0.205   1.072  u1/u1/Mmux_Paddr<12>6221 (u1/u1/Mmux_Paddr<12>622)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW0_F (N1675)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW01 (N771)
     LUT6:I5->O           15   0.205   1.086  u1/u1/Mmux_Paddr<12>812023 (u1/Paddr<27>)
     LUT2:I0->O            4   0.203   0.788  u1/Mmux_flag211_SW0_SW0 (N1129)
     LUT6:I4->O            3   0.203   0.651  u1/GND_8_o_Paddr[31]_equal_8_o<31>1_1 (u1/GND_8_o_Paddr[31]_equal_8_o<31>11)
     LUT6:I5->O            1   0.205   0.000  u1/_n0422_inv24_SW2_SW0_G (N2052)
     MUXF7:I1->O           1   0.140   0.580  u1/_n0422_inv24_SW2_SW0 (N1462)
     LUT6:I5->O           13   0.205   0.933  u1/_n0422_inv24_SW2 (N818)
     LUT6:I5->O           19   0.205   1.072  u1/_n0422_inv_rstpot (u1/_n0422_inv_rstpot)
     LUT3:I2->O            1   0.205   0.000  u1/Data_out_12_dpot (u1/Data_out_12_dpot)
     FDE:D                     0.102          u1/Data_out_12
    ----------------------------------------
    Total                     23.732ns (5.230ns logic, 18.502ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u5/PCWrite'
  Clock period: 17.093ns (frequency: 58.503MHz)
  Total number of paths / destination ports: 990880 / 32
-------------------------------------------------------------------------
Delay:               17.093ns (Levels of Logic = 13)
  Source:            PC_31 (FF)
  Destination:       PC_0 (FF)
  Source Clock:      u5/PCWrite rising
  Destination Clock: u5/PCWrite rising

  Data Path: PC_31 to PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             66   0.447   1.901  PC_31 (PC_31)
     LUT6:I2->O           15   0.203   1.346  Mmux_ALUSrcAx251_1 (Mmux_ALUSrcAx251)
     LUT6:I0->O            7   0.203   0.774  u3/Sh2201 (u3/Sh220)
     LUT3:I2->O            3   0.205   0.879  u3/Sh25211 (u3/Sh2521)
     LUT6:I3->O            2   0.205   0.845  u3/Mmux_result12124 (u3/Mmux_result12123)
     LUT6:I3->O           15   0.205   0.982  u3/Mmux_result12127 (u3/Mmux_result12126)
     LUT6:I5->O           86   0.205   2.129  u3/Mmux_result12128 (ALUResult<12>)
     LUT6:I1->O            1   0.203   0.827  GND_5_o_GND_5_o_equal_22_o11 (GND_5_o_GND_5_o_equal_22_o11)
     LUT6:I2->O            1   0.203   0.944  GND_5_o_GND_5_o_equal_22_o12 (GND_5_o_GND_5_o_equal_22_o12)
     LUT6:I0->O            2   0.203   0.864  GND_5_o_GND_5_o_equal_22_o16 (GND_5_o_GND_5_o_equal_22_o16)
     LUT5:I1->O           64   0.203   1.887  GND_5_o_GND_5_o_equal_22_o2 (GND_5_o_GND_5_o_equal_22_o)
     LUT5:I1->O            1   0.203   0.580  Mmux_PCWriteCond[2]_EBase[31]_wide_mux_30_OUT_331_SW0 (N1819)
     LUT5:I4->O            1   0.205   0.000  Mmux_PCWriteCond[2]_EBase[31]_wide_mux_30_OUT_331 (Mmux_PCWriteCond[2]_EBase[31]_wide_mux_30_OUT_331)
     MUXF7:I1->O           1   0.140   0.000  Mmux_PCWriteCond[2]_EBase[31]_wide_mux_30_OUT_2_f7_30 (PCWriteCond[2]_EBase[31]_wide_mux_30_OUT<9>)
     FDC:D                     0.102          PC_9
    ----------------------------------------
    Total                     17.093ns (3.135ns logic, 13.958ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_mm'
  Clock period: 7.098ns (frequency: 140.877MHz)
  Total number of paths / destination ports: 3885 / 1103
-------------------------------------------------------------------------
Delay:               7.098ns (Levels of Logic = 4)
  Source:            u1/u6/tailer_4 (FF)
  Destination:       u1/u6/Data_out_0 (FF)
  Source Clock:      clk_mm rising
  Destination Clock: clk_mm rising

  Data Path: u1/u6/tailer_4 to u1/u6/Data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           134   0.447   1.967  u1/u6/tailer_4 (u1/u6/tailer_4)
     LUT2:I1->O            4   0.205   1.048  u1/u6/Msub_n0411[9:0]_lut<4> (u1/u6/Msub_n0411[9:0]_lut<4>)
     LUT6:I0->O            1   0.203   0.924  u1/u6/n000710_SW1 (N1959)
     LUT6:I1->O            7   0.203   0.774  u1/u6/n000710 (u1/u6/n0007)
     LUT4:I3->O            8   0.205   0.802  u1/u6/_n0734_inv1 (u1/u6/_n0734_inv)
     FDCE:CE                   0.322          u1/u6/Data_out_7
    ----------------------------------------
    Total                      7.098ns (1.585ns logic, 5.513ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            u0/counter (FF)
  Destination:       u0/counter (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: u0/counter to u0/counter
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  u0/counter (u0/counter)
     INV:I->O              1   0.206   0.579  u0/counter_INV_9_o1_INV_0 (u0/counter_INV_9_o)
     FD:D                      0.102          u0/counter
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u5/RegWrite'
  Clock period: 16.768ns (frequency: 59.637MHz)
  Total number of paths / destination ports: 137011692 / 992
-------------------------------------------------------------------------
Delay:               16.768ns (Levels of Logic = 14)
  Source:            u2/reg_26_9 (FF)
  Destination:       u2/reg_31_14 (FF)
  Source Clock:      u5/RegWrite rising
  Destination Clock: u5/RegWrite rising

  Data Path: u2/reg_26_9 to u2/reg_31_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  u2/reg_26_9 (u2/reg_26_9)
     LUT6:I2->O            1   0.203   0.827  u2/Mmux_RegData2_894 (u2/Mmux_RegData2_894)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_331 (u2/Mmux_RegData2_331)
     MUXF7:I1->O          45   0.140   1.821  u2/Mmux_RegData2_2_f7_30 (RegData2<9>)
     LUT6:I1->O           10   0.203   1.104  ALUSrcBx<23>1 (ALUSrcBx<9>)
     LUT4:I0->O           11   0.203   1.227  u3/out5 (u3/out4)
     LUT6:I1->O           42   0.203   1.778  u3/out6 (u3/_n0043)
     LUT6:I1->O            1   0.203   0.000  u3/Mmux_result12365_G (N1994)
     MUXF7:I1->O           1   0.140   0.580  u3/Mmux_result12365 (u3/Mmux_result12364)
     LUT6:I5->O            1   0.205   0.684  u3/Mmux_result12367 (u3/Mmux_result12366)
     LUT5:I3->O           89   0.203   2.033  u3/Mmux_result12368 (ALUResult<1>)
     LUT3:I0->O           10   0.205   0.961  Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT71111 (Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT7111)
     LUT6:I4->O            7   0.203   1.002  mux671111 (mux67111)
     LUT6:I3->O            1   0.205   0.580  mux9411 (mux941)
     LUT6:I5->O           31   0.205   0.000  mux9413 (RegDataSrcx<8>)
     FDCE:D                    0.102          u2/reg_28_8
    ----------------------------------------
    Total                     16.768ns (3.273ns logic, 13.495ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_step'
  Total number of paths / destination ports: 130 / 98
-------------------------------------------------------------------------
Offset:              5.922ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       d_state (FF)
  Destination Clock: clk_step rising

  Data Path: rst to d_state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     INV:I->O           2412   0.206   2.545  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          d_state
    ----------------------------------------
    Total                      5.922ns (1.858ns logic, 4.064ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_cpu'
  Total number of paths / destination ports: 597 / 527
-------------------------------------------------------------------------
Offset:              5.922ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Index_0 (FF)
  Destination Clock: clk_cpu rising

  Data Path: rst to Index_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     INV:I->O           2412   0.206   2.545  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          Index_0
    ----------------------------------------
    Total                      5.922ns (1.858ns logic, 4.064ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/PCWrite'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.922ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_0 (FF)
  Destination Clock: u5/PCWrite rising

  Data Path: rst to PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     INV:I->O           2412   0.206   2.545  rst_inv1_INV_0 (rst_inv)
     FDC:CLR                   0.430          PC_0
    ----------------------------------------
    Total                      5.922ns (1.858ns logic, 4.064ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_mm'
  Total number of paths / destination ports: 769 / 656
-------------------------------------------------------------------------
Offset:              5.922ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u1/u6/header_9 (FF)
  Destination Clock: clk_mm rising

  Data Path: rst to u1/u6/header_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     INV:I->O           2412   0.206   2.545  rst_inv1_INV_0 (rst_inv)
     FDPE:PRE                  0.430          u1/u6/rdn
    ----------------------------------------
    Total                      5.922ns (1.858ns logic, 4.064ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/TLBWrite'
  Total number of paths / destination ports: 1008 / 1008
-------------------------------------------------------------------------
Offset:              5.922ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u1/u1/tlb_0_62 (FF)
  Destination Clock: u5/TLBWrite rising

  Data Path: rst to u1/u1/tlb_0_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     INV:I->O           2412   0.206   2.545  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          u1/u1/tlb_14_0
    ----------------------------------------
    Total                      5.922ns (1.858ns logic, 4.064ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/RegWrite'
  Total number of paths / destination ports: 992 / 992
-------------------------------------------------------------------------
Offset:              5.922ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u2/reg_31_31 (FF)
  Destination Clock: u5/RegWrite rising

  Data Path: rst to u2/reg_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     INV:I->O           2412   0.206   2.545  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          u2/reg_28_0
    ----------------------------------------
    Total                      5.922ns (1.858ns logic, 4.064ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'enable_step_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       enable_step (LATCH)
  Destination Clock: enable_step_G falling

  Data Path: rst to enable_step
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.624  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.203   0.000  enable_step_D (enable_step_D)
     LD:D                      0.037          enable_step
    ----------------------------------------
    Total                      3.086ns (1.462ns logic, 1.624ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/PCWrite'
  Total number of paths / destination ports: 257692464 / 16
-------------------------------------------------------------------------
Offset:              27.991ns (Levels of Logic = 28)
  Source:            PC_12 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      u5/PCWrite rising

  Data Path: PC_12 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            160   0.447   2.265  PC_12 (PC_12)
     LUT6:I2->O           18   0.203   1.414  Mmux_ALUSrcAx41 (ALUSrcAx<12>)
     LUT6:I0->O            2   0.203   0.864  u3/Sh1111 (u3/Sh111)
     LUT6:I2->O            2   0.203   0.617  u3/Sh1432 (u3/Sh143)
     LUT6:I5->O            2   0.205   0.845  u3/Mmux_result12216_SW1 (N523)
     LUT6:I3->O            2   0.205   0.617  u3/Mmux_result122421_SW1_SW0 (N1723)
     LUT6:I5->O            1   0.205   0.684  u3/Mmux_result122421_SW1 (N816)
     LUT6:I4->O           18   0.203   1.050  Mmux_Vaddr71 (Vaddr<15>)
     LUT6:I5->O            1   0.205   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<0> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<0> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<1> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5>)
     MUXCY:CI->O          82   0.019   1.863  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<6> (u1/u1/tlb[8][62]_Vaddr[31]_equal_11_o)
     LUT6:I4->O            3   0.203   0.755  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1_1 (u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1)
     LUT6:I4->O            4   0.203   0.684  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW2 (N1151)
     LUT6:I5->O           19   0.205   1.072  u1/u1/Mmux_Paddr<12>6221 (u1/u1/Mmux_Paddr<12>622)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW0_F (N1675)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW01 (N771)
     LUT6:I5->O           15   0.205   1.086  u1/u1/Mmux_Paddr<12>812023 (u1/Paddr<27>)
     LUT2:I0->O            4   0.203   0.788  u1/Mmux_flag211_SW0_SW0 (N1129)
     LUT6:I4->O           33   0.203   1.306  u1/GND_8_o_Paddr[31]_equal_8_o<31> (u1/GND_8_o_Paddr[31]_equal_8_o)
     LUT6:I5->O           20   0.205   1.340  u1/Mmux_flag27 (u1/flag<1>)
     LUT5:I1->O            1   0.203   0.808  Mmux_LED836 (Mmux_LED839)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED837 (Mmux_LED840)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED838 (LED_1_OBUF)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                     27.991ns (7.386ns logic, 20.605ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_cpu'
  Total number of paths / destination ports: 3263805660 / 30
-------------------------------------------------------------------------
Offset:              27.663ns (Levels of Logic = 27)
  Source:            u5/ExtendOp_2_1 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      clk_cpu rising

  Data Path: u5/ExtendOp_2_1 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.808  u5/ExtendOp_2_1 (u5/ExtendOp_2_1)
     LUT3:I0->O           16   0.205   1.005  Mmux_LED1111 (Mmux_LED111)
     LUT6:I5->O            1   0.205   0.580  ALUSrcBx<12>_SW0 (N60)
     LUT6:I5->O           10   0.205   1.085  ALUSrcBx<12> (ALUSrcBx<20>)
     LUT4:I1->O           12   0.205   1.137  u3/out4 (u3/out3)
     LUT6:I3->O            7   0.205   0.774  u3/out6_1 (u3/out6)
     LUT6:I5->O            2   0.205   0.721  u3/Mmux_result12426 (u3/Mmux_result12425)
     LUT5:I3->O            2   0.203   0.617  u3/Mmux_result12428_SW0 (N667)
     LUT4:I3->O           17   0.205   1.132  Mmux_Vaddr141 (Vaddr<21>)
     LUT6:I4->O            1   0.203   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<2> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5>)
     MUXCY:CI->O          82   0.019   1.863  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<6> (u1/u1/tlb[8][62]_Vaddr[31]_equal_11_o)
     LUT6:I4->O            3   0.203   0.755  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1_1 (u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1)
     LUT6:I4->O            4   0.203   0.684  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW2 (N1151)
     LUT6:I5->O           19   0.205   1.072  u1/u1/Mmux_Paddr<12>6221 (u1/u1/Mmux_Paddr<12>622)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW0_F (N1675)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW01 (N771)
     LUT6:I5->O           15   0.205   1.086  u1/u1/Mmux_Paddr<12>812023 (u1/Paddr<27>)
     LUT2:I0->O            4   0.203   0.788  u1/Mmux_flag211_SW0_SW0 (N1129)
     LUT6:I4->O           33   0.203   1.306  u1/GND_8_o_Paddr[31]_equal_8_o<31> (u1/GND_8_o_Paddr[31]_equal_8_o)
     LUT6:I5->O           20   0.205   1.340  u1/Mmux_flag27 (u1/flag<1>)
     LUT5:I1->O            1   0.203   0.808  Mmux_LED836 (Mmux_LED839)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED837 (Mmux_LED840)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED838 (LED_1_OBUF)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                     27.663ns (7.557ns logic, 20.106ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/IRWrite'
  Total number of paths / destination ports: 23610487740 / 16
-------------------------------------------------------------------------
Offset:              31.411ns (Levels of Logic = 31)
  Source:            instructions_17 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      u5/IRWrite rising

  Data Path: instructions_17 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             269   0.447   2.432  instructions_17 (instructions_17)
     LUT6:I0->O            1   0.203   0.827  u2/Mmux_RegData2_894 (u2/Mmux_RegData2_894)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_331 (u2/Mmux_RegData2_331)
     MUXF7:I1->O          45   0.140   1.821  u2/Mmux_RegData2_2_f7_30 (RegData2<9>)
     LUT6:I1->O           17   0.203   1.392  Mmux_ALUSrcAx321 (ALUSrcAx<9>)
     LUT6:I0->O            5   0.203   0.943  u3/Sh1071 (u3/Sh107)
     LUT6:I3->O            2   0.205   0.617  u3/Sh1432 (u3/Sh143)
     LUT6:I5->O            2   0.205   0.845  u3/Mmux_result12216_SW1 (N523)
     LUT6:I3->O            2   0.205   0.617  u3/Mmux_result122421_SW1_SW0 (N1723)
     LUT6:I5->O            1   0.205   0.684  u3/Mmux_result122421_SW1 (N816)
     LUT6:I4->O           18   0.203   1.050  Mmux_Vaddr71 (Vaddr<15>)
     LUT6:I5->O            1   0.205   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<0> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<0> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<1> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5>)
     MUXCY:CI->O          82   0.019   1.863  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<6> (u1/u1/tlb[8][62]_Vaddr[31]_equal_11_o)
     LUT6:I4->O            3   0.203   0.755  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1_1 (u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1)
     LUT6:I4->O            4   0.203   0.684  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW2 (N1151)
     LUT6:I5->O           19   0.205   1.072  u1/u1/Mmux_Paddr<12>6221 (u1/u1/Mmux_Paddr<12>622)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW0_F (N1675)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW01 (N771)
     LUT6:I5->O           15   0.205   1.086  u1/u1/Mmux_Paddr<12>812023 (u1/Paddr<27>)
     LUT2:I0->O            4   0.203   0.788  u1/Mmux_flag211_SW0_SW0 (N1129)
     LUT6:I4->O           33   0.203   1.306  u1/GND_8_o_Paddr[31]_equal_8_o<31> (u1/GND_8_o_Paddr[31]_equal_8_o)
     LUT6:I5->O           20   0.205   1.340  u1/Mmux_flag27 (u1/flag<1>)
     LUT5:I1->O            1   0.203   0.808  Mmux_LED836 (Mmux_LED839)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED837 (Mmux_LED840)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED838 (LED_1_OBUF)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                     31.411ns (7.934ns logic, 23.477ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/RegWrite'
  Total number of paths / destination ports: 33958343454 / 16
-------------------------------------------------------------------------
Offset:              29.877ns (Levels of Logic = 31)
  Source:            u2/reg_26_9 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      u5/RegWrite rising

  Data Path: u2/reg_26_9 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  u2/reg_26_9 (u2/reg_26_9)
     LUT6:I2->O            1   0.203   0.827  u2/Mmux_RegData2_894 (u2/Mmux_RegData2_894)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_331 (u2/Mmux_RegData2_331)
     MUXF7:I1->O          45   0.140   1.821  u2/Mmux_RegData2_2_f7_30 (RegData2<9>)
     LUT6:I1->O           17   0.203   1.392  Mmux_ALUSrcAx321 (ALUSrcAx<9>)
     LUT6:I0->O            5   0.203   0.943  u3/Sh1071 (u3/Sh107)
     LUT6:I3->O            2   0.205   0.617  u3/Sh1432 (u3/Sh143)
     LUT6:I5->O            2   0.205   0.845  u3/Mmux_result12216_SW1 (N523)
     LUT6:I3->O            2   0.205   0.617  u3/Mmux_result122421_SW1_SW0 (N1723)
     LUT6:I5->O            1   0.205   0.684  u3/Mmux_result122421_SW1 (N816)
     LUT6:I4->O           18   0.203   1.050  Mmux_Vaddr71 (Vaddr<15>)
     LUT6:I5->O            1   0.205   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<0> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<0> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<1> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5> (u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<5>)
     MUXCY:CI->O          82   0.019   1.863  u1/u1/Mcompar_tlb[8][62]_Vaddr[31]_equal_11_o_cy<6> (u1/u1/tlb[8][62]_Vaddr[31]_equal_11_o)
     LUT6:I4->O            3   0.203   0.755  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1_1 (u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW1)
     LUT6:I4->O            4   0.203   0.684  u1/u1/GND_9_o_GND_9_o_OR_59_o2_SW2 (N1151)
     LUT6:I5->O           19   0.205   1.072  u1/u1/Mmux_Paddr<12>6221 (u1/u1/Mmux_Paddr<12>622)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW0_F (N1675)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>81207_SW0_SW01 (N771)
     LUT6:I5->O           15   0.205   1.086  u1/u1/Mmux_Paddr<12>812023 (u1/Paddr<27>)
     LUT2:I0->O            4   0.203   0.788  u1/Mmux_flag211_SW0_SW0 (N1129)
     LUT6:I4->O           33   0.203   1.306  u1/GND_8_o_Paddr[31]_equal_8_o<31> (u1/GND_8_o_Paddr[31]_equal_8_o)
     LUT6:I5->O           20   0.205   1.340  u1/Mmux_flag27 (u1/flag<1>)
     LUT5:I1->O            1   0.203   0.808  Mmux_LED836 (Mmux_LED839)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED837 (Mmux_LED840)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED838 (LED_1_OBUF)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                     29.877ns (7.934ns logic, 21.943ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/TLBWrite'
  Total number of paths / destination ports: 1123696 / 16
-------------------------------------------------------------------------
Offset:              20.451ns (Levels of Logic = 16)
  Source:            u1/u1/tlb_1_22 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      u5/TLBWrite rising

  Data Path: u1/u1/tlb_1_22 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            30   0.447   1.628  u1/u1/tlb_1_22 (u1/u1/tlb_1_22)
     LUT6:I0->O            1   0.203   0.000  u3/Mmux_result12911_SW3_F (N1693)
     MUXF7:I0->O           1   0.131   0.808  u3/Mmux_result12911_SW3 (N1015)
     LUT6:I3->O            6   0.205   1.109  u1/u1/Mmux_Paddr<12>813611_SW0 (u1/u1/GND_9_o_GND_9_o_OR_52_o1)
     LUT6:I0->O            7   0.203   0.878  u1/u1/GND_9_o_GND_9_o_OR_52_o3_1 (u1/u1/GND_9_o_GND_9_o_OR_52_o3)
     LUT5:I3->O            9   0.203   1.058  u1/u1/GND_9_o_GND_9_o_OR_56_o1_2 (u1/u1/GND_9_o_GND_9_o_OR_56_o11)
     LUT6:I3->O           10   0.205   0.857  u1/u1/GND_9_o_GND_9_o_OR_60_o1_1 (u1/u1/GND_9_o_GND_9_o_OR_60_o1)
     LUT6:I5->O            1   0.205   0.580  u1/u1/Mmux_Paddr<12>885 (u1/u1/Mmux_Paddr<12>884)
     LUT6:I5->O            2   0.205   0.721  u1/u1/Mmux_Paddr<12>887 (u1/u1/Mmux_Paddr<12>886)
     LUT6:I4->O            6   0.203   0.992  u1/u1/Mmux_Paddr<12>88241 (u1/Paddr<13>)
     LUT5:I1->O            6   0.203   0.973  u1/u5/GND_143_o_GND_143_o_equal_2_o<16>11 (u1/u5/GND_143_o_GND_143_o_equal_2_o<16>1)
     LUT6:I3->O           33   0.205   1.306  u1/GND_8_o_Paddr[31]_equal_8_o<31> (u1/GND_8_o_Paddr[31]_equal_8_o)
     LUT6:I5->O           20   0.205   1.340  u1/Mmux_flag27 (u1/flag<1>)
     LUT5:I1->O            1   0.203   0.808  Mmux_LED836 (Mmux_LED839)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED837 (Mmux_LED840)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED838 (LED_1_OBUF)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                     20.451ns (6.007ns logic, 14.444ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_step'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              8.350ns (Levels of Logic = 6)
  Source:            breakpoint_11 (FF)
  Destination:       LED<11> (PAD)
  Source Clock:      clk_step rising

  Data Path: breakpoint_11 to LED<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.721  breakpoint_11 (breakpoint_11)
     LUT6:I4->O            1   0.203   0.924  Mmux_LED36 (Mmux_LED35)
     LUT5:I0->O            1   0.203   0.580  Mmux_LED38 (Mmux_LED37)
     LUT6:I5->O            1   0.205   0.827  Mmux_LED319 (Mmux_LED318)
     LUT5:I1->O            1   0.203   0.684  Mmux_LED330 (Mmux_LED329)
     LUT5:I3->O            1   0.203   0.579  Mmux_LED333 (LED_11_OBUF)
     OBUF:I->O                 2.571          LED_11_OBUF (LED<11>)
    ----------------------------------------
    Total                      8.350ns (4.035ns logic, 4.315ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/LOWrite'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              9.885ns (Levels of Logic = 7)
  Source:            LO_16 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/LOWrite rising

  Data Path: LO_16 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  LO_16 (LO_16)
     LUT6:I4->O            1   0.203   0.924  Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT1121 (Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT1121)
     LUT5:I0->O            2   0.203   0.961  Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT1123 (Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT112)
     LUT6:I1->O            1   0.203   0.827  Mmux_LED150 (Mmux_LED173)
     LUT6:I2->O            1   0.203   0.808  Mmux_LED160 (Mmux_LED174)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED176_SW0 (N1905)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED176 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      9.885ns (4.238ns logic, 5.647ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/HIWrite'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              10.867ns (Levels of Logic = 9)
  Source:            HI_24 (FF)
  Destination:       LED<8> (PAD)
  Source Clock:      u5/HIWrite rising

  Data Path: HI_24 to LED<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  HI_24 (HI_24)
     LUT5:I2->O            1   0.205   0.944  Mmux_LED1522 (Mmux_LED1523)
     LUT6:I0->O            1   0.203   0.580  Mmux_LED1523 (Mmux_LED1524)
     LUT6:I5->O            1   0.205   0.580  Mmux_LED1524 (Mmux_LED1525)
     LUT6:I5->O            1   0.205   0.580  Mmux_LED1526 (Mmux_LED1527)
     LUT6:I5->O            1   0.205   0.580  Mmux_LED1528_SW0 (N1899)
     LUT6:I5->O            1   0.205   0.808  Mmux_LED1528 (Mmux_LED1529)
     LUT6:I3->O            1   0.205   0.684  Mmux_LED1529 (Mmux_LED1530)
     LUT5:I3->O            1   0.203   0.579  Mmux_LED1532 (LED_8_OBUF)
     OBUF:I->O                 2.571          LED_8_OBUF (LED<8>)
    ----------------------------------------
    Total                     10.867ns (4.654ns logic, 6.213ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/RPCWrite'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              10.753ns (Levels of Logic = 9)
  Source:            RPC_8 (FF)
  Destination:       LED<8> (PAD)
  Source Clock:      u5/RPCWrite rising

  Data Path: RPC_8 to LED<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.845  RPC_8 (RPC_8)
     LUT5:I2->O            2   0.205   0.864  Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT15221 (Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT1522)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED1523 (Mmux_LED1524)
     LUT6:I5->O            1   0.205   0.580  Mmux_LED1524 (Mmux_LED1525)
     LUT6:I5->O            1   0.205   0.580  Mmux_LED1526 (Mmux_LED1527)
     LUT6:I5->O            1   0.205   0.580  Mmux_LED1528_SW0 (N1899)
     LUT6:I5->O            1   0.205   0.808  Mmux_LED1528 (Mmux_LED1529)
     LUT6:I3->O            1   0.205   0.684  Mmux_LED1529 (Mmux_LED1530)
     LUT5:I3->O            1   0.203   0.579  Mmux_LED1532 (LED_8_OBUF)
     OBUF:I->O                 2.571          LED_8_OBUF (LED<8>)
    ----------------------------------------
    Total                     10.753ns (4.654ns logic, 6.099ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_mm'
  Total number of paths / destination ports: 390 / 162
-------------------------------------------------------------------------
Offset:              12.054ns (Levels of Logic = 8)
  Source:            u1/u6/tailer_4 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      clk_mm rising

  Data Path: u1/u6/tailer_4 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           134   0.447   1.967  u1/u6/tailer_4 (u1/u6/tailer_4)
     LUT2:I1->O            4   0.205   1.048  u1/u6/Msub_n0411[9:0]_lut<4> (u1/u6/Msub_n0411[9:0]_lut<4>)
     LUT6:I0->O            1   0.203   0.924  u1/u6/n000710_SW1 (N1959)
     LUT6:I1->O            7   0.203   0.878  u1/u6/n000710 (u1/u6/n0007)
     LUT6:I4->O            1   0.203   0.827  Mmux_LED832 (Mmux_LED835)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED833 (Mmux_LED836)
     LUT6:I5->O            1   0.205   0.808  Mmux_LED837 (Mmux_LED840)
     LUT4:I1->O            1   0.205   0.579  Mmux_LED838 (LED_1_OBUF)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                     12.054ns (4.445ns logic, 7.609ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              12.497ns (Levels of Logic = 9)
  Source:            Status_0_LD (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst rising

  Data Path: Status_0_LD to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.498   0.973  Status_0_LD (Status_0_LD)
     LUT3:I0->O            6   0.205   0.973  Status_01 (Status_0)
     LUT6:I3->O            1   0.205   0.944  Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT181 (Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT181)
     LUT6:I0->O            2   0.203   0.961  Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT184 (Mmux_SW[2]_RegData2[31]_wide_mux_102_OUT18)
     LUT6:I1->O            1   0.203   0.808  Mmux_LED19 (Mmux_LED113)
     LUT3:I0->O            1   0.205   0.808  Mmux_LED110 (Mmux_LED114)
     LUT6:I3->O            1   0.205   0.924  Mmux_LED114 (Mmux_LED118)
     LUT6:I1->O            1   0.203   0.827  Mmux_LED176_SW0 (N1905)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED176 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     12.497ns (4.701ns logic, 7.796ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3451 / 16
-------------------------------------------------------------------------
Delay:               13.938ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       LED<11> (PAD)

  Data Path: SW<2> to LED<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           348   1.222   2.076  SW_2_IBUF (SW_2_IBUF)
     LUT2:I1->O            1   0.205   0.580  Mmux_host_bitmap104_SW0 (N72)
     LUT6:I5->O           14   0.205   1.322  Mmux_host_bitmap104 (Mmux_host_bitmap104)
     LUT6:I0->O            1   0.203   0.580  Mmux_LED316 (Mmux_LED315)
     LUT6:I5->O            1   0.205   0.944  Mmux_LED317 (Mmux_LED316)
     LUT6:I0->O            1   0.203   0.924  Mmux_LED318 (Mmux_LED317)
     LUT6:I1->O            1   0.203   0.827  Mmux_LED319 (Mmux_LED318)
     LUT5:I1->O            1   0.203   0.684  Mmux_LED330 (Mmux_LED329)
     LUT5:I3->O            1   0.203   0.579  Mmux_LED333 (LED_11_OBUF)
     OBUF:I->O                 2.571          LED_11_OBUF (LED<11>)
    ----------------------------------------
    Total                     13.938ns (5.423ns logic, 8.515ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_cpu
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_cpu        |   23.732|         |         |         |
clk_mm         |   10.278|         |         |         |
rst            |    7.416|         |         |         |
u5/IRWrite     |   27.479|         |         |         |
u5/PCWrite     |   24.059|         |         |         |
u5/RegWrite    |   25.945|         |         |         |
u5/TLBWrite    |   16.519|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_mm
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_cpu        |   21.525|         |         |         |
clk_mm         |    7.098|         |         |         |
u5/IRWrite     |   25.273|         |         |         |
u5/PCWrite     |   21.853|         |         |         |
u5/RegWrite    |   23.739|         |         |         |
u5/TLBWrite    |   14.327|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_step
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    3.159|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock enable_step_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |         |         |    3.027|         |
u5/PCWrite     |         |         |    4.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/HIWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_cpu        |    2.288|         |         |         |
u5/IRWrite     |    6.124|         |         |         |
u5/RegWrite    |    4.590|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/IRWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_cpu        |    1.405|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/LOWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_cpu        |    2.288|         |         |         |
u5/IRWrite     |    6.124|         |         |         |
u5/RegWrite    |    4.590|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/PCWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_cpu        |   18.229|         |         |         |
u5/IRWrite     |   21.157|         |         |         |
u5/PCWrite     |   17.093|         |         |         |
u5/RegWrite    |   19.622|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/RPCWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
u5/PCWrite     |    2.566|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/RegWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_cpu        |   15.375|         |         |         |
rst            |    5.284|         |         |         |
u5/HIWrite     |    3.434|         |         |         |
u5/IRWrite     |   18.302|         |         |         |
u5/LOWrite     |    3.422|         |         |         |
u5/PCWrite     |   13.738|         |         |         |
u5/RPCWrite    |    3.553|         |         |         |
u5/RegWrite    |   16.768|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/TLBWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_cpu        |    3.902|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 126.00 secs
Total CPU time to Xst completion: 125.64 secs
 
--> 

Total memory usage is 371028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  247 (   0 filtered)
Number of infos    :   28 (   0 filtered)

