# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/shift_right.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:50 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/shift_right.sv 
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# End time: 13:22:51 on Sep 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/shift_left.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:51 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/shift_left.sv 
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# End time: 13:22:51 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/op_sum.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:51 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/op_sum.sv 
# -- Compiling module op_sum
# 
# Top level modules:
# 	op_sum
# End time: 13:22:51 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/op_sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:51 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/op_sub.sv 
# -- Compiling module op_sub
# 
# Top level modules:
# 	op_sub
# End time: 13:22:51 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/op_mod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:51 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/op_mod.sv 
# -- Compiling module op_mod
# 
# Top level modules:
# 	op_mod
# End time: 13:22:52 on Sep 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/op_div.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:52 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/op_div.sv 
# -- Compiling module op_div
# 
# Top level modules:
# 	op_div
# End time: 13:22:52 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:52 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 13:22:52 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/op_and.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:52 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/op_and.sv 
# -- Compiling module op_and
# 
# Top level modules:
# 	op_and
# End time: 13:22:52 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/op_or.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:52 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/op_or.sv 
# -- Compiling module op_or
# 
# Top level modules:
# 	op_or
# End time: 13:22:52 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/op_xor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:52 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/op_xor.sv 
# -- Compiling module op_xor
# 
# Top level modules:
# 	op_xor
# End time: 13:22:52 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:52 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:22:53 on Sep 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kevin\ Avevedo/Desktop/ALU {C:/Users/kevin Avevedo/Desktop/ALU/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:53 on Sep 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevin Avevedo/Desktop/ALU" C:/Users/kevin Avevedo/Desktop/ALU/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 13:22:53 on Sep 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 13:22:55 on Sep 21,2022
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.op_sum
# Loading work.op_sub
# Loading work.shift_right
# Loading work.shift_left
# Loading work.op_and
# Loading work.op_or
# Loading work.op_xor
# Loading work.multiplier
# Loading work.op_div
# Loading work.op_mod
# ** Warning: (vsim-3015) C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv(43): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/kevin Avevedo/Desktop/ALU/op_sum.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/UUT/suma File: C:/Users/kevin Avevedo/Desktop/ALU/op_sum.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 13:26:50 on Sep 21,2022, Elapsed time: 0:03:55
# Errors: 0, Warnings: 1
