// Seed: 3297741507
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3
);
  wire id_5;
  id_6(
      .id_0(1'd0), .id_1(1), .id_2(1'd0), .id_3(), .id_4(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    output wire id_4,
    input tri1 id_5
);
  assign id_4 = 1;
  wire id_7;
  module_0(
      id_3, id_5, id_5, id_2
  );
endmodule
