module top
#(parameter param75 = (((8'hb7) ? ((8'h9e) + (((8'had) >> (8'had)) != (!(8'h9f)))) : ((((8'ha4) ^~ (8'hbe)) ? (~&(8'ha5)) : ((8'hb8) ? (8'hb1) : (8'hac))) ^~ ({(8'hab)} ? ((8'ha7) ? (8'haa) : (8'h9e)) : ((8'hbd) ? (8'hb2) : (8'ha8))))) ? ({({(8'hb7), (8'hbc)} ? ((8'ha0) >> (8'hbe)) : ((8'h9f) < (8'hbc)))} ? (^{((8'hb4) <<< (8'ha1))}) : (~&((8'hbc) >= {(8'ha4), (8'h9c)}))) : ((^{((7'h41) ? (8'hbf) : (7'h43)), ((8'had) ? (8'hbd) : (8'hbb))}) ? (-(~|((8'hbd) << (8'h9f)))) : ({((8'hb7) == (8'h9f)), (^~(8'hb9))} >= (^((8'hac) ? (8'h9c) : (8'hbd)))))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h348):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h15):(1'h0)] wire4;
  input wire signed [(5'h15):(1'h0)] wire3;
  input wire signed [(4'hf):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire0;
  wire signed [(5'h10):(1'h0)] wire66;
  wire signed [(5'h11):(1'h0)] wire65;
  wire signed [(2'h2):(1'h0)] wire64;
  wire [(4'h8):(1'h0)] wire63;
  wire signed [(3'h7):(1'h0)] wire62;
  wire [(5'h13):(1'h0)] wire61;
  wire signed [(2'h2):(1'h0)] wire60;
  wire [(5'h13):(1'h0)] wire59;
  wire [(4'h8):(1'h0)] wire58;
  wire [(2'h3):(1'h0)] wire18;
  wire [(4'he):(1'h0)] wire17;
  wire [(3'h6):(1'h0)] wire16;
  wire signed [(4'hb):(1'h0)] wire15;
  wire signed [(5'h13):(1'h0)] wire10;
  wire [(4'h9):(1'h0)] wire8;
  wire signed [(5'h14):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire6;
  wire signed [(2'h3):(1'h0)] wire5;
  reg signed [(4'hf):(1'h0)] reg74 = (1'h0);
  reg [(3'h4):(1'h0)] reg73 = (1'h0);
  reg signed [(4'he):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg70 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg69 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg68 = (1'h0);
  reg [(5'h12):(1'h0)] reg67 = (1'h0);
  reg [(5'h13):(1'h0)] reg57 = (1'h0);
  reg signed [(4'he):(1'h0)] reg56 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg55 = (1'h0);
  reg [(2'h3):(1'h0)] reg54 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg53 = (1'h0);
  reg [(3'h7):(1'h0)] reg52 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg51 = (1'h0);
  reg [(5'h15):(1'h0)] reg50 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg49 = (1'h0);
  reg [(5'h11):(1'h0)] reg48 = (1'h0);
  reg [(5'h12):(1'h0)] reg47 = (1'h0);
  reg [(4'ha):(1'h0)] reg46 = (1'h0);
  reg [(4'hf):(1'h0)] reg45 = (1'h0);
  reg [(4'hc):(1'h0)] reg44 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg43 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg42 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg40 = (1'h0);
  reg [(4'ha):(1'h0)] reg39 = (1'h0);
  reg signed [(4'he):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg37 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg36 = (1'h0);
  reg [(5'h11):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg34 = (1'h0);
  reg [(3'h5):(1'h0)] reg33 = (1'h0);
  reg [(4'hc):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg30 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg29 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg28 = (1'h0);
  reg [(2'h2):(1'h0)] reg27 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg26 = (1'h0);
  reg [(4'hd):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg23 = (1'h0);
  reg [(3'h7):(1'h0)] reg22 = (1'h0);
  reg [(5'h10):(1'h0)] reg21 = (1'h0);
  reg [(3'h4):(1'h0)] reg20 = (1'h0);
  reg [(5'h12):(1'h0)] reg19 = (1'h0);
  reg [(4'hb):(1'h0)] reg14 = (1'h0);
  reg [(3'h7):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg12 = (1'h0);
  reg [(2'h3):(1'h0)] reg11 = (1'h0);
  reg [(4'hb):(1'h0)] reg9 = (1'h0);
  assign y = {wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire10,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg9,
                 (1'h0)};
  assign wire5 = (~|wire2[(1'h1):(1'h0)]);
  assign wire6 = (+wire1[(2'h3):(2'h2)]);
  assign wire7 = $unsigned($unsigned(($signed(wire6[(4'h9):(3'h4)]) ^ $unsigned(wire3[(4'hd):(3'h5)]))));
  assign wire8 = $unsigned(wire4);
  always
    @(posedge clk) begin
      reg9 <= {(^~wire3[(4'h8):(2'h2)])};
    end
  assign wire10 = ((((wire3 ?
                          (wire8 ?
                              (8'had) : reg9) : $signed(wire2)) <= $unsigned(wire5[(2'h2):(2'h2)])) ?
                      ($signed((~reg9)) ?
                          $signed(wire0[(4'hb):(3'h4)]) : reg9) : $signed(wire5)) >>> $signed(wire8));
  always
    @(posedge clk) begin
      reg11 <= wire7[(4'hd):(4'hb)];
    end
  always
    @(posedge clk) begin
      reg12 <= (8'h9e);
      reg13 <= wire10;
      reg14 <= (~^$unsigned($unsigned((~|(reg11 ? wire10 : wire5)))));
    end
  assign wire15 = {wire10[(3'h4):(1'h1)]};
  assign wire16 = reg14[(3'h6):(1'h0)];
  assign wire17 = $signed(wire7);
  assign wire18 = reg12[(2'h3):(2'h2)];
  always
    @(posedge clk) begin
      if (wire4[(3'h4):(1'h1)])
        begin
          if (reg12[(3'h5):(2'h3)])
            begin
              reg19 <= {wire1,
                  (reg9[(2'h3):(1'h0)] ?
                      ({$signed(wire5)} ?
                          ((|wire2) >>> (8'ha3)) : (((7'h40) * wire0) - $unsigned((8'hb5)))) : $signed((^~(~^(8'ha6)))))};
              reg20 <= $signed(($unsigned($signed((reg13 ^~ wire7))) | (wire3 ?
                  $signed((+reg12)) : reg9)));
            end
          else
            begin
              reg19 <= (($unsigned(({wire18} ?
                      $signed(reg9) : $signed((8'hb7)))) > wire2[(3'h5):(1'h0)]) ?
                  (|((^~$signed(wire18)) | {(reg11 >>> wire8)})) : $unsigned((^~$signed(wire10[(4'h9):(1'h1)]))));
            end
          reg21 <= (wire10 ~^ wire7);
        end
      else
        begin
          if ((($unsigned(reg13[(1'h1):(1'h0)]) >> $unsigned(reg20[(2'h2):(1'h1)])) ?
              reg19 : $unsigned(reg14[(4'hb):(2'h3)])))
            begin
              reg19 <= (+(8'hab));
              reg20 <= $unsigned(wire0);
              reg21 <= $signed($unsigned((wire16[(2'h3):(1'h1)] && $signed((wire17 >= wire4)))));
            end
          else
            begin
              reg19 <= reg21;
              reg20 <= ({((|(wire4 ? wire16 : (7'h43))) ?
                      wire10 : (+(reg13 ?
                          wire18 : (7'h44))))} >> $unsigned((~({wire15} ?
                  (wire7 ? reg21 : reg13) : (reg13 + reg11)))));
            end
          reg22 <= (((wire1 ?
              (^$signed(reg19)) : wire8) ^ ($signed(wire15[(3'h7):(2'h2)]) ?
              wire10[(4'hf):(2'h3)] : wire17)) * $unsigned(wire5));
          reg23 <= (-reg9[(1'h0):(1'h0)]);
          reg24 <= ({reg23[(4'h8):(3'h4)]} || wire4[(5'h11):(4'ha)]);
        end
      reg25 <= wire17[(2'h3):(1'h1)];
      if ({$unsigned(reg9[(1'h0):(1'h0)])})
        begin
          if ($unsigned(reg25[(4'h8):(3'h7)]))
            begin
              reg26 <= $signed((~reg20[(2'h2):(2'h2)]));
              reg27 <= ((((8'hb5) ? (+reg25) : ((^~reg22) <<< $signed(wire7))) ?
                  ($signed(wire3[(5'h15):(4'hf)]) ?
                      (reg14[(4'ha):(4'h8)] & (wire3 ?
                          reg19 : reg21)) : (&$signed(reg13))) : wire6) ~^ (8'ha7));
              reg28 <= wire15;
              reg29 <= reg25;
              reg30 <= wire3[(5'h12):(5'h10)];
            end
          else
            begin
              reg26 <= $unsigned(reg28[(4'h8):(1'h1)]);
              reg27 <= {{$unsigned($unsigned(wire7[(4'he):(3'h7)])),
                      (~{(^reg12), (reg23 ^~ (8'ha3))})}};
              reg28 <= $unsigned((!(~^((reg24 ? (8'hb3) : reg27) ?
                  $unsigned(reg9) : wire6[(3'h4):(3'h4)]))));
            end
          reg31 <= (&$signed(($signed(((8'hab) ?
              wire2 : wire2)) * wire16[(2'h2):(1'h0)])));
          if ((reg12[(1'h1):(1'h1)] ?
              ($signed(((reg11 | wire1) ?
                  {(8'ha8),
                      reg13} : reg22[(2'h2):(1'h0)])) <= $unsigned($unsigned(reg22))) : wire10[(3'h4):(2'h2)]))
            begin
              reg32 <= reg21[(4'hc):(4'h9)];
              reg33 <= ((7'h43) ?
                  (&wire6) : (~($signed((|wire8)) >>> wire7[(2'h2):(2'h2)])));
            end
          else
            begin
              reg32 <= (({$unsigned({wire6, wire15})} ^ {({(8'ha7)} ?
                      (~|wire4) : reg30),
                  wire5[(1'h1):(1'h1)]}) * wire0[(2'h2):(1'h1)]);
              reg33 <= {((reg24 ? wire7 : wire15) ?
                      (^~(~^(~^(8'ha5)))) : wire15),
                  (8'hb7)};
            end
          reg34 <= {wire2[(4'hc):(3'h7)]};
        end
      else
        begin
          if ({(reg25 ?
                  wire16 : $signed(((8'haf) ^ ((7'h42) ? reg31 : reg26))))})
            begin
              reg26 <= reg24[(3'h6):(3'h5)];
              reg27 <= $signed($unsigned(((!$unsigned((8'ha2))) ?
                  reg23 : ($unsigned(reg21) ?
                      $signed(wire7) : $unsigned(reg26)))));
              reg28 <= ($unsigned((($unsigned(reg13) ?
                      wire17[(1'h1):(1'h0)] : {wire5,
                          (8'h9c)}) && ({reg20} >> wire15))) ?
                  ($signed({((8'ha9) + wire3),
                      ((8'h9f) && wire18)}) || reg26[(1'h1):(1'h1)]) : $signed(($signed($signed(reg22)) * $unsigned($signed(reg22)))));
            end
          else
            begin
              reg26 <= reg21[(4'hc):(1'h0)];
              reg27 <= $signed(reg20[(3'h4):(2'h3)]);
              reg28 <= $signed(wire1);
              reg29 <= $unsigned((!(^~reg31[(5'h11):(3'h6)])));
            end
          if ({$unsigned($unsigned(((8'hb1) < ((8'ha1) ^ reg28)))),
              reg23[(5'h12):(3'h4)]})
            begin
              reg30 <= reg34;
              reg31 <= (^~{{(8'hbb), wire17[(2'h3):(2'h3)]},
                  $unsigned((wire4[(3'h7):(1'h1)] <<< {wire7, reg29}))});
              reg32 <= (($unsigned(reg21[(3'h4):(2'h2)]) - (wire8[(1'h1):(1'h0)] <= reg26)) ?
                  (~^(&$unsigned($signed(wire3)))) : (wire8 ?
                      $signed(wire4) : (~&(wire15[(1'h0):(1'h0)] ?
                          {reg12} : reg11[(2'h2):(2'h2)]))));
              reg33 <= wire7[(3'h7):(3'h4)];
            end
          else
            begin
              reg30 <= ((^~reg11[(2'h3):(2'h2)]) ?
                  $unsigned((~^wire0)) : $unsigned($signed($signed($signed(wire6)))));
            end
          reg34 <= {(wire16[(2'h3):(2'h2)] * (~^((reg32 ? reg29 : wire4) ?
                  $unsigned(reg21) : (wire4 ? (8'hac) : wire18))))};
          reg35 <= ({reg29[(1'h1):(1'h1)]} ?
              ((~^((wire3 ? wire4 : wire1) < reg32)) ?
                  {((-reg21) ? (8'hb2) : {reg23, reg13})} : reg23) : {({(reg29 ?
                              wire0 : wire1)} ?
                      reg20 : ($unsigned((7'h43)) + $unsigned(reg34))),
                  reg27[(1'h0):(1'h0)]});
          if ((|$signed((wire7[(5'h13):(3'h5)] ?
              ((reg23 + reg34) ?
                  (^reg34) : $unsigned(reg29)) : reg9[(3'h7):(3'h5)]))))
            begin
              reg36 <= reg13;
            end
          else
            begin
              reg36 <= (-(~^$signed(reg9)));
              reg37 <= $unsigned($signed($signed((|reg24))));
              reg38 <= reg31;
            end
        end
      if ($unsigned(((^~(~|(wire17 ? wire6 : wire17))) ?
          reg32 : $unsigned($unsigned($signed(wire15))))))
        begin
          reg39 <= (+{(~&$signed((+reg11)))});
          if ($signed($unsigned($signed($signed(wire10[(4'hc):(3'h7)])))))
            begin
              reg40 <= (-reg9);
              reg41 <= reg30;
              reg42 <= (~|((reg13 ?
                  $signed((reg21 + (8'haf))) : (reg20 <= (reg27 ?
                      reg31 : wire7))) <= reg21[(5'h10):(1'h1)]));
            end
          else
            begin
              reg40 <= (($unsigned(wire7) ?
                  ({$signed(reg22), $signed(reg23)} ?
                      (wire17[(4'he):(2'h3)] ?
                          $unsigned(wire3) : ((7'h40) ?
                              reg34 : reg20)) : ((~&reg32) ?
                          $unsigned(wire3) : $unsigned(reg28))) : $unsigned($unsigned(wire10[(4'ha):(2'h2)]))) != $unsigned(wire4));
              reg41 <= (&$unsigned($signed($signed((wire8 ^ wire6)))));
              reg42 <= wire16[(2'h2):(1'h0)];
              reg43 <= wire5[(2'h2):(1'h1)];
              reg44 <= (reg43[(4'hc):(4'h9)] ?
                  ($unsigned((reg32 ?
                      (wire3 ?
                          reg33 : reg9) : wire6[(3'h6):(3'h6)])) >= reg19) : ($signed((^~$signed(reg22))) ?
                      ($signed(reg12[(3'h6):(2'h3)]) & $signed((reg37 + reg14))) : $unsigned({(reg43 - reg41)})));
            end
          reg45 <= ($unsigned((7'h44)) ?
              (~&{reg44}) : (^~(((reg36 <<< wire5) ?
                      $signed(reg32) : ((8'h9c) ? reg40 : wire10)) ?
                  wire7[(4'hb):(3'h7)] : $unsigned((reg12 ? wire16 : wire4)))));
          reg46 <= (reg21 & (8'hb4));
          reg47 <= ((~|$signed($signed(reg28[(3'h4):(3'h4)]))) ? reg21 : wire0);
        end
      else
        begin
          reg39 <= reg40;
          reg40 <= (($unsigned(($signed((8'hb6)) ^ (wire5 ?
                      wire15 : (8'hb9)))) ?
                  reg25 : (^~$unsigned((reg13 ? wire2 : reg32)))) ?
              (8'h9e) : reg45);
          if (reg30)
            begin
              reg41 <= {{$unsigned($signed(reg21[(4'h9):(3'h5)]))},
                  ($signed(($signed(reg44) ?
                          $signed(reg38) : $unsigned(reg30))) ?
                      (reg19[(4'h8):(3'h7)] ?
                          reg37 : (reg44 || $signed(reg28))) : $signed($unsigned(reg39[(2'h3):(1'h1)])))};
              reg42 <= reg47;
              reg43 <= ($signed(($unsigned(reg45) ^~ wire3)) ?
                  wire15[(3'h6):(3'h5)] : $unsigned((8'hb4)));
              reg44 <= (|$unsigned($signed((((8'hb9) ? reg14 : reg12) ?
                  $unsigned(reg45) : $unsigned((8'hac))))));
            end
          else
            begin
              reg41 <= {reg43, wire5[(2'h3):(1'h1)]};
              reg42 <= ({$signed(wire3[(5'h11):(2'h3)]),
                      (~|(^~$unsigned(wire5)))} ?
                  $signed($signed(wire18[(1'h0):(1'h0)])) : reg40);
              reg43 <= $signed($unsigned(reg23[(4'hc):(2'h2)]));
            end
          if ($unsigned(wire4[(4'he):(1'h1)]))
            begin
              reg45 <= $signed((wire1[(2'h3):(1'h1)] ?
                  reg44 : ($unsigned((8'ha8)) << (reg32[(3'h5):(2'h3)] >= $signed(reg41)))));
              reg46 <= $signed(reg25);
              reg47 <= $unsigned(((-$signed((|(8'ha8)))) ?
                  ($unsigned(((8'hb3) - reg44)) ?
                      ((~^(8'ha5)) << $unsigned((8'had))) : $unsigned(reg37)) : wire3[(4'hb):(1'h1)]));
              reg48 <= $signed(wire16[(3'h6):(1'h0)]);
              reg49 <= $unsigned($unsigned($signed((^~(~|wire8)))));
            end
          else
            begin
              reg45 <= (^~{$unsigned(wire1[(1'h0):(1'h0)]), $signed(reg45)});
              reg46 <= reg33;
              reg47 <= reg22;
              reg48 <= wire10[(1'h0):(1'h0)];
              reg49 <= ((~^((-$signed(reg43)) ?
                      wire0[(3'h5):(2'h3)] : $unsigned(((8'had) - reg9)))) ?
                  reg33[(1'h1):(1'h0)] : ((^(|(&wire1))) ?
                      reg47[(4'he):(4'h8)] : $signed((reg14 ?
                          (wire1 ? reg29 : reg35) : (reg39 ? reg46 : reg23)))));
            end
        end
      if ({wire15, (~^{(~^reg23[(5'h11):(3'h4)])})})
        begin
          reg50 <= $signed((reg42[(1'h0):(1'h0)] & reg29[(3'h5):(2'h2)]));
          if ($signed({reg14, (!reg45)}))
            begin
              reg51 <= {{(wire4[(3'h4):(2'h2)] ? reg32 : $signed((~^reg41)))},
                  $signed({(reg41 + reg39), reg50[(5'h14):(4'hc)]})};
              reg52 <= (^~{$signed($unsigned((reg43 == reg35))),
                  $unsigned($unsigned(reg37))});
            end
          else
            begin
              reg51 <= ((&$signed({$unsigned(wire17), (reg14 >> wire4)})) ?
                  $unsigned($signed(reg35[(4'hb):(3'h7)])) : reg11);
              reg52 <= $signed($signed(reg49));
            end
          reg53 <= {$unsigned(((~&(reg52 ?
                  reg29 : (7'h40))) | reg33[(1'h1):(1'h0)]))};
          reg54 <= $signed(reg51);
          reg55 <= ((&reg30) ?
              reg47[(1'h0):(1'h0)] : (~&(~|((!reg21) && $signed(reg11)))));
        end
      else
        begin
          reg50 <= (-wire18);
          reg51 <= {(wire10[(4'ha):(2'h3)] >>> ($unsigned(reg21) ?
                  ((reg22 >= wire8) * (wire18 | wire16)) : $signed($signed(reg26)))),
              $signed({($signed(reg43) ? reg28 : reg28),
                  $signed({wire7, reg46})})};
          reg52 <= wire10[(2'h3):(2'h3)];
          if ((~&$unsigned($signed((+$signed((8'hbe)))))))
            begin
              reg53 <= $signed({$signed(reg19)});
              reg54 <= $unsigned(reg42[(4'hc):(3'h4)]);
              reg55 <= (($unsigned(reg43[(3'h5):(1'h0)]) ?
                      {($unsigned(wire0) ?
                              (8'ha2) : $unsigned(reg21))} : (reg9[(3'h6):(3'h5)] >= $signed(reg19))) ?
                  $unsigned({(&reg36)}) : reg34[(4'h9):(2'h3)]);
              reg56 <= $unsigned((~|reg53));
              reg57 <= reg34[(4'hf):(3'h6)];
            end
          else
            begin
              reg53 <= (reg13 ?
                  reg12 : ((8'hb8) <<< (((8'ha6) != $signed(wire0)) ?
                      (^{(8'ha1)}) : $signed($unsigned(wire18)))));
            end
        end
    end
  assign wire58 = reg51[(3'h5):(2'h2)];
  assign wire59 = reg12[(4'h8):(1'h1)];
  assign wire60 = ({reg47[(5'h12):(4'hb)],
                      $unsigned($signed((-wire1)))} != (&(~$unsigned({reg56,
                      wire59}))));
  assign wire61 = reg51;
  assign wire62 = $signed(wire5[(2'h2):(1'h1)]);
  assign wire63 = ((~|{reg12,
                      $signed((reg33 * reg28))}) * $unsigned($unsigned((~^wire18))));
  assign wire64 = $unsigned({({reg52, (&reg28)} ?
                          $signed(wire1[(1'h0):(1'h0)]) : (^(wire1 ?
                              reg9 : reg21))),
                      (($signed(wire8) * reg38) ? reg32 : (8'ha3))});
  assign wire65 = reg42;
  assign wire66 = $unsigned($signed($unsigned(reg54)));
  always
    @(posedge clk) begin
      if (reg45)
        begin
          if ((reg33[(2'h2):(2'h2)] ?
              reg46[(4'ha):(2'h2)] : $unsigned($signed(wire8))))
            begin
              reg67 <= (reg29[(3'h4):(2'h3)] ?
                  (reg28 >= reg25[(2'h3):(2'h2)]) : $signed(wire58[(3'h4):(2'h2)]));
              reg68 <= $signed($signed($signed((wire61[(4'hd):(2'h3)] ?
                  reg46 : (^~wire17)))));
              reg69 <= ($signed((wire64[(1'h1):(1'h1)] >>> ({reg48} ?
                      reg54 : (reg14 >= wire4)))) ?
                  ((({(8'hb0)} <= (+wire61)) > (8'hab)) ?
                      (^~(!{reg33, wire59})) : ((((8'hb0) ?
                              (8'ha7) : wire64) - {reg40, (8'ha4)}) ?
                          ($unsigned(reg56) >>> reg24[(4'ha):(4'ha)]) : (reg14 < wire59))) : $unsigned((|reg11[(2'h3):(1'h1)])));
              reg70 <= ($unsigned({reg34,
                      ($unsigned(wire63) == wire65[(4'ha):(3'h5)])}) ?
                  (+(wire18 | ((reg31 ? reg33 : (8'h9e)) ?
                      (~reg39) : (reg44 & reg24)))) : (reg22 ?
                      ({(reg27 ? wire59 : wire0), (+reg39)} ?
                          (+reg35) : (-(8'haf))) : (+$signed((reg40 || (8'ha1))))));
            end
          else
            begin
              reg67 <= $signed(($unsigned($signed(wire15[(2'h2):(1'h1)])) ~^ (8'hb0)));
            end
        end
      else
        begin
          reg67 <= $signed(reg9[(3'h6):(3'h4)]);
          reg68 <= $signed(((wire66[(1'h1):(1'h0)] >> (!(~wire61))) ^~ $signed(wire60[(1'h1):(1'h0)])));
          reg69 <= (reg23[(3'h5):(2'h2)] ?
              reg30 : (~($signed($unsigned(wire60)) - (wire8 ?
                  (+reg21) : {reg54, reg70}))));
          reg70 <= reg36[(2'h2):(1'h0)];
          reg71 <= wire61[(2'h3):(1'h0)];
        end
      reg72 <= ((8'hb6) && ($unsigned((|{reg53, reg30})) ?
          ((8'ha6) ?
              $signed(reg45) : $signed((wire0 ?
                  wire4 : reg28))) : $unsigned(reg29[(1'h0):(1'h0)])));
      reg73 <= reg24[(2'h3):(2'h3)];
      reg74 <= $unsigned((^$signed({(reg48 || reg71), (~wire0)})));
    end
endmodule
