Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a03cd5997f824e24b9bd993a3abeeaab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_n_bit_count_behav xil_defaultlib.TB_n_bit_count xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.n_bit_count
Compiling module xil_defaultlib.n_bit_count(N=2)
Compiling module xil_defaultlib.two_bit_count
Compiling module xil_defaultlib.n_bit_count(N=3)
Compiling module xil_defaultlib.three_bit_count
Compiling module xil_defaultlib.TB_n_bit_count
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_n_bit_count_behav
