
SKadkhodayanFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ebc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001224  0800806c  0800806c  0000906c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009290  08009290  0000b06c  2**0
                  CONTENTS
  4 .ARM          00000008  08009290  08009290  0000a290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009298  08009298  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009298  08009298  0000a298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800929c  0800929c  0000a29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080092a0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b06c  2**0
                  CONTENTS
 10 .bss          00025d54  2000006c  2000006c  0000b06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025dc0  20025dc0  0000b06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000162c2  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037d6  00000000  00000000  0002135e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015d8  00000000  00000000  00024b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010cf  00000000  00000000  00026110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028e17  00000000  00000000  000271df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c35a  00000000  00000000  0004fff6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ef74f  00000000  00000000  0006c350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015ba9f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000600c  00000000  00000000  0015bae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000081  00000000  00000000  00161af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008054 	.word	0x08008054

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	08008054 	.word	0x08008054

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <getScreenNum>:
static EXTI_HandleTypeDef LCDTouchIRQ;
void LCDTouchScreenInterruptGPIOInit(void);
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS

uint8_t getScreenNum() {
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0

	return screenNum;
 8000584:	4b03      	ldr	r3, [pc, #12]	@ (8000594 <getScreenNum+0x14>)
 8000586:	781b      	ldrb	r3, [r3, #0]
}
 8000588:	4618      	mov	r0, r3
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	20000088 	.word	0x20000088

08000598 <ApplicationInit>:

void ApplicationInit(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 800059c:	f002 fc1a 	bl	8002dd4 <initialise_monitor_handles>
    LTCD__Init();
 80005a0:	f000 f9c8 	bl	8000934 <LTCD__Init>
    LTCD_Layer_Init(0);
 80005a4:	2000      	movs	r0, #0
 80005a6:	f000 f985 	bl	80008b4 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 80005aa:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80005ae:	2000      	movs	r0, #0
 80005b0:	f000 fb1c 	bl	8000bec <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 80005b4:	f000 fbf2 	bl	8000d9c <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005b8:	4b03      	ldr	r3, [pc, #12]	@ (80005c8 <ApplicationInit+0x30>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	719a      	strb	r2, [r3, #6]

	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
 80005be:	f000 f805 	bl	80005cc <LCDTouchScreenInterruptGPIOInit>
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	2000008c 	.word	0x2000008c

080005cc <LCDTouchScreenInterruptGPIOInit>:

// TouchScreen Interrupt
#if TOUCH_INTERRUPT_ENABLED == 1

void LCDTouchScreenInterruptGPIOInit(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b086      	sub	sp, #24
 80005d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCDConfig = {0};
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]
    LCDConfig.Pin = GPIO_PIN_15;
 80005e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005e4:	607b      	str	r3, [r7, #4]
    LCDConfig.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005e6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80005ea:	60bb      	str	r3, [r7, #8]
    LCDConfig.Pull = GPIO_NOPULL;
 80005ec:	2300      	movs	r3, #0
 80005ee:	60fb      	str	r3, [r7, #12]
    LCDConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 80005f0:	2302      	movs	r3, #2
 80005f2:	613b      	str	r3, [r7, #16]

    // Clock enable
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f4:	2300      	movs	r3, #0
 80005f6:	603b      	str	r3, [r7, #0]
 80005f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000630 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fc:	4a0c      	ldr	r2, [pc, #48]	@ (8000630 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005fe:	f043 0301 	orr.w	r3, r3, #1
 8000602:	6313      	str	r3, [r2, #48]	@ 0x30
 8000604:	4b0a      	ldr	r3, [pc, #40]	@ (8000630 <LCDTouchScreenInterruptGPIOInit+0x64>)
 8000606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000608:	f003 0301 	and.w	r3, r3, #1
 800060c:	603b      	str	r3, [r7, #0]
 800060e:	683b      	ldr	r3, [r7, #0]

    // GPIO Init
    HAL_GPIO_Init(GPIOA, &LCDConfig);
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	4619      	mov	r1, r3
 8000614:	4807      	ldr	r0, [pc, #28]	@ (8000634 <LCDTouchScreenInterruptGPIOInit+0x68>)
 8000616:	f003 fa85 	bl	8003b24 <HAL_GPIO_Init>

    // Interrupt Configuration
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800061a:	2028      	movs	r0, #40	@ 0x28
 800061c:	f003 fa33 	bl	8003a86 <HAL_NVIC_EnableIRQ>

	LCDTouchIRQ.Line = EXTI_LINE_15;
 8000620:	4b05      	ldr	r3, [pc, #20]	@ (8000638 <LCDTouchScreenInterruptGPIOInit+0x6c>)
 8000622:	4a06      	ldr	r2, [pc, #24]	@ (800063c <LCDTouchScreenInterruptGPIOInit+0x70>)
 8000624:	601a      	str	r2, [r3, #0]

}
 8000626:	bf00      	nop
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40023800 	.word	0x40023800
 8000634:	40020000 	.word	0x40020000
 8000638:	20000094 	.word	0x20000094
 800063c:	0600000f 	.word	0x0600000f

08000640 <EXTI15_10_IRQHandler>:
#define TOUCH_DETECTED_IRQ_STATUS_BIT   (1 << 0)  // Touchscreen detected bitmask

static uint8_t statusFlag;

void EXTI15_10_IRQHandler()
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); // May consider making this a universial interrupt guard
 8000646:	2028      	movs	r0, #40	@ 0x28
 8000648:	f003 fa2b 	bl	8003aa2 <HAL_NVIC_DisableIRQ>
	bool isTouchDetected = false;
 800064c:	2300      	movs	r3, #0
 800064e:	71fb      	strb	r3, [r7, #7]

	static uint32_t count;
	count = 0;
 8000650:	4b30      	ldr	r3, [pc, #192]	@ (8000714 <EXTI15_10_IRQHandler+0xd4>)
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
	while(count == 0){
 8000656:	e006      	b.n	8000666 <EXTI15_10_IRQHandler+0x26>
		count = STMPE811_Read(STMPE811_FIFO_SIZE);
 8000658:	204c      	movs	r0, #76	@ 0x4c
 800065a:	f002 fa52 	bl	8002b02 <STMPE811_Read>
 800065e:	4603      	mov	r3, r0
 8000660:	461a      	mov	r2, r3
 8000662:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <EXTI15_10_IRQHandler+0xd4>)
 8000664:	601a      	str	r2, [r3, #0]
	while(count == 0){
 8000666:	4b2b      	ldr	r3, [pc, #172]	@ (8000714 <EXTI15_10_IRQHandler+0xd4>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d0f4      	beq.n	8000658 <EXTI15_10_IRQHandler+0x18>
	}

	// Disable touch interrupt bit on the STMPE811
	uint8_t currentIRQEnables = ReadRegisterFromTouchModule(STMPE811_INT_EN);
 800066e:	200a      	movs	r0, #10
 8000670:	f000 fb9f 	bl	8000db2 <ReadRegisterFromTouchModule>
 8000674:	4603      	mov	r3, r0
 8000676:	71bb      	strb	r3, [r7, #6]
	WriteDataToTouchModule(STMPE811_INT_EN, 0x00);
 8000678:	2100      	movs	r1, #0
 800067a:	200a      	movs	r0, #10
 800067c:	f000 fba7 	bl	8000dce <WriteDataToTouchModule>

	// Clear the interrupt bit in the STMPE811
	statusFlag = ReadRegisterFromTouchModule(STMPE811_INT_STA);
 8000680:	200b      	movs	r0, #11
 8000682:	f000 fb96 	bl	8000db2 <ReadRegisterFromTouchModule>
 8000686:	4603      	mov	r3, r0
 8000688:	461a      	mov	r2, r3
 800068a:	4b23      	ldr	r3, [pc, #140]	@ (8000718 <EXTI15_10_IRQHandler+0xd8>)
 800068c:	701a      	strb	r2, [r3, #0]
	uint8_t clearIRQData = (statusFlag | TOUCH_DETECTED_IRQ_STATUS_BIT); // Write one to clear bit
 800068e:	4b22      	ldr	r3, [pc, #136]	@ (8000718 <EXTI15_10_IRQHandler+0xd8>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	f043 0301 	orr.w	r3, r3, #1
 8000696:	717b      	strb	r3, [r7, #5]
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000698:	797b      	ldrb	r3, [r7, #5]
 800069a:	4619      	mov	r1, r3
 800069c:	200b      	movs	r0, #11
 800069e:	f000 fb96 	bl	8000dce <WriteDataToTouchModule>

	uint8_t ctrlReg = ReadRegisterFromTouchModule(STMPE811_TSC_CTRL);
 80006a2:	2040      	movs	r0, #64	@ 0x40
 80006a4:	f000 fb85 	bl	8000db2 <ReadRegisterFromTouchModule>
 80006a8:	4603      	mov	r3, r0
 80006aa:	713b      	strb	r3, [r7, #4]
	if (ctrlReg & 0x80)
 80006ac:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	da01      	bge.n	80006b8 <EXTI15_10_IRQHandler+0x78>
	{
		isTouchDetected = true;
 80006b4:	2301      	movs	r3, #1
 80006b6:	71fb      	strb	r3, [r7, #7]
	}

	// Determine if it is pressed or unpressed
	if(isTouchDetected) // Touch has been detected
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d009      	beq.n	80006d2 <EXTI15_10_IRQHandler+0x92>
		//DetermineTouchPosition(&StaticTouchData);
		/* Touch valid */
		//printf("\nX: %03d\nY: %03d \n", StaticTouchData.x, StaticTouchData.y);
		//LCD_Clear(0, LCD_COLOR_RED);

		screenNum = !screenNum;
 80006be:	4b17      	ldr	r3, [pc, #92]	@ (800071c <EXTI15_10_IRQHandler+0xdc>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	bf0c      	ite	eq
 80006c6:	2301      	moveq	r3, #1
 80006c8:	2300      	movne	r3, #0
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	461a      	mov	r2, r3
 80006ce:	4b13      	ldr	r3, [pc, #76]	@ (800071c <EXTI15_10_IRQHandler+0xdc>)
 80006d0:	701a      	strb	r2, [r3, #0]
		/* Touch not pressed */
		//printf("\nNot pressed \n");
		//LCD_Clear(0, LCD_COLOR_GREEN);
	}

	STMPE811_Write(STMPE811_FIFO_STA, 0x01);
 80006d2:	2101      	movs	r1, #1
 80006d4:	204b      	movs	r0, #75	@ 0x4b
 80006d6:	f002 fa25 	bl	8002b24 <STMPE811_Write>
	STMPE811_Write(STMPE811_FIFO_STA, 0x00);
 80006da:	2100      	movs	r1, #0
 80006dc:	204b      	movs	r0, #75	@ 0x4b
 80006de:	f002 fa21 	bl	8002b24 <STMPE811_Write>

	// Re-enable IRQs
    WriteDataToTouchModule(STMPE811_INT_EN, currentIRQEnables);
 80006e2:	79bb      	ldrb	r3, [r7, #6]
 80006e4:	4619      	mov	r1, r3
 80006e6:	200a      	movs	r0, #10
 80006e8:	f000 fb71 	bl	8000dce <WriteDataToTouchModule>
	HAL_EXTI_ClearPending(&LCDTouchIRQ, EXTI_TRIGGER_RISING_FALLING);
 80006ec:	2103      	movs	r1, #3
 80006ee:	480c      	ldr	r0, [pc, #48]	@ (8000720 <EXTI15_10_IRQHandler+0xe0>)
 80006f0:	f003 fa00 	bl	8003af4 <HAL_EXTI_ClearPending>

	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 80006f4:	2028      	movs	r0, #40	@ 0x28
 80006f6:	f003 f9ee 	bl	8003ad6 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006fa:	2028      	movs	r0, #40	@ 0x28
 80006fc:	f003 f9c3 	bl	8003a86 <HAL_NVIC_EnableIRQ>

	//Potential ERRATA? Clearing IRQ bit again due to an IRQ being triggered DURING the handling of this IRQ..
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000700:	797b      	ldrb	r3, [r7, #5]
 8000702:	4619      	mov	r1, r3
 8000704:	200b      	movs	r0, #11
 8000706:	f000 fb62 	bl	8000dce <WriteDataToTouchModule>

}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200000a0 	.word	0x200000a0
 8000718:	2000009c 	.word	0x2000009c
 800071c:	20000088 	.word	0x20000088
 8000720:	20000094 	.word	0x20000094

08000724 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08c      	sub	sp, #48	@ 0x30
 8000728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	61bb      	str	r3, [r7, #24]
 800072e:	4b5a      	ldr	r3, [pc, #360]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000732:	4a59      	ldr	r2, [pc, #356]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000734:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000738:	6453      	str	r3, [r2, #68]	@ 0x44
 800073a:	4b57      	ldr	r3, [pc, #348]	@ (8000898 <LCD_GPIO_Init+0x174>)
 800073c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800073e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000742:	61bb      	str	r3, [r7, #24]
 8000744:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
 800074a:	4b53      	ldr	r3, [pc, #332]	@ (8000898 <LCD_GPIO_Init+0x174>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	4a52      	ldr	r2, [pc, #328]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	6313      	str	r3, [r2, #48]	@ 0x30
 8000756:	4b50      	ldr	r3, [pc, #320]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	617b      	str	r3, [r7, #20]
 8000760:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
 8000766:	4b4c      	ldr	r3, [pc, #304]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a4b      	ldr	r2, [pc, #300]	@ (8000898 <LCD_GPIO_Init+0x174>)
 800076c:	f043 0302 	orr.w	r3, r3, #2
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
 8000772:	4b49      	ldr	r3, [pc, #292]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	f003 0302 	and.w	r3, r3, #2
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	4b45      	ldr	r3, [pc, #276]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a44      	ldr	r2, [pc, #272]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000788:	f043 0304 	orr.w	r3, r3, #4
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b42      	ldr	r3, [pc, #264]	@ (8000898 <LCD_GPIO_Init+0x174>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0304 	and.w	r3, r3, #4
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	4b3e      	ldr	r3, [pc, #248]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	4a3d      	ldr	r2, [pc, #244]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007a4:	f043 0308 	orr.w	r3, r3, #8
 80007a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007aa:	4b3b      	ldr	r3, [pc, #236]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	f003 0308 	and.w	r3, r3, #8
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	4b37      	ldr	r3, [pc, #220]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	4a36      	ldr	r2, [pc, #216]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007c0:	f043 0320 	orr.w	r3, r3, #32
 80007c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c6:	4b34      	ldr	r3, [pc, #208]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	f003 0320 	and.w	r3, r3, #32
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	603b      	str	r3, [r7, #0]
 80007d6:	4b30      	ldr	r3, [pc, #192]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	4a2f      	ldr	r2, [pc, #188]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000898 <LCD_GPIO_Init+0x174>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007ea:	603b      	str	r3, [r7, #0]
 80007ec:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80007ee:	f641 0358 	movw	r3, #6232	@ 0x1858
 80007f2:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80007f4:	2302      	movs	r3, #2
 80007f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80007fc:	2302      	movs	r3, #2
 80007fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000800:	230e      	movs	r3, #14
 8000802:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000804:	f107 031c 	add.w	r3, r7, #28
 8000808:	4619      	mov	r1, r3
 800080a:	4824      	ldr	r0, [pc, #144]	@ (800089c <LCD_GPIO_Init+0x178>)
 800080c:	f003 f98a 	bl	8003b24 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000810:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000814:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	4619      	mov	r1, r3
 800081c:	4820      	ldr	r0, [pc, #128]	@ (80008a0 <LCD_GPIO_Init+0x17c>)
 800081e:	f003 f981 	bl	8003b24 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000822:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000826:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000828:	f107 031c 	add.w	r3, r7, #28
 800082c:	4619      	mov	r1, r3
 800082e:	481d      	ldr	r0, [pc, #116]	@ (80008a4 <LCD_GPIO_Init+0x180>)
 8000830:	f003 f978 	bl	8003b24 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000834:	2348      	movs	r3, #72	@ 0x48
 8000836:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000838:	f107 031c 	add.w	r3, r7, #28
 800083c:	4619      	mov	r1, r3
 800083e:	481a      	ldr	r0, [pc, #104]	@ (80008a8 <LCD_GPIO_Init+0x184>)
 8000840:	f003 f970 	bl	8003b24 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000848:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800084a:	f107 031c 	add.w	r3, r7, #28
 800084e:	4619      	mov	r1, r3
 8000850:	4816      	ldr	r0, [pc, #88]	@ (80008ac <LCD_GPIO_Init+0x188>)
 8000852:	f003 f967 	bl	8003b24 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000856:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800085a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	4813      	ldr	r0, [pc, #76]	@ (80008b0 <LCD_GPIO_Init+0x18c>)
 8000864:	f003 f95e 	bl	8003b24 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000868:	2303      	movs	r3, #3
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 800086c:	2309      	movs	r3, #9
 800086e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000870:	f107 031c 	add.w	r3, r7, #28
 8000874:	4619      	mov	r1, r3
 8000876:	480a      	ldr	r0, [pc, #40]	@ (80008a0 <LCD_GPIO_Init+0x17c>)
 8000878:	f003 f954 	bl	8003b24 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 800087c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000880:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000882:	f107 031c 	add.w	r3, r7, #28
 8000886:	4619      	mov	r1, r3
 8000888:	4809      	ldr	r0, [pc, #36]	@ (80008b0 <LCD_GPIO_Init+0x18c>)
 800088a:	f003 f94b 	bl	8003b24 <HAL_GPIO_Init>
}
 800088e:	bf00      	nop
 8000890:	3730      	adds	r7, #48	@ 0x30
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800
 800089c:	40020000 	.word	0x40020000
 80008a0:	40020400 	.word	0x40020400
 80008a4:	40020800 	.word	0x40020800
 80008a8:	40020c00 	.word	0x40020c00
 80008ac:	40021400 	.word	0x40021400
 80008b0:	40021800 	.word	0x40021800

080008b4 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b090      	sub	sp, #64	@ 0x40
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 80008c2:	23f0      	movs	r3, #240	@ 0xf0
 80008c4:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80008c6:	2300      	movs	r3, #0
 80008c8:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80008ca:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80008ce:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 80008d0:	2302      	movs	r3, #2
 80008d2:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 80008d4:	23ff      	movs	r3, #255	@ 0xff
 80008d6:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80008dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80008e2:	2305      	movs	r3, #5
 80008e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d101      	bne.n	80008f0 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <LTCD_Layer_Init+0x78>)
 80008ee:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 80008f0:	23f0      	movs	r3, #240	@ 0xf0
 80008f2:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 80008f4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80008f8:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 800090c:	79fa      	ldrb	r2, [r7, #7]
 800090e:	f107 030c 	add.w	r3, r7, #12
 8000912:	4619      	mov	r1, r3
 8000914:	4806      	ldr	r0, [pc, #24]	@ (8000930 <LTCD_Layer_Init+0x7c>)
 8000916:	f004 fd47 	bl	80053a8 <HAL_LTDC_ConfigLayer>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000920:	f000 fa36 	bl	8000d90 <LCD_Error_Handler>
	}
}
 8000924:	bf00      	nop
 8000926:	3740      	adds	r7, #64	@ 0x40
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000180 	.word	0x20000180
 8000930:	200000a4 	.word	0x200000a4

08000934 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000938:	4b2a      	ldr	r3, [pc, #168]	@ (80009e4 <LTCD__Init+0xb0>)
 800093a:	4a2b      	ldr	r2, [pc, #172]	@ (80009e8 <LTCD__Init+0xb4>)
 800093c:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 800093e:	4b29      	ldr	r3, [pc, #164]	@ (80009e4 <LTCD__Init+0xb0>)
 8000940:	2209      	movs	r2, #9
 8000942:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000944:	4b27      	ldr	r3, [pc, #156]	@ (80009e4 <LTCD__Init+0xb0>)
 8000946:	2201      	movs	r2, #1
 8000948:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 800094a:	4b26      	ldr	r3, [pc, #152]	@ (80009e4 <LTCD__Init+0xb0>)
 800094c:	221d      	movs	r2, #29
 800094e:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000950:	4b24      	ldr	r3, [pc, #144]	@ (80009e4 <LTCD__Init+0xb0>)
 8000952:	2203      	movs	r2, #3
 8000954:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000956:	4b23      	ldr	r3, [pc, #140]	@ (80009e4 <LTCD__Init+0xb0>)
 8000958:	f240 120d 	movw	r2, #269	@ 0x10d
 800095c:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 800095e:	4b21      	ldr	r3, [pc, #132]	@ (80009e4 <LTCD__Init+0xb0>)
 8000960:	f240 1243 	movw	r2, #323	@ 0x143
 8000964:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000966:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <LTCD__Init+0xb0>)
 8000968:	f240 1217 	movw	r2, #279	@ 0x117
 800096c:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 800096e:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <LTCD__Init+0xb0>)
 8000970:	f240 1247 	movw	r2, #327	@ 0x147
 8000974:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000976:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <LTCD__Init+0xb0>)
 8000978:	2200      	movs	r2, #0
 800097a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 800097e:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <LTCD__Init+0xb0>)
 8000980:	2200      	movs	r2, #0
 8000982:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000986:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <LTCD__Init+0xb0>)
 8000988:	2200      	movs	r2, #0
 800098a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800098e:	4b17      	ldr	r3, [pc, #92]	@ (80009ec <LTCD__Init+0xb8>)
 8000990:	2208      	movs	r2, #8
 8000992:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000994:	4b15      	ldr	r3, [pc, #84]	@ (80009ec <LTCD__Init+0xb8>)
 8000996:	22c0      	movs	r2, #192	@ 0xc0
 8000998:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800099a:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <LTCD__Init+0xb8>)
 800099c:	2204      	movs	r2, #4
 800099e:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80009a0:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <LTCD__Init+0xb8>)
 80009a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80009a6:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80009a8:	4810      	ldr	r0, [pc, #64]	@ (80009ec <LTCD__Init+0xb8>)
 80009aa:	f005 fb57 	bl	800605c <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80009ae:	4b0d      	ldr	r3, [pc, #52]	@ (80009e4 <LTCD__Init+0xb0>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80009b4:	4b0b      	ldr	r3, [pc, #44]	@ (80009e4 <LTCD__Init+0xb0>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80009ba:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <LTCD__Init+0xb0>)
 80009bc:	2200      	movs	r2, #0
 80009be:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80009c0:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <LTCD__Init+0xb0>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80009c6:	f7ff fead 	bl	8000724 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80009ca:	4806      	ldr	r0, [pc, #24]	@ (80009e4 <LTCD__Init+0xb0>)
 80009cc:	f004 fc1c 	bl	8005208 <HAL_LTDC_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 80009d6:	f000 f9db 	bl	8000d90 <LCD_Error_Handler>
	 }

	ili9341_Init();
 80009da:	f000 fb2d 	bl	8001038 <ili9341_Init>
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	200000a4 	.word	0x200000a4
 80009e8:	40016800 	.word	0x40016800
 80009ec:	2000014c 	.word	0x2000014c

080009f0 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	80fb      	strh	r3, [r7, #6]
 80009fa:	460b      	mov	r3, r1
 80009fc:	80bb      	strh	r3, [r7, #4]
 80009fe:	4613      	mov	r3, r2
 8000a00:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8000a02:	88ba      	ldrh	r2, [r7, #4]
 8000a04:	4613      	mov	r3, r2
 8000a06:	011b      	lsls	r3, r3, #4
 8000a08:	1a9b      	subs	r3, r3, r2
 8000a0a:	011b      	lsls	r3, r3, #4
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	88fb      	ldrh	r3, [r7, #6]
 8000a10:	4413      	add	r3, r2
 8000a12:	4905      	ldr	r1, [pc, #20]	@ (8000a28 <LCD_Draw_Pixel+0x38>)
 8000a14:	887a      	ldrh	r2, [r7, #2]
 8000a16:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	20000180 	.word	0x20000180

08000a2c <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4604      	mov	r4, r0
 8000a34:	4608      	mov	r0, r1
 8000a36:	4611      	mov	r1, r2
 8000a38:	461a      	mov	r2, r3
 8000a3a:	4623      	mov	r3, r4
 8000a3c:	80fb      	strh	r3, [r7, #6]
 8000a3e:	4603      	mov	r3, r0
 8000a40:	80bb      	strh	r3, [r7, #4]
 8000a42:	460b      	mov	r3, r1
 8000a44:	807b      	strh	r3, [r7, #2]
 8000a46:	4613      	mov	r3, r2
 8000a48:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 8000a4a:	887b      	ldrh	r3, [r7, #2]
 8000a4c:	425b      	negs	r3, r3
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	81fb      	strh	r3, [r7, #14]
 8000a52:	e034      	b.n	8000abe <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8000a54:	887b      	ldrh	r3, [r7, #2]
 8000a56:	425b      	negs	r3, r3
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	81bb      	strh	r3, [r7, #12]
 8000a5c:	e024      	b.n	8000aa8 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8000a5e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a62:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000a66:	fb03 f202 	mul.w	r2, r3, r2
 8000a6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a6e:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8000a72:	fb01 f303 	mul.w	r3, r1, r3
 8000a76:	441a      	add	r2, r3
 8000a78:	887b      	ldrh	r3, [r7, #2]
 8000a7a:	8879      	ldrh	r1, [r7, #2]
 8000a7c:	fb01 f303 	mul.w	r3, r1, r3
 8000a80:	429a      	cmp	r2, r3
 8000a82:	dc0b      	bgt.n	8000a9c <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8000a84:	89ba      	ldrh	r2, [r7, #12]
 8000a86:	88fb      	ldrh	r3, [r7, #6]
 8000a88:	4413      	add	r3, r2
 8000a8a:	b298      	uxth	r0, r3
 8000a8c:	89fa      	ldrh	r2, [r7, #14]
 8000a8e:	88bb      	ldrh	r3, [r7, #4]
 8000a90:	4413      	add	r3, r2
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	883a      	ldrh	r2, [r7, #0]
 8000a96:	4619      	mov	r1, r3
 8000a98:	f7ff ffaa 	bl	80009f0 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8000a9c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	3301      	adds	r3, #1
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	81bb      	strh	r3, [r7, #12]
 8000aa8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000aac:	887b      	ldrh	r3, [r7, #2]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	ddd5      	ble.n	8000a5e <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8000ab2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ab6:	b29b      	uxth	r3, r3
 8000ab8:	3301      	adds	r3, #1
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	81fb      	strh	r3, [r7, #14]
 8000abe:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000ac2:	887b      	ldrh	r3, [r7, #2]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	ddc5      	ble.n	8000a54 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8000ac8:	bf00      	nop
 8000aca:	bf00      	nop
 8000acc:	3714      	adds	r7, #20
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd90      	pop	{r4, r7, pc}

08000ad2 <LCD_Draw_Circle_NoFill>:

void LCD_Draw_Circle_NoFill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t thickness, uint16_t color) {
 8000ad2:	b590      	push	{r4, r7, lr}
 8000ad4:	b085      	sub	sp, #20
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	4604      	mov	r4, r0
 8000ada:	4608      	mov	r0, r1
 8000adc:	4611      	mov	r1, r2
 8000ade:	461a      	mov	r2, r3
 8000ae0:	4623      	mov	r3, r4
 8000ae2:	80fb      	strh	r3, [r7, #6]
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	80bb      	strh	r3, [r7, #4]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	807b      	strh	r3, [r7, #2]
 8000aec:	4613      	mov	r3, r2
 8000aee:	803b      	strh	r3, [r7, #0]
    // Ensure that the thickness doesn't exceed the radius
    if (thickness >= radius) return;
 8000af0:	883a      	ldrh	r2, [r7, #0]
 8000af2:	887b      	ldrh	r3, [r7, #2]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d24d      	bcs.n	8000b94 <LCD_Draw_Circle_NoFill+0xc2>

    // Draw the ring-like circle with specified thickness
    for (int16_t y = -radius; y <= radius; y++) {
 8000af8:	887b      	ldrh	r3, [r7, #2]
 8000afa:	425b      	negs	r3, r3
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	81fb      	strh	r3, [r7, #14]
 8000b00:	e042      	b.n	8000b88 <LCD_Draw_Circle_NoFill+0xb6>

        for (int16_t x = -radius; x <= radius; x++) {
 8000b02:	887b      	ldrh	r3, [r7, #2]
 8000b04:	425b      	negs	r3, r3
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	81bb      	strh	r3, [r7, #12]
 8000b0a:	e032      	b.n	8000b72 <LCD_Draw_Circle_NoFill+0xa0>

            // Calculate distance squared from the center
            int16_t distanceSquared = x * x + y * y;
 8000b0c:	89ba      	ldrh	r2, [r7, #12]
 8000b0e:	89bb      	ldrh	r3, [r7, #12]
 8000b10:	fb12 f303 	smulbb	r3, r2, r3
 8000b14:	b29a      	uxth	r2, r3
 8000b16:	89f9      	ldrh	r1, [r7, #14]
 8000b18:	89fb      	ldrh	r3, [r7, #14]
 8000b1a:	fb11 f303 	smulbb	r3, r1, r3
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	4413      	add	r3, r2
 8000b22:	b29b      	uxth	r3, r3
 8000b24:	817b      	strh	r3, [r7, #10]

            // Draw pixels in the ring area: between (radius-thickness)^2 and radius^2
            if (distanceSquared >= (radius - thickness) * (radius - thickness) && distanceSquared <= radius * radius) {
 8000b26:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000b2a:	8879      	ldrh	r1, [r7, #2]
 8000b2c:	883b      	ldrh	r3, [r7, #0]
 8000b2e:	1acb      	subs	r3, r1, r3
 8000b30:	8878      	ldrh	r0, [r7, #2]
 8000b32:	8839      	ldrh	r1, [r7, #0]
 8000b34:	1a41      	subs	r1, r0, r1
 8000b36:	fb01 f303 	mul.w	r3, r1, r3
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	db13      	blt.n	8000b66 <LCD_Draw_Circle_NoFill+0x94>
 8000b3e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000b42:	887b      	ldrh	r3, [r7, #2]
 8000b44:	8879      	ldrh	r1, [r7, #2]
 8000b46:	fb01 f303 	mul.w	r3, r1, r3
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	dc0b      	bgt.n	8000b66 <LCD_Draw_Circle_NoFill+0x94>

                LCD_Draw_Pixel(x + Xpos, y + Ypos, color);
 8000b4e:	89ba      	ldrh	r2, [r7, #12]
 8000b50:	88fb      	ldrh	r3, [r7, #6]
 8000b52:	4413      	add	r3, r2
 8000b54:	b298      	uxth	r0, r3
 8000b56:	89fa      	ldrh	r2, [r7, #14]
 8000b58:	88bb      	ldrh	r3, [r7, #4]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	8c3a      	ldrh	r2, [r7, #32]
 8000b60:	4619      	mov	r1, r3
 8000b62:	f7ff ff45 	bl	80009f0 <LCD_Draw_Pixel>
        for (int16_t x = -radius; x <= radius; x++) {
 8000b66:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	81bb      	strh	r3, [r7, #12]
 8000b72:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000b76:	887b      	ldrh	r3, [r7, #2]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	ddc7      	ble.n	8000b0c <LCD_Draw_Circle_NoFill+0x3a>
    for (int16_t y = -radius; y <= radius; y++) {
 8000b7c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	3301      	adds	r3, #1
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	81fb      	strh	r3, [r7, #14]
 8000b88:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	ddb7      	ble.n	8000b02 <LCD_Draw_Circle_NoFill+0x30>
 8000b92:	e000      	b.n	8000b96 <LCD_Draw_Circle_NoFill+0xc4>
    if (thickness >= radius) return;
 8000b94:	bf00      	nop
            }
        }
    }
}
 8000b96:	3714      	adds	r7, #20
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd90      	pop	{r4, r7, pc}

08000b9c <LCD_Draw_Horizontal_Line>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000b9c:	b590      	push	{r4, r7, lr}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4623      	mov	r3, r4
 8000bac:	80fb      	strh	r3, [r7, #6]
 8000bae:	4603      	mov	r3, r0
 8000bb0:	80bb      	strh	r3, [r7, #4]
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	807b      	strh	r3, [r7, #2]
 8000bb6:	4613      	mov	r3, r2
 8000bb8:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000bba:	2300      	movs	r3, #0
 8000bbc:	81fb      	strh	r3, [r7, #14]
 8000bbe:	e00b      	b.n	8000bd8 <LCD_Draw_Horizontal_Line+0x3c>
  {
	  LCD_Draw_Pixel(i+x, y, color);
 8000bc0:	89fa      	ldrh	r2, [r7, #14]
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	883a      	ldrh	r2, [r7, #0]
 8000bca:	88b9      	ldrh	r1, [r7, #4]
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff ff0f 	bl	80009f0 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000bd2:	89fb      	ldrh	r3, [r7, #14]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	81fb      	strh	r3, [r7, #14]
 8000bd8:	89fa      	ldrh	r2, [r7, #14]
 8000bda:	887b      	ldrh	r3, [r7, #2]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d3ef      	bcc.n	8000bc0 <LCD_Draw_Horizontal_Line+0x24>
  }
}
 8000be0:	bf00      	nop
 8000be2:	bf00      	nop
 8000be4:	3714      	adds	r7, #20
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd90      	pop	{r4, r7, pc}
	...

08000bec <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	460a      	mov	r2, r1
 8000bf6:	71fb      	strb	r3, [r7, #7]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d10e      	bne.n	8000c20 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	e007      	b.n	8000c18 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000c08:	4908      	ldr	r1, [pc, #32]	@ (8000c2c <LCD_Clear+0x40>)
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	88ba      	ldrh	r2, [r7, #4]
 8000c0e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	3301      	adds	r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000c1e:	d3f3      	bcc.n	8000c08 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	20000180 	.word	0x20000180

08000c30 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000c3a:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <LCD_SetTextColor+0x1c>)
 8000c3c:	88fb      	ldrh	r3, [r7, #6]
 8000c3e:	8013      	strh	r3, [r2, #0]
}
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	20000000 	.word	0x20000000

08000c50 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000c58:	4a04      	ldr	r2, [pc, #16]	@ (8000c6c <LCD_SetFont+0x1c>)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6013      	str	r3, [r2, #0]
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	2000017c 	.word	0x2000017c

08000c70 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	603a      	str	r2, [r7, #0]
 8000c7a:	80fb      	strh	r3, [r7, #6]
 8000c7c:	460b      	mov	r3, r1
 8000c7e:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	2300      	movs	r3, #0
 8000c86:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	e04c      	b.n	8000d28 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	e03f      	b.n	8000d14 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	683a      	ldr	r2, [r7, #0]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	881b      	ldrh	r3, [r3, #0]
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4b27      	ldr	r3, [pc, #156]	@ (8000d40 <LCD_Draw_Char+0xd0>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	889b      	ldrh	r3, [r3, #4]
 8000ca6:	4a27      	ldr	r2, [pc, #156]	@ (8000d44 <LCD_Draw_Char+0xd4>)
 8000ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8000cac:	08db      	lsrs	r3, r3, #3
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	00db      	lsls	r3, r3, #3
 8000cb2:	2280      	movs	r2, #128	@ 0x80
 8000cb4:	409a      	lsls	r2, r3
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	fa42 f303 	asr.w	r3, r2, r3
 8000cbc:	400b      	ands	r3, r1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d104      	bne.n	8000ccc <LCD_Draw_Char+0x5c>
 8000cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d40 <LCD_Draw_Char+0xd0>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	889b      	ldrh	r3, [r3, #4]
 8000cc8:	2b0c      	cmp	r3, #12
 8000cca:	d920      	bls.n	8000d0e <LCD_Draw_Char+0x9e>
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	683a      	ldr	r2, [r7, #0]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	881b      	ldrh	r3, [r3, #0]
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	fa42 f303 	asr.w	r3, r2, r3
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d104      	bne.n	8000cf0 <LCD_Draw_Char+0x80>
 8000ce6:	4b16      	ldr	r3, [pc, #88]	@ (8000d40 <LCD_Draw_Char+0xd0>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	889b      	ldrh	r3, [r3, #4]
 8000cec:	2b0c      	cmp	r3, #12
 8000cee:	d80e      	bhi.n	8000d0e <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	b29a      	uxth	r2, r3
 8000cf4:	88fb      	ldrh	r3, [r7, #6]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	b298      	uxth	r0, r3
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	b29a      	uxth	r2, r3
 8000cfe:	88bb      	ldrh	r3, [r7, #4]
 8000d00:	4413      	add	r3, r2
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	4a10      	ldr	r2, [pc, #64]	@ (8000d48 <LCD_Draw_Char+0xd8>)
 8000d06:	8812      	ldrh	r2, [r2, #0]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f7ff fe71 	bl	80009f0 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	3301      	adds	r3, #1
 8000d12:	60bb      	str	r3, [r7, #8]
 8000d14:	4b0a      	ldr	r3, [pc, #40]	@ (8000d40 <LCD_Draw_Char+0xd0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	889b      	ldrh	r3, [r3, #4]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d3b8      	bcc.n	8000c94 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	3301      	adds	r3, #1
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <LCD_Draw_Char+0xd0>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	88db      	ldrh	r3, [r3, #6]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d3ab      	bcc.n	8000c8e <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000d36:	bf00      	nop
 8000d38:	bf00      	nop
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	2000017c 	.word	0x2000017c
 8000d44:	aaaaaaab 	.word	0xaaaaaaab
 8000d48:	20000000 	.word	0x20000000

08000d4c <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	80fb      	strh	r3, [r7, #6]
 8000d56:	460b      	mov	r3, r1
 8000d58:	80bb      	strh	r3, [r7, #4]
 8000d5a:	4613      	mov	r3, r2
 8000d5c:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000d5e:	78fb      	ldrb	r3, [r7, #3]
 8000d60:	3b20      	subs	r3, #32
 8000d62:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000d64:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <LCD_DisplayChar+0x40>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	78fb      	ldrb	r3, [r7, #3]
 8000d6c:	4907      	ldr	r1, [pc, #28]	@ (8000d8c <LCD_DisplayChar+0x40>)
 8000d6e:	6809      	ldr	r1, [r1, #0]
 8000d70:	88c9      	ldrh	r1, [r1, #6]
 8000d72:	fb01 f303 	mul.w	r3, r1, r3
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	441a      	add	r2, r3
 8000d7a:	88b9      	ldrh	r1, [r7, #4]
 8000d7c:	88fb      	ldrh	r3, [r7, #6]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff ff76 	bl	8000c70 <LCD_Draw_Char>
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	2000017c 	.word	0x2000017c

08000d90 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d94:	b672      	cpsid	i
}
 8000d96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <LCD_Error_Handler+0x8>

08000d9c <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000da0:	f001 fde8 	bl	8002974 <STMPE811_Init>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d001      	beq.n	8000dae <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000daa:	bf00      	nop
 8000dac:	e7fd      	b.n	8000daa <InitializeLCDTouch+0xe>
  }
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <ReadRegisterFromTouchModule>:
{
	STMPE811_DetermineTouchPosition(touchStruct);
}

uint8_t ReadRegisterFromTouchModule(uint8_t RegToRead)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b082      	sub	sp, #8
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	4603      	mov	r3, r0
 8000dba:	71fb      	strb	r3, [r7, #7]
	return STMPE811_Read(RegToRead);
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f001 fe9f 	bl	8002b02 <STMPE811_Read>
 8000dc4:	4603      	mov	r3, r0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <WriteDataToTouchModule>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b082      	sub	sp, #8
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	460a      	mov	r2, r1
 8000dd8:	71fb      	strb	r3, [r7, #7]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	71bb      	strb	r3, [r7, #6]
	STMPE811_Write(RegToWrite, writeData);
 8000dde:	79ba      	ldrb	r2, [r7, #6]
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	4611      	mov	r1, r2
 8000de4:	4618      	mov	r0, r3
 8000de6:	f001 fe9d 	bl	8002b24 <STMPE811_Write>
}
 8000dea:	bf00      	nop
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <displayMovementBase>:
 */

#include "diagnosticsScreen.h"
#include "stdio.h"

void displayMovementBase() {
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b082      	sub	sp, #8
 8000df6:	af02      	add	r7, sp, #8
	LCD_Clear(0,LCD_COLOR_WHITE);
 8000df8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	f7ff fef5 	bl	8000bec <LCD_Clear>
	//LCD_Draw_Circle_Fill(120, 80, 50, LCD_COLOR_BLACK);
	//LCD_Draw_Circle_Fill(120, 80, 47, LCD_COLOR_WHITE);
	LCD_Draw_Circle_NoFill(120, 80, 50, 3, LCD_COLOR_BLACK);
 8000e02:	2300      	movs	r3, #0
 8000e04:	9300      	str	r3, [sp, #0]
 8000e06:	2303      	movs	r3, #3
 8000e08:	2232      	movs	r2, #50	@ 0x32
 8000e0a:	2150      	movs	r1, #80	@ 0x50
 8000e0c:	2078      	movs	r0, #120	@ 0x78
 8000e0e:	f7ff fe60 	bl	8000ad2 <LCD_Draw_Circle_NoFill>
	LCD_Draw_Horizontal_Line(0, 155, 240, LCD_COLOR_BLACK);
 8000e12:	2300      	movs	r3, #0
 8000e14:	22f0      	movs	r2, #240	@ 0xf0
 8000e16:	219b      	movs	r1, #155	@ 0x9b
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f7ff febf 	bl	8000b9c <LCD_Draw_Horizontal_Line>
}
 8000e1e:	bf00      	nop
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <displayCurrentMove>:

void displayCurrentMove(joyPosTypeDef joyPos) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b086      	sub	sp, #24
 8000e28:	af02      	add	r7, sp, #8
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	e883 0003 	stmia.w	r3, {r0, r1}
		LCD_Draw_Circle_Fill(120, 80, 47, LCD_COLOR_WHITE);
		LCD_Draw_Circle_Fill(120+47-20, 80, 20, LCD_COLOR_BLACK);
	}
	*/

	uint32_t dispJoyPosY = mapp(joyPos.xPos, 0, 1024, 80+47-20, 80-47+20);
 8000e30:	6838      	ldr	r0, [r7, #0]
 8000e32:	2335      	movs	r3, #53	@ 0x35
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	236b      	movs	r3, #107	@ 0x6b
 8000e38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	f001 f903 	bl	8002048 <mapp>
 8000e42:	60f8      	str	r0, [r7, #12]

	uint32_t dispJoyPosX = mapp(joyPos.yPos, 0, 1024, 120-47+20, 120+47-20);
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	2393      	movs	r3, #147	@ 0x93
 8000e48:	9300      	str	r3, [sp, #0]
 8000e4a:	235d      	movs	r3, #93	@ 0x5d
 8000e4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e50:	2100      	movs	r1, #0
 8000e52:	f001 f8f9 	bl	8002048 <mapp>
 8000e56:	60b8      	str	r0, [r7, #8]


	LCD_Draw_Circle_Fill(120, 80, 47, LCD_COLOR_WHITE);
 8000e58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e5c:	222f      	movs	r2, #47	@ 0x2f
 8000e5e:	2150      	movs	r1, #80	@ 0x50
 8000e60:	2078      	movs	r0, #120	@ 0x78
 8000e62:	f7ff fde3 	bl	8000a2c <LCD_Draw_Circle_Fill>
	LCD_Draw_Circle_Fill(dispJoyPosX, dispJoyPosY, 20, LCD_COLOR_BLACK);
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	b298      	uxth	r0, r3
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	b299      	uxth	r1, r3
 8000e6e:	2300      	movs	r3, #0
 8000e70:	2214      	movs	r2, #20
 8000e72:	f7ff fddb 	bl	8000a2c <LCD_Draw_Circle_Fill>
}
 8000e76:	bf00      	nop
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
	...

08000e80 <displayMoveLog>:

void displayMoveLog(uint16_t moveLog) {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	80fb      	strh	r3, [r7, #6]

	LCD_SetTextColor(LCD_COLOR_BLACK);
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f7ff fed0 	bl	8000c30 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8000e90:	483b      	ldr	r0, [pc, #236]	@ (8000f80 <displayMoveLog+0x100>)
 8000e92:	f7ff fedd 	bl	8000c50 <LCD_SetFont>

	// Create a copy of moveLog and y-offset
	uint16_t tempLog = moveLog;
 8000e96:	88fb      	ldrh	r3, [r7, #6]
 8000e98:	81fb      	strh	r3, [r7, #14]
	uint16_t yOffset = 170;
 8000e9a:	23aa      	movs	r3, #170	@ 0xaa
 8000e9c:	81bb      	strh	r3, [r7, #12]

	while (tempLog != 0) {
 8000e9e:	e066      	b.n	8000f6e <displayMoveLog+0xee>

		// Extract the lowest 4 bits
		uint16_t currentMove = tempLog & 0xF;
 8000ea0:	89fb      	ldrh	r3, [r7, #14]
 8000ea2:	f003 030f 	and.w	r3, r3, #15
 8000ea6:	817b      	strh	r3, [r7, #10]

		if (currentMove == FORWARD) {
 8000ea8:	897b      	ldrh	r3, [r7, #10]
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d114      	bne.n	8000ed8 <displayMoveLog+0x58>

			LCD_DisplayChar(100, yOffset, 'F');
 8000eae:	89bb      	ldrh	r3, [r7, #12]
 8000eb0:	2246      	movs	r2, #70	@ 0x46
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	2064      	movs	r0, #100	@ 0x64
 8000eb6:	f7ff ff49 	bl	8000d4c <LCD_DisplayChar>
			LCD_DisplayChar(115, yOffset, 'W');
 8000eba:	89bb      	ldrh	r3, [r7, #12]
 8000ebc:	2257      	movs	r2, #87	@ 0x57
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	2073      	movs	r0, #115	@ 0x73
 8000ec2:	f7ff ff43 	bl	8000d4c <LCD_DisplayChar>
			LCD_DisplayChar(130, yOffset, 'D');
 8000ec6:	89bb      	ldrh	r3, [r7, #12]
 8000ec8:	2244      	movs	r2, #68	@ 0x44
 8000eca:	4619      	mov	r1, r3
 8000ecc:	2082      	movs	r0, #130	@ 0x82
 8000ece:	f7ff ff3d 	bl	8000d4c <LCD_DisplayChar>
			yOffset += 30;
 8000ed2:	89bb      	ldrh	r3, [r7, #12]
 8000ed4:	331e      	adds	r3, #30
 8000ed6:	81bb      	strh	r3, [r7, #12]
		}
		if (currentMove == BACKWARD) {
 8000ed8:	897b      	ldrh	r3, [r7, #10]
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d114      	bne.n	8000f08 <displayMoveLog+0x88>

			LCD_DisplayChar(100, yOffset, 'N');
 8000ede:	89bb      	ldrh	r3, [r7, #12]
 8000ee0:	224e      	movs	r2, #78	@ 0x4e
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	2064      	movs	r0, #100	@ 0x64
 8000ee6:	f7ff ff31 	bl	8000d4c <LCD_DisplayChar>
			LCD_DisplayChar(115, yOffset, 'U');
 8000eea:	89bb      	ldrh	r3, [r7, #12]
 8000eec:	2255      	movs	r2, #85	@ 0x55
 8000eee:	4619      	mov	r1, r3
 8000ef0:	2073      	movs	r0, #115	@ 0x73
 8000ef2:	f7ff ff2b 	bl	8000d4c <LCD_DisplayChar>
			LCD_DisplayChar(130, yOffset, 'T');
 8000ef6:	89bb      	ldrh	r3, [r7, #12]
 8000ef8:	2254      	movs	r2, #84	@ 0x54
 8000efa:	4619      	mov	r1, r3
 8000efc:	2082      	movs	r0, #130	@ 0x82
 8000efe:	f7ff ff25 	bl	8000d4c <LCD_DisplayChar>
			yOffset += 30;
 8000f02:	89bb      	ldrh	r3, [r7, #12]
 8000f04:	331e      	adds	r3, #30
 8000f06:	81bb      	strh	r3, [r7, #12]
		}
		if (currentMove == LEFT) {
 8000f08:	897b      	ldrh	r3, [r7, #10]
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	d114      	bne.n	8000f38 <displayMoveLog+0xb8>

			LCD_DisplayChar(100, yOffset, 'L');
 8000f0e:	89bb      	ldrh	r3, [r7, #12]
 8000f10:	224c      	movs	r2, #76	@ 0x4c
 8000f12:	4619      	mov	r1, r3
 8000f14:	2064      	movs	r0, #100	@ 0x64
 8000f16:	f7ff ff19 	bl	8000d4c <LCD_DisplayChar>
			LCD_DisplayChar(115, yOffset, 'F');
 8000f1a:	89bb      	ldrh	r3, [r7, #12]
 8000f1c:	2246      	movs	r2, #70	@ 0x46
 8000f1e:	4619      	mov	r1, r3
 8000f20:	2073      	movs	r0, #115	@ 0x73
 8000f22:	f7ff ff13 	bl	8000d4c <LCD_DisplayChar>
			LCD_DisplayChar(130, yOffset, 'T');
 8000f26:	89bb      	ldrh	r3, [r7, #12]
 8000f28:	2254      	movs	r2, #84	@ 0x54
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	2082      	movs	r0, #130	@ 0x82
 8000f2e:	f7ff ff0d 	bl	8000d4c <LCD_DisplayChar>
			yOffset += 30;
 8000f32:	89bb      	ldrh	r3, [r7, #12]
 8000f34:	331e      	adds	r3, #30
 8000f36:	81bb      	strh	r3, [r7, #12]
		}
		if (currentMove == RIGHT) {
 8000f38:	897b      	ldrh	r3, [r7, #10]
 8000f3a:	2b08      	cmp	r3, #8
 8000f3c:	d114      	bne.n	8000f68 <displayMoveLog+0xe8>

			LCD_DisplayChar(100, yOffset, 'R');
 8000f3e:	89bb      	ldrh	r3, [r7, #12]
 8000f40:	2252      	movs	r2, #82	@ 0x52
 8000f42:	4619      	mov	r1, r3
 8000f44:	2064      	movs	r0, #100	@ 0x64
 8000f46:	f7ff ff01 	bl	8000d4c <LCD_DisplayChar>
			LCD_DisplayChar(115, yOffset, 'I');
 8000f4a:	89bb      	ldrh	r3, [r7, #12]
 8000f4c:	2249      	movs	r2, #73	@ 0x49
 8000f4e:	4619      	mov	r1, r3
 8000f50:	2073      	movs	r0, #115	@ 0x73
 8000f52:	f7ff fefb 	bl	8000d4c <LCD_DisplayChar>
			LCD_DisplayChar(130, yOffset, 'T');
 8000f56:	89bb      	ldrh	r3, [r7, #12]
 8000f58:	2254      	movs	r2, #84	@ 0x54
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	2082      	movs	r0, #130	@ 0x82
 8000f5e:	f7ff fef5 	bl	8000d4c <LCD_DisplayChar>
			yOffset += 30;
 8000f62:	89bb      	ldrh	r3, [r7, #12]
 8000f64:	331e      	adds	r3, #30
 8000f66:	81bb      	strh	r3, [r7, #12]
		}

		// Shift the tempLog to process the next 4 bits
		tempLog >>= 4;
 8000f68:	89fb      	ldrh	r3, [r7, #14]
 8000f6a:	091b      	lsrs	r3, r3, #4
 8000f6c:	81fb      	strh	r3, [r7, #14]
	while (tempLog != 0) {
 8000f6e:	89fb      	ldrh	r3, [r7, #14]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d195      	bne.n	8000ea0 <displayMoveLog+0x20>
	}
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000004 	.word	0x20000004

08000f84 <displayRunTime>:

void displayRunTime(uint32_t * runtime_min, uint32_t * runtime_sec) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]

	*runtime_min = uwTick/60000;
 8000f8e:	4b26      	ldr	r3, [pc, #152]	@ (8001028 <displayRunTime+0xa4>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a26      	ldr	r2, [pc, #152]	@ (800102c <displayRunTime+0xa8>)
 8000f94:	fba2 2303 	umull	r2, r3, r2, r3
 8000f98:	0b9a      	lsrs	r2, r3, #14
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	601a      	str	r2, [r3, #0]

	*runtime_sec = (uwTick % 60000) / 1000;
 8000f9e:	4b22      	ldr	r3, [pc, #136]	@ (8001028 <displayRunTime+0xa4>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	4b22      	ldr	r3, [pc, #136]	@ (800102c <displayRunTime+0xa8>)
 8000fa4:	fba3 1302 	umull	r1, r3, r3, r2
 8000fa8:	0b9b      	lsrs	r3, r3, #14
 8000faa:	f64e 2160 	movw	r1, #60000	@ 0xea60
 8000fae:	fb01 f303 	mul.w	r3, r1, r3
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8001030 <displayRunTime+0xac>)
 8000fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fba:	099a      	lsrs	r2, r3, #6
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	601a      	str	r2, [r3, #0]
	// Convert minutes and seconds to strings
	char minStr[3];
	char secStr[3];

	// Convert to strings with two digits
	sprintf(minStr, "%02d", (int) *runtime_min);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	f107 030c 	add.w	r3, r7, #12
 8000fca:	491a      	ldr	r1, [pc, #104]	@ (8001034 <displayRunTime+0xb0>)
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 fba1 	bl	8007714 <siprintf>
	sprintf(secStr, "%02d", (int) *runtime_sec);
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	f107 0308 	add.w	r3, r7, #8
 8000fdc:	4915      	ldr	r1, [pc, #84]	@ (8001034 <displayRunTime+0xb0>)
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f006 fb98 	bl	8007714 <siprintf>

	LCD_DisplayChar(90, 120, minStr[0]);
 8000fe4:	7b3b      	ldrb	r3, [r7, #12]
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	2178      	movs	r1, #120	@ 0x78
 8000fea:	205a      	movs	r0, #90	@ 0x5a
 8000fec:	f7ff feae 	bl	8000d4c <LCD_DisplayChar>
	LCD_DisplayChar(105, 120, minStr[1]);
 8000ff0:	7b7b      	ldrb	r3, [r7, #13]
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	2178      	movs	r1, #120	@ 0x78
 8000ff6:	2069      	movs	r0, #105	@ 0x69
 8000ff8:	f7ff fea8 	bl	8000d4c <LCD_DisplayChar>
	LCD_DisplayChar(115, 118, ':');
 8000ffc:	223a      	movs	r2, #58	@ 0x3a
 8000ffe:	2176      	movs	r1, #118	@ 0x76
 8001000:	2073      	movs	r0, #115	@ 0x73
 8001002:	f7ff fea3 	bl	8000d4c <LCD_DisplayChar>
	LCD_DisplayChar(125, 120, secStr[0]);
 8001006:	7a3b      	ldrb	r3, [r7, #8]
 8001008:	461a      	mov	r2, r3
 800100a:	2178      	movs	r1, #120	@ 0x78
 800100c:	207d      	movs	r0, #125	@ 0x7d
 800100e:	f7ff fe9d 	bl	8000d4c <LCD_DisplayChar>
	LCD_DisplayChar(140, 120, secStr[1]);
 8001012:	7a7b      	ldrb	r3, [r7, #9]
 8001014:	461a      	mov	r2, r3
 8001016:	2178      	movs	r1, #120	@ 0x78
 8001018:	208c      	movs	r0, #140	@ 0x8c
 800101a:	f7ff fe97 	bl	8000d4c <LCD_DisplayChar>
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20025c74 	.word	0x20025c74
 800102c:	45e7b273 	.word	0x45e7b273
 8001030:	10624dd3 	.word	0x10624dd3
 8001034:	0800806c 	.word	0x0800806c

08001038 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800103c:	f000 f9fe 	bl	800143c <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001040:	20ca      	movs	r0, #202	@ 0xca
 8001042:	f000 f943 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001046:	20c3      	movs	r0, #195	@ 0xc3
 8001048:	f000 f94d 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 800104c:	2008      	movs	r0, #8
 800104e:	f000 f94a 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001052:	2050      	movs	r0, #80	@ 0x50
 8001054:	f000 f947 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001058:	20cf      	movs	r0, #207	@ 0xcf
 800105a:	f000 f937 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 800105e:	2000      	movs	r0, #0
 8001060:	f000 f941 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001064:	20c1      	movs	r0, #193	@ 0xc1
 8001066:	f000 f93e 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 800106a:	2030      	movs	r0, #48	@ 0x30
 800106c:	f000 f93b 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001070:	20ed      	movs	r0, #237	@ 0xed
 8001072:	f000 f92b 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001076:	2064      	movs	r0, #100	@ 0x64
 8001078:	f000 f935 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 800107c:	2003      	movs	r0, #3
 800107e:	f000 f932 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001082:	2012      	movs	r0, #18
 8001084:	f000 f92f 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001088:	2081      	movs	r0, #129	@ 0x81
 800108a:	f000 f92c 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 800108e:	20e8      	movs	r0, #232	@ 0xe8
 8001090:	f000 f91c 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001094:	2085      	movs	r0, #133	@ 0x85
 8001096:	f000 f926 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800109a:	2000      	movs	r0, #0
 800109c:	f000 f923 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 80010a0:	2078      	movs	r0, #120	@ 0x78
 80010a2:	f000 f920 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 80010a6:	20cb      	movs	r0, #203	@ 0xcb
 80010a8:	f000 f910 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 80010ac:	2039      	movs	r0, #57	@ 0x39
 80010ae:	f000 f91a 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 80010b2:	202c      	movs	r0, #44	@ 0x2c
 80010b4:	f000 f917 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 f914 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 80010be:	2034      	movs	r0, #52	@ 0x34
 80010c0:	f000 f911 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 80010c4:	2002      	movs	r0, #2
 80010c6:	f000 f90e 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 80010ca:	20f7      	movs	r0, #247	@ 0xf7
 80010cc:	f000 f8fe 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 80010d0:	2020      	movs	r0, #32
 80010d2:	f000 f908 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 80010d6:	20ea      	movs	r0, #234	@ 0xea
 80010d8:	f000 f8f8 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80010dc:	2000      	movs	r0, #0
 80010de:	f000 f902 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80010e2:	2000      	movs	r0, #0
 80010e4:	f000 f8ff 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 80010e8:	20b1      	movs	r0, #177	@ 0xb1
 80010ea:	f000 f8ef 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80010ee:	2000      	movs	r0, #0
 80010f0:	f000 f8f9 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80010f4:	201b      	movs	r0, #27
 80010f6:	f000 f8f6 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80010fa:	20b6      	movs	r0, #182	@ 0xb6
 80010fc:	f000 f8e6 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001100:	200a      	movs	r0, #10
 8001102:	f000 f8f0 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001106:	20a2      	movs	r0, #162	@ 0xa2
 8001108:	f000 f8ed 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 800110c:	20c0      	movs	r0, #192	@ 0xc0
 800110e:	f000 f8dd 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001112:	2010      	movs	r0, #16
 8001114:	f000 f8e7 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001118:	20c1      	movs	r0, #193	@ 0xc1
 800111a:	f000 f8d7 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 800111e:	2010      	movs	r0, #16
 8001120:	f000 f8e1 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001124:	20c5      	movs	r0, #197	@ 0xc5
 8001126:	f000 f8d1 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 800112a:	2045      	movs	r0, #69	@ 0x45
 800112c:	f000 f8db 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001130:	2015      	movs	r0, #21
 8001132:	f000 f8d8 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001136:	20c7      	movs	r0, #199	@ 0xc7
 8001138:	f000 f8c8 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 800113c:	2090      	movs	r0, #144	@ 0x90
 800113e:	f000 f8d2 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001142:	2036      	movs	r0, #54	@ 0x36
 8001144:	f000 f8c2 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001148:	20c8      	movs	r0, #200	@ 0xc8
 800114a:	f000 f8cc 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 800114e:	20f2      	movs	r0, #242	@ 0xf2
 8001150:	f000 f8bc 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001154:	2000      	movs	r0, #0
 8001156:	f000 f8c6 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 800115a:	20b0      	movs	r0, #176	@ 0xb0
 800115c:	f000 f8b6 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001160:	20c2      	movs	r0, #194	@ 0xc2
 8001162:	f000 f8c0 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001166:	20b6      	movs	r0, #182	@ 0xb6
 8001168:	f000 f8b0 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 800116c:	200a      	movs	r0, #10
 800116e:	f000 f8ba 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001172:	20a7      	movs	r0, #167	@ 0xa7
 8001174:	f000 f8b7 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001178:	2027      	movs	r0, #39	@ 0x27
 800117a:	f000 f8b4 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 800117e:	2004      	movs	r0, #4
 8001180:	f000 f8b1 	bl	80012e6 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001184:	202a      	movs	r0, #42	@ 0x2a
 8001186:	f000 f8a1 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800118a:	2000      	movs	r0, #0
 800118c:	f000 f8ab 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001190:	2000      	movs	r0, #0
 8001192:	f000 f8a8 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001196:	2000      	movs	r0, #0
 8001198:	f000 f8a5 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 800119c:	20ef      	movs	r0, #239	@ 0xef
 800119e:	f000 f8a2 	bl	80012e6 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 80011a2:	202b      	movs	r0, #43	@ 0x2b
 80011a4:	f000 f892 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80011a8:	2000      	movs	r0, #0
 80011aa:	f000 f89c 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80011ae:	2000      	movs	r0, #0
 80011b0:	f000 f899 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 80011b4:	2001      	movs	r0, #1
 80011b6:	f000 f896 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 80011ba:	203f      	movs	r0, #63	@ 0x3f
 80011bc:	f000 f893 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 80011c0:	20f6      	movs	r0, #246	@ 0xf6
 80011c2:	f000 f883 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 80011c6:	2001      	movs	r0, #1
 80011c8:	f000 f88d 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80011cc:	2000      	movs	r0, #0
 80011ce:	f000 f88a 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 80011d2:	2006      	movs	r0, #6
 80011d4:	f000 f887 	bl	80012e6 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 80011d8:	202c      	movs	r0, #44	@ 0x2c
 80011da:	f000 f877 	bl	80012cc <ili9341_Write_Reg>
  LCD_Delay(200);
 80011de:	20c8      	movs	r0, #200	@ 0xc8
 80011e0:	f000 f9e8 	bl	80015b4 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 80011e4:	2026      	movs	r0, #38	@ 0x26
 80011e6:	f000 f871 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 80011ea:	2001      	movs	r0, #1
 80011ec:	f000 f87b 	bl	80012e6 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 80011f0:	20e0      	movs	r0, #224	@ 0xe0
 80011f2:	f000 f86b 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 80011f6:	200f      	movs	r0, #15
 80011f8:	f000 f875 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 80011fc:	2029      	movs	r0, #41	@ 0x29
 80011fe:	f000 f872 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001202:	2024      	movs	r0, #36	@ 0x24
 8001204:	f000 f86f 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001208:	200c      	movs	r0, #12
 800120a:	f000 f86c 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 800120e:	200e      	movs	r0, #14
 8001210:	f000 f869 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001214:	2009      	movs	r0, #9
 8001216:	f000 f866 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 800121a:	204e      	movs	r0, #78	@ 0x4e
 800121c:	f000 f863 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001220:	2078      	movs	r0, #120	@ 0x78
 8001222:	f000 f860 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001226:	203c      	movs	r0, #60	@ 0x3c
 8001228:	f000 f85d 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800122c:	2009      	movs	r0, #9
 800122e:	f000 f85a 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001232:	2013      	movs	r0, #19
 8001234:	f000 f857 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001238:	2005      	movs	r0, #5
 800123a:	f000 f854 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 800123e:	2017      	movs	r0, #23
 8001240:	f000 f851 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001244:	2011      	movs	r0, #17
 8001246:	f000 f84e 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800124a:	2000      	movs	r0, #0
 800124c:	f000 f84b 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001250:	20e1      	movs	r0, #225	@ 0xe1
 8001252:	f000 f83b 	bl	80012cc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001256:	2000      	movs	r0, #0
 8001258:	f000 f845 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 800125c:	2016      	movs	r0, #22
 800125e:	f000 f842 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001262:	201b      	movs	r0, #27
 8001264:	f000 f83f 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001268:	2004      	movs	r0, #4
 800126a:	f000 f83c 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 800126e:	2011      	movs	r0, #17
 8001270:	f000 f839 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001274:	2007      	movs	r0, #7
 8001276:	f000 f836 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 800127a:	2031      	movs	r0, #49	@ 0x31
 800127c:	f000 f833 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001280:	2033      	movs	r0, #51	@ 0x33
 8001282:	f000 f830 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001286:	2042      	movs	r0, #66	@ 0x42
 8001288:	f000 f82d 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 800128c:	2005      	movs	r0, #5
 800128e:	f000 f82a 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001292:	200c      	movs	r0, #12
 8001294:	f000 f827 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001298:	200a      	movs	r0, #10
 800129a:	f000 f824 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 800129e:	2028      	movs	r0, #40	@ 0x28
 80012a0:	f000 f821 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 80012a4:	202f      	movs	r0, #47	@ 0x2f
 80012a6:	f000 f81e 	bl	80012e6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 80012aa:	200f      	movs	r0, #15
 80012ac:	f000 f81b 	bl	80012e6 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 80012b0:	2011      	movs	r0, #17
 80012b2:	f000 f80b 	bl	80012cc <ili9341_Write_Reg>
  LCD_Delay(200);
 80012b6:	20c8      	movs	r0, #200	@ 0xc8
 80012b8:	f000 f97c 	bl	80015b4 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 80012bc:	2029      	movs	r0, #41	@ 0x29
 80012be:	f000 f805 	bl	80012cc <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 80012c2:	202c      	movs	r0, #44	@ 0x2c
 80012c4:	f000 f802 	bl	80012cc <ili9341_Write_Reg>
}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}

080012cc <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f949 	bl	8001570 <LCD_IO_WriteReg>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	4603      	mov	r3, r0
 80012ee:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f91a 	bl	800152c <LCD_IO_WriteData>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001304:	4819      	ldr	r0, [pc, #100]	@ (800136c <SPI_Init+0x6c>)
 8001306:	f005 fa88 	bl	800681a <HAL_SPI_GetState>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d12b      	bne.n	8001368 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001310:	4b16      	ldr	r3, [pc, #88]	@ (800136c <SPI_Init+0x6c>)
 8001312:	4a17      	ldr	r2, [pc, #92]	@ (8001370 <SPI_Init+0x70>)
 8001314:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001316:	4b15      	ldr	r3, [pc, #84]	@ (800136c <SPI_Init+0x6c>)
 8001318:	2218      	movs	r2, #24
 800131a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 800131c:	4b13      	ldr	r3, [pc, #76]	@ (800136c <SPI_Init+0x6c>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001322:	4b12      	ldr	r3, [pc, #72]	@ (800136c <SPI_Init+0x6c>)
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001328:	4b10      	ldr	r3, [pc, #64]	@ (800136c <SPI_Init+0x6c>)
 800132a:	2200      	movs	r2, #0
 800132c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800132e:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <SPI_Init+0x6c>)
 8001330:	2200      	movs	r2, #0
 8001332:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001334:	4b0d      	ldr	r3, [pc, #52]	@ (800136c <SPI_Init+0x6c>)
 8001336:	2207      	movs	r2, #7
 8001338:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800133a:	4b0c      	ldr	r3, [pc, #48]	@ (800136c <SPI_Init+0x6c>)
 800133c:	2200      	movs	r2, #0
 800133e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001340:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <SPI_Init+0x6c>)
 8001342:	2200      	movs	r2, #0
 8001344:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001346:	4b09      	ldr	r3, [pc, #36]	@ (800136c <SPI_Init+0x6c>)
 8001348:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800134c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800134e:	4b07      	ldr	r3, [pc, #28]	@ (800136c <SPI_Init+0x6c>)
 8001350:	2200      	movs	r2, #0
 8001352:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001354:	4b05      	ldr	r3, [pc, #20]	@ (800136c <SPI_Init+0x6c>)
 8001356:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800135a:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 800135c:	4803      	ldr	r0, [pc, #12]	@ (800136c <SPI_Init+0x6c>)
 800135e:	f000 f833 	bl	80013c8 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001362:	4802      	ldr	r0, [pc, #8]	@ (800136c <SPI_Init+0x6c>)
 8001364:	f005 f864 	bl	8006430 <HAL_SPI_Init>
  }
}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20025980 	.word	0x20025980
 8001370:	40015000 	.word	0x40015000

08001374 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800137e:	2300      	movs	r3, #0
 8001380:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001382:	4b09      	ldr	r3, [pc, #36]	@ (80013a8 <SPI_Write+0x34>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	1db9      	adds	r1, r7, #6
 8001388:	2201      	movs	r2, #1
 800138a:	4808      	ldr	r0, [pc, #32]	@ (80013ac <SPI_Write+0x38>)
 800138c:	f005 f901 	bl	8006592 <HAL_SPI_Transmit>
 8001390:	4603      	mov	r3, r0
 8001392:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 800139a:	f000 f809 	bl	80013b0 <SPI_Error>
  }
}
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2000000c 	.word	0x2000000c
 80013ac:	20025980 	.word	0x20025980

080013b0 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80013b4:	4803      	ldr	r0, [pc, #12]	@ (80013c4 <SPI_Error+0x14>)
 80013b6:	f005 f8c4 	bl	8006542 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 80013ba:	f7ff ffa1 	bl	8001300 <SPI_Init>
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20025980 	.word	0x20025980

080013c8 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	@ 0x28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 80013d0:	2300      	movs	r3, #0
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	4b17      	ldr	r3, [pc, #92]	@ (8001434 <SPI_MspInit+0x6c>)
 80013d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d8:	4a16      	ldr	r2, [pc, #88]	@ (8001434 <SPI_MspInit+0x6c>)
 80013da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80013de:	6453      	str	r3, [r2, #68]	@ 0x44
 80013e0:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <SPI_MspInit+0x6c>)
 80013e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <SPI_MspInit+0x6c>)
 80013f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001434 <SPI_MspInit+0x6c>)
 80013f6:	f043 0320 	orr.w	r3, r3, #32
 80013fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001434 <SPI_MspInit+0x6c>)
 80013fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001400:	f003 0320 	and.w	r3, r3, #32
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001408:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800140c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001412:	2302      	movs	r3, #2
 8001414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001416:	2301      	movs	r3, #1
 8001418:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 800141a:	2305      	movs	r3, #5
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	4804      	ldr	r0, [pc, #16]	@ (8001438 <SPI_MspInit+0x70>)
 8001426:	f002 fb7d 	bl	8003b24 <HAL_GPIO_Init>
}
 800142a:	bf00      	nop
 800142c:	3728      	adds	r7, #40	@ 0x28
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800
 8001438:	40021400 	.word	0x40021400

0800143c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001442:	4b36      	ldr	r3, [pc, #216]	@ (800151c <LCD_IO_Init+0xe0>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d164      	bne.n	8001514 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800144a:	4b34      	ldr	r3, [pc, #208]	@ (800151c <LCD_IO_Init+0xe0>)
 800144c:	2201      	movs	r2, #1
 800144e:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001450:	2300      	movs	r3, #0
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	4b32      	ldr	r3, [pc, #200]	@ (8001520 <LCD_IO_Init+0xe4>)
 8001456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001458:	4a31      	ldr	r2, [pc, #196]	@ (8001520 <LCD_IO_Init+0xe4>)
 800145a:	f043 0308 	orr.w	r3, r3, #8
 800145e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001460:	4b2f      	ldr	r3, [pc, #188]	@ (8001520 <LCD_IO_Init+0xe4>)
 8001462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001464:	f003 0308 	and.w	r3, r3, #8
 8001468:	60bb      	str	r3, [r7, #8]
 800146a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 800146c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001470:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001472:	2301      	movs	r3, #1
 8001474:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800147a:	2302      	movs	r3, #2
 800147c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	4619      	mov	r1, r3
 8001484:	4827      	ldr	r0, [pc, #156]	@ (8001524 <LCD_IO_Init+0xe8>)
 8001486:	f002 fb4d 	bl	8003b24 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	4b24      	ldr	r3, [pc, #144]	@ (8001520 <LCD_IO_Init+0xe4>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	4a23      	ldr	r2, [pc, #140]	@ (8001520 <LCD_IO_Init+0xe4>)
 8001494:	f043 0308 	orr.w	r3, r3, #8
 8001498:	6313      	str	r3, [r2, #48]	@ 0x30
 800149a:	4b21      	ldr	r3, [pc, #132]	@ (8001520 <LCD_IO_Init+0xe4>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80014a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80014ac:	2301      	movs	r3, #1
 80014ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80014b4:	2302      	movs	r3, #2
 80014b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	4619      	mov	r1, r3
 80014be:	4819      	ldr	r0, [pc, #100]	@ (8001524 <LCD_IO_Init+0xe8>)
 80014c0:	f002 fb30 	bl	8003b24 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80014c4:	2300      	movs	r3, #0
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <LCD_IO_Init+0xe4>)
 80014ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014cc:	4a14      	ldr	r2, [pc, #80]	@ (8001520 <LCD_IO_Init+0xe4>)
 80014ce:	f043 0304 	orr.w	r3, r3, #4
 80014d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d4:	4b12      	ldr	r3, [pc, #72]	@ (8001520 <LCD_IO_Init+0xe4>)
 80014d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	603b      	str	r3, [r7, #0]
 80014de:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80014e0:	2304      	movs	r3, #4
 80014e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80014e4:	2301      	movs	r3, #1
 80014e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80014ec:	2302      	movs	r3, #2
 80014ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	4619      	mov	r1, r3
 80014f6:	480c      	ldr	r0, [pc, #48]	@ (8001528 <LCD_IO_Init+0xec>)
 80014f8:	f002 fb14 	bl	8003b24 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80014fc:	2200      	movs	r2, #0
 80014fe:	2104      	movs	r1, #4
 8001500:	4809      	ldr	r0, [pc, #36]	@ (8001528 <LCD_IO_Init+0xec>)
 8001502:	f002 fdc7 	bl	8004094 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001506:	2201      	movs	r2, #1
 8001508:	2104      	movs	r1, #4
 800150a:	4807      	ldr	r0, [pc, #28]	@ (8001528 <LCD_IO_Init+0xec>)
 800150c:	f002 fdc2 	bl	8004094 <HAL_GPIO_WritePin>

    SPI_Init();
 8001510:	f7ff fef6 	bl	8001300 <SPI_Init>
  }
}
 8001514:	bf00      	nop
 8001516:	3720      	adds	r7, #32
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	200259d8 	.word	0x200259d8
 8001520:	40023800 	.word	0x40023800
 8001524:	40020c00 	.word	0x40020c00
 8001528:	40020800 	.word	0x40020800

0800152c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001536:	2201      	movs	r2, #1
 8001538:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800153c:	480a      	ldr	r0, [pc, #40]	@ (8001568 <LCD_IO_WriteData+0x3c>)
 800153e:	f002 fda9 	bl	8004094 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001542:	2200      	movs	r2, #0
 8001544:	2104      	movs	r1, #4
 8001546:	4809      	ldr	r0, [pc, #36]	@ (800156c <LCD_IO_WriteData+0x40>)
 8001548:	f002 fda4 	bl	8004094 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff ff10 	bl	8001374 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001554:	2201      	movs	r2, #1
 8001556:	2104      	movs	r1, #4
 8001558:	4804      	ldr	r0, [pc, #16]	@ (800156c <LCD_IO_WriteData+0x40>)
 800155a:	f002 fd9b 	bl	8004094 <HAL_GPIO_WritePin>
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40020c00 	.word	0x40020c00
 800156c:	40020800 	.word	0x40020800

08001570 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800157a:	2200      	movs	r2, #0
 800157c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001580:	480a      	ldr	r0, [pc, #40]	@ (80015ac <LCD_IO_WriteReg+0x3c>)
 8001582:	f002 fd87 	bl	8004094 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001586:	2200      	movs	r2, #0
 8001588:	2104      	movs	r1, #4
 800158a:	4809      	ldr	r0, [pc, #36]	@ (80015b0 <LCD_IO_WriteReg+0x40>)
 800158c:	f002 fd82 	bl	8004094 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	b29b      	uxth	r3, r3
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff feed 	bl	8001374 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800159a:	2201      	movs	r2, #1
 800159c:	2104      	movs	r1, #4
 800159e:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <LCD_IO_WriteReg+0x40>)
 80015a0:	f002 fd78 	bl	8004094 <HAL_GPIO_WritePin>
}
 80015a4:	bf00      	nop
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40020c00 	.word	0x40020c00
 80015b0:	40020800 	.word	0x40020800

080015b4 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f001 fcf5 	bl	8002fac <HAL_Delay>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <joystick_getCoords>:
 */

#include "joystickDriver.h"


void joystick_getCoords(joyPosTypeDef * joyPos, ADC_HandleTypeDef hadc1, ADC_HandleTypeDef hadc2) {
 80015ca:	b084      	sub	sp, #16
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	f107 0014 	add.w	r0, r7, #20
 80015d8:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	HAL_ADC_Start(&hadc1);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4618      	mov	r0, r3
 80015e2:	f001 fd4b 	bl	800307c <HAL_ADC_Start>

	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	f04f 31ff 	mov.w	r1, #4294967295
 80015ee:	4618      	mov	r0, r3
 80015f0:	f001 fe49 	bl	8003286 <HAL_ADC_PollForConversion>

	joyPos->xPos = HAL_ADC_GetValue(&hadc1);
 80015f4:	f107 0314 	add.w	r3, r7, #20
 80015f8:	4618      	mov	r0, r3
 80015fa:	f001 fecf 	bl	800339c <HAL_ADC_GetValue>
 80015fe:	4602      	mov	r2, r0
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	601a      	str	r2, [r3, #0]

	HAL_ADC_Stop(&hadc1);
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4618      	mov	r0, r3
 800160a:	f001 fe09 	bl	8003220 <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc2);
 800160e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001612:	4618      	mov	r0, r3
 8001614:	f001 fd32 	bl	800307c <HAL_ADC_Start>

	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001618:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800161c:	f04f 31ff 	mov.w	r1, #4294967295
 8001620:	4618      	mov	r0, r3
 8001622:	f001 fe30 	bl	8003286 <HAL_ADC_PollForConversion>

	joyPos->yPos = HAL_ADC_GetValue(&hadc2);
 8001626:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800162a:	4618      	mov	r0, r3
 800162c:	f001 feb6 	bl	800339c <HAL_ADC_GetValue>
 8001630:	4602      	mov	r2, r0
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	605a      	str	r2, [r3, #4]

	HAL_ADC_Stop(&hadc2);
 8001636:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800163a:	4618      	mov	r0, r3
 800163c:	f001 fdf0 	bl	8003220 <HAL_ADC_Stop>
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800164a:	b004      	add	sp, #16
 800164c:	4770      	bx	lr
	...

08001650 <SystemClockOverride>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void SystemClockOverride(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b092      	sub	sp, #72	@ 0x48
 8001654:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	603b      	str	r3, [r7, #0]
 800165a:	4b1c      	ldr	r3, [pc, #112]	@ (80016cc <SystemClockOverride+0x7c>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165e:	4a1b      	ldr	r2, [pc, #108]	@ (80016cc <SystemClockOverride+0x7c>)
 8001660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001664:	6413      	str	r3, [r2, #64]	@ 0x40
 8001666:	4b19      	ldr	r3, [pc, #100]	@ (80016cc <SystemClockOverride+0x7c>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001672:	2301      	movs	r3, #1
 8001674:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001676:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800167a:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167c:	2302      	movs	r3, #2
 800167e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001680:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001684:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001686:	2308      	movs	r3, #8
 8001688:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 800168a:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800168e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001690:	2302      	movs	r3, #2
 8001692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001694:	2307      	movs	r3, #7
 8001696:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	4618      	mov	r0, r3
 800169c:	f004 f85a 	bl	8005754 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80016a0:	230f      	movs	r3, #15
 80016a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a4:	2302      	movs	r3, #2
 80016a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a8:	2300      	movs	r3, #0
 80016aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016ac:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016b0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016b6:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80016b8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80016bc:	2105      	movs	r1, #5
 80016be:	4618      	mov	r0, r3
 80016c0:	f004 fac0 	bl	8005c44 <HAL_RCC_ClockConfig>
}
 80016c4:	bf00      	nop
 80016c6:	3748      	adds	r7, #72	@ 0x48
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40023800 	.word	0x40023800

080016d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016d4:	b0ac      	sub	sp, #176	@ 0xb0
 80016d6:	af22      	add	r7, sp, #136	@ 0x88
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016d8:	f001 fbf6 	bl	8002ec8 <HAL_Init>

  /* Configure the system clock */
  //SystemClock_Config();

  /* USER CODE BEGIN SysInit */
  SystemClockOverride();
 80016dc:	f7ff ffb8 	bl	8001650 <SystemClockOverride>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016e0:	f000 fafe 	bl	8001ce0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80016e4:	f000 f89c 	bl	8001820 <MX_ADC1_Init>
  MX_TIM3_Init();
 80016e8:	f000 fa7a 	bl	8001be0 <MX_TIM3_Init>
  MX_ADC2_Init();
 80016ec:	f000 f8ea 	bl	80018c4 <MX_ADC2_Init>
  MX_I2C3_Init();
 80016f0:	f000 f93a 	bl	8001968 <MX_I2C3_Init>
  MX_LTDC_Init();
 80016f4:	f000 f978 	bl	80019e8 <MX_LTDC_Init>
  MX_SPI5_Init();
 80016f8:	f000 fa3c 	bl	8001b74 <MX_SPI5_Init>
  MX_RNG_Init();
 80016fc:	f000 fa26 	bl	8001b4c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);		// Left
 8001700:	2100      	movs	r1, #0
 8001702:	4844      	ldr	r0, [pc, #272]	@ (8001814 <main+0x144>)
 8001704:	f005 fa1c 	bl	8006b40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);		// Right
 8001708:	2108      	movs	r1, #8
 800170a:	4842      	ldr	r0, [pc, #264]	@ (8001814 <main+0x144>)
 800170c:	f005 fa18 	bl	8006b40 <HAL_TIM_PWM_Start>

  joyPosTypeDef joyPos = {0};
 8001710:	f107 031c 	add.w	r3, r7, #28
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
  joyPosTypeDef tempJoyPos = {0};
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
  motorPowTypeDef motorPow = {0};
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]

  uint16_t moveLog = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	81fb      	strh	r3, [r7, #14]
  uint16_t tempMoveLog = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint32_t runtime_min = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	60bb      	str	r3, [r7, #8]
  uint32_t runtime_sec = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	607b      	str	r3, [r7, #4]

  ApplicationInit();
 8001738:	f7fe ff2e 	bl	8000598 <ApplicationInit>

  //LCD_Visual_Demo();

  HAL_Delay(1000);
 800173c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001740:	f001 fc34 	bl	8002fac <HAL_Delay>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  while (getScreenNum() == 0) {
 8001744:	e047      	b.n	80017d6 <main+0x106>

		  joystick_getCoords(&joyPos, hadc1, hadc2);
 8001746:	4e34      	ldr	r6, [pc, #208]	@ (8001818 <main+0x148>)
 8001748:	f107 081c 	add.w	r8, r7, #28
 800174c:	4a33      	ldr	r2, [pc, #204]	@ (800181c <main+0x14c>)
 800174e:	ab0f      	add	r3, sp, #60	@ 0x3c
 8001750:	4611      	mov	r1, r2
 8001752:	2248      	movs	r2, #72	@ 0x48
 8001754:	4618      	mov	r0, r3
 8001756:	f006 f831 	bl	80077bc <memcpy>
 800175a:	466d      	mov	r5, sp
 800175c:	f106 040c 	add.w	r4, r6, #12
 8001760:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001762:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001764:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001766:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001768:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800176a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800176c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001770:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001774:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001778:	4640      	mov	r0, r8
 800177a:	f7ff ff26 	bl	80015ca <joystick_getCoords>

		  motor_CalculatePower(joyPos.xPos, joyPos.yPos, &motorPow);
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	b29b      	uxth	r3, r3
 8001782:	6a3a      	ldr	r2, [r7, #32]
 8001784:	b291      	uxth	r1, r2
 8001786:	f107 0210 	add.w	r2, r7, #16
 800178a:	4618      	mov	r0, r3
 800178c:	f000 fc78 	bl	8002080 <motor_CalculatePower>

		  motor_ApplyPower(motorPow.leftPow, motorPow.rightPow);
 8001790:	8a3b      	ldrh	r3, [r7, #16]
 8001792:	8a7a      	ldrh	r2, [r7, #18]
 8001794:	4611      	mov	r1, r2
 8001796:	4618      	mov	r0, r3
 8001798:	f000 fcdc 	bl	8002154 <motor_ApplyPower>

		  populateMoves(motorPow.leftPow, motorPow.rightPow, &moveLog);
 800179c:	8a3b      	ldrh	r3, [r7, #16]
 800179e:	8a79      	ldrh	r1, [r7, #18]
 80017a0:	f107 020e 	add.w	r2, r7, #14
 80017a4:	4618      	mov	r0, r3
 80017a6:	f000 fceb 	bl	8002180 <populateMoves>
//			  displayCurrentMove(joyPos);
//
//			  displayMoveLog(moveLog);
//		  }

		  displayMovementBase();
 80017aa:	f7ff fb22 	bl	8000df2 <displayMovementBase>

		  displayCurrentMove(joyPos);
 80017ae:	f107 031c 	add.w	r3, r7, #28
 80017b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017b6:	f7ff fb35 	bl	8000e24 <displayCurrentMove>

		  displayMoveLog(moveLog);
 80017ba:	89fb      	ldrh	r3, [r7, #14]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fb5f 	bl	8000e80 <displayMoveLog>


		  tempJoyPos = joyPos;
 80017c2:	f107 0314 	add.w	r3, r7, #20
 80017c6:	f107 021c 	add.w	r2, r7, #28
 80017ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ce:	e883 0003 	stmia.w	r3, {r0, r1}
		  tempMoveLog = moveLog;
 80017d2:	89fb      	ldrh	r3, [r7, #14]
 80017d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
	  while (getScreenNum() == 0) {
 80017d6:	f7fe fed3 	bl	8000580 <getScreenNum>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0b2      	beq.n	8001746 <main+0x76>

	  }

	  while (getScreenNum() == 1) {
 80017e0:	e012      	b.n	8001808 <main+0x138>
		  LCD_Clear(0,LCD_COLOR_GREEN);
 80017e2:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80017e6:	2000      	movs	r0, #0
 80017e8:	f7ff fa00 	bl	8000bec <LCD_Clear>

		  displayRunTime(&runtime_min, &runtime_sec);
 80017ec:	1d3a      	adds	r2, r7, #4
 80017ee:	f107 0308 	add.w	r3, r7, #8
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fbc5 	bl	8000f84 <displayRunTime>

		  populateMoves(motorPow.leftPow, motorPow.rightPow, &moveLog);
 80017fa:	8a3b      	ldrh	r3, [r7, #16]
 80017fc:	8a79      	ldrh	r1, [r7, #18]
 80017fe:	f107 020e 	add.w	r2, r7, #14
 8001802:	4618      	mov	r0, r3
 8001804:	f000 fcbc 	bl	8002180 <populateMoves>
	  while (getScreenNum() == 1) {
 8001808:	f7fe feba 	bl	8000580 <getScreenNum>
 800180c:	4603      	mov	r3, r0
 800180e:	2b01      	cmp	r3, #1
 8001810:	d0e7      	beq.n	80017e2 <main+0x112>
	  while (getScreenNum() == 0) {
 8001812:	e7e0      	b.n	80017d6 <main+0x106>
 8001814:	20025bd0 	.word	0x20025bd0
 8001818:	200259dc 	.word	0x200259dc
 800181c:	20025a24 	.word	0x20025a24

08001820 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001826:	463b      	mov	r3, r7
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001832:	4b21      	ldr	r3, [pc, #132]	@ (80018b8 <MX_ADC1_Init+0x98>)
 8001834:	4a21      	ldr	r2, [pc, #132]	@ (80018bc <MX_ADC1_Init+0x9c>)
 8001836:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001838:	4b1f      	ldr	r3, [pc, #124]	@ (80018b8 <MX_ADC1_Init+0x98>)
 800183a:	2200      	movs	r2, #0
 800183c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 800183e:	4b1e      	ldr	r3, [pc, #120]	@ (80018b8 <MX_ADC1_Init+0x98>)
 8001840:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001844:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001846:	4b1c      	ldr	r3, [pc, #112]	@ (80018b8 <MX_ADC1_Init+0x98>)
 8001848:	2201      	movs	r2, #1
 800184a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800184c:	4b1a      	ldr	r3, [pc, #104]	@ (80018b8 <MX_ADC1_Init+0x98>)
 800184e:	2200      	movs	r2, #0
 8001850:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001852:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <MX_ADC1_Init+0x98>)
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800185a:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <MX_ADC1_Init+0x98>)
 800185c:	2200      	movs	r2, #0
 800185e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001860:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <MX_ADC1_Init+0x98>)
 8001862:	4a17      	ldr	r2, [pc, #92]	@ (80018c0 <MX_ADC1_Init+0xa0>)
 8001864:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001866:	4b14      	ldr	r3, [pc, #80]	@ (80018b8 <MX_ADC1_Init+0x98>)
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800186c:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <MX_ADC1_Init+0x98>)
 800186e:	2201      	movs	r2, #1
 8001870:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001872:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <MX_ADC1_Init+0x98>)
 8001874:	2200      	movs	r2, #0
 8001876:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800187a:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <MX_ADC1_Init+0x98>)
 800187c:	2200      	movs	r2, #0
 800187e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001880:	480d      	ldr	r0, [pc, #52]	@ (80018b8 <MX_ADC1_Init+0x98>)
 8001882:	f001 fbb7 	bl	8002ff4 <HAL_ADC_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800188c:	f000 fbd6 	bl	800203c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001890:	2305      	movs	r3, #5
 8001892:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001894:	2301      	movs	r3, #1
 8001896:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001898:	2300      	movs	r3, #0
 800189a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800189c:	463b      	mov	r3, r7
 800189e:	4619      	mov	r1, r3
 80018a0:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <MX_ADC1_Init+0x98>)
 80018a2:	f001 fd89 	bl	80033b8 <HAL_ADC_ConfigChannel>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80018ac:	f000 fbc6 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200259dc 	.word	0x200259dc
 80018bc:	40012000 	.word	0x40012000
 80018c0:	0f000001 	.word	0x0f000001

080018c4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ca:	463b      	mov	r3, r7
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80018d6:	4b21      	ldr	r3, [pc, #132]	@ (800195c <MX_ADC2_Init+0x98>)
 80018d8:	4a21      	ldr	r2, [pc, #132]	@ (8001960 <MX_ADC2_Init+0x9c>)
 80018da:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80018dc:	4b1f      	ldr	r3, [pc, #124]	@ (800195c <MX_ADC2_Init+0x98>)
 80018de:	2200      	movs	r2, #0
 80018e0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_10B;
 80018e2:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <MX_ADC2_Init+0x98>)
 80018e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018e8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80018ea:	4b1c      	ldr	r3, [pc, #112]	@ (800195c <MX_ADC2_Init+0x98>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80018f0:	4b1a      	ldr	r3, [pc, #104]	@ (800195c <MX_ADC2_Init+0x98>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80018f6:	4b19      	ldr	r3, [pc, #100]	@ (800195c <MX_ADC2_Init+0x98>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018fe:	4b17      	ldr	r3, [pc, #92]	@ (800195c <MX_ADC2_Init+0x98>)
 8001900:	2200      	movs	r2, #0
 8001902:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001904:	4b15      	ldr	r3, [pc, #84]	@ (800195c <MX_ADC2_Init+0x98>)
 8001906:	4a17      	ldr	r2, [pc, #92]	@ (8001964 <MX_ADC2_Init+0xa0>)
 8001908:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800190a:	4b14      	ldr	r3, [pc, #80]	@ (800195c <MX_ADC2_Init+0x98>)
 800190c:	2200      	movs	r2, #0
 800190e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001910:	4b12      	ldr	r3, [pc, #72]	@ (800195c <MX_ADC2_Init+0x98>)
 8001912:	2201      	movs	r2, #1
 8001914:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001916:	4b11      	ldr	r3, [pc, #68]	@ (800195c <MX_ADC2_Init+0x98>)
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800191e:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <MX_ADC2_Init+0x98>)
 8001920:	2200      	movs	r2, #0
 8001922:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001924:	480d      	ldr	r0, [pc, #52]	@ (800195c <MX_ADC2_Init+0x98>)
 8001926:	f001 fb65 	bl	8002ff4 <HAL_ADC_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001930:	f000 fb84 	bl	800203c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001934:	230d      	movs	r3, #13
 8001936:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001938:	2301      	movs	r3, #1
 800193a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800193c:	2300      	movs	r3, #0
 800193e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001940:	463b      	mov	r3, r7
 8001942:	4619      	mov	r1, r3
 8001944:	4805      	ldr	r0, [pc, #20]	@ (800195c <MX_ADC2_Init+0x98>)
 8001946:	f001 fd37 	bl	80033b8 <HAL_ADC_ConfigChannel>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001950:	f000 fb74 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001954:	bf00      	nop
 8001956:	3710      	adds	r7, #16
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20025a24 	.word	0x20025a24
 8001960:	40012100 	.word	0x40012100
 8001964:	0f000001 	.word	0x0f000001

08001968 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800196c:	4b1b      	ldr	r3, [pc, #108]	@ (80019dc <MX_I2C3_Init+0x74>)
 800196e:	4a1c      	ldr	r2, [pc, #112]	@ (80019e0 <MX_I2C3_Init+0x78>)
 8001970:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001972:	4b1a      	ldr	r3, [pc, #104]	@ (80019dc <MX_I2C3_Init+0x74>)
 8001974:	4a1b      	ldr	r2, [pc, #108]	@ (80019e4 <MX_I2C3_Init+0x7c>)
 8001976:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001978:	4b18      	ldr	r3, [pc, #96]	@ (80019dc <MX_I2C3_Init+0x74>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800197e:	4b17      	ldr	r3, [pc, #92]	@ (80019dc <MX_I2C3_Init+0x74>)
 8001980:	2200      	movs	r2, #0
 8001982:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001984:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <MX_I2C3_Init+0x74>)
 8001986:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800198a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <MX_I2C3_Init+0x74>)
 800198e:	2200      	movs	r2, #0
 8001990:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001992:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <MX_I2C3_Init+0x74>)
 8001994:	2200      	movs	r2, #0
 8001996:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001998:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <MX_I2C3_Init+0x74>)
 800199a:	2200      	movs	r2, #0
 800199c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <MX_I2C3_Init+0x74>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80019a4:	480d      	ldr	r0, [pc, #52]	@ (80019dc <MX_I2C3_Init+0x74>)
 80019a6:	f002 fb8f 	bl	80040c8 <HAL_I2C_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80019b0:	f000 fb44 	bl	800203c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019b4:	2100      	movs	r1, #0
 80019b6:	4809      	ldr	r0, [pc, #36]	@ (80019dc <MX_I2C3_Init+0x74>)
 80019b8:	f003 fbaa 	bl	8005110 <HAL_I2CEx_ConfigAnalogFilter>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80019c2:	f000 fb3b 	bl	800203c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80019c6:	2100      	movs	r1, #0
 80019c8:	4804      	ldr	r0, [pc, #16]	@ (80019dc <MX_I2C3_Init+0x74>)
 80019ca:	f003 fbdd 	bl	8005188 <HAL_I2CEx_ConfigDigitalFilter>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80019d4:	f000 fb32 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20025a6c 	.word	0x20025a6c
 80019e0:	40005c00 	.word	0x40005c00
 80019e4:	000186a0 	.word	0x000186a0

080019e8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b09a      	sub	sp, #104	@ 0x68
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80019ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80019f2:	2234      	movs	r2, #52	@ 0x34
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f005 feac 	bl	8007754 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80019fc:	463b      	mov	r3, r7
 80019fe:	2234      	movs	r2, #52	@ 0x34
 8001a00:	2100      	movs	r1, #0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f005 fea6 	bl	8007754 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001a08:	4b4e      	ldr	r3, [pc, #312]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a0a:	4a4f      	ldr	r2, [pc, #316]	@ (8001b48 <MX_LTDC_Init+0x160>)
 8001a0c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001a0e:	4b4d      	ldr	r3, [pc, #308]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001a14:	4b4b      	ldr	r3, [pc, #300]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001a20:	4b48      	ldr	r3, [pc, #288]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001a26:	4b47      	ldr	r3, [pc, #284]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a28:	2207      	movs	r2, #7
 8001a2a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8001a2c:	4b45      	ldr	r3, [pc, #276]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a2e:	2203      	movs	r2, #3
 8001a30:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001a32:	4b44      	ldr	r3, [pc, #272]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a34:	220e      	movs	r2, #14
 8001a36:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001a38:	4b42      	ldr	r3, [pc, #264]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a3a:	2205      	movs	r2, #5
 8001a3c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8001a3e:	4b41      	ldr	r3, [pc, #260]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a40:	f240 228e 	movw	r2, #654	@ 0x28e
 8001a44:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001a46:	4b3f      	ldr	r3, [pc, #252]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a48:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8001a4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8001a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a50:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001a54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001a56:	4b3b      	ldr	r3, [pc, #236]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a58:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8001a5c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001a5e:	4b39      	ldr	r3, [pc, #228]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001a66:	4b37      	ldr	r3, [pc, #220]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001a6e:	4b35      	ldr	r3, [pc, #212]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001a76:	4833      	ldr	r0, [pc, #204]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001a78:	f003 fbc6 	bl	8005208 <HAL_LTDC_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001a82:	f000 fadb 	bl	800203c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8001a92:	2300      	movs	r3, #0
 8001a94:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001a96:	2300      	movs	r3, #0
 8001a98:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001aa2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001aa6:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001aa8:	2305      	movs	r3, #5
 8001aaa:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001aca:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001ace:	2200      	movs	r2, #0
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	481c      	ldr	r0, [pc, #112]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001ad4:	f003 fc68 	bl	80053a8 <HAL_LTDC_ConfigLayer>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8001ade:	f000 faad 	bl	800203c <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001af2:	2300      	movs	r3, #0
 8001af4:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001afe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b02:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001b04:	2305      	movs	r3, #5
 8001b06:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001b26:	463b      	mov	r3, r7
 8001b28:	2201      	movs	r2, #1
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4805      	ldr	r0, [pc, #20]	@ (8001b44 <MX_LTDC_Init+0x15c>)
 8001b2e:	f003 fc3b 	bl	80053a8 <HAL_LTDC_ConfigLayer>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001b38:	f000 fa80 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001b3c:	bf00      	nop
 8001b3e:	3768      	adds	r7, #104	@ 0x68
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20025ac0 	.word	0x20025ac0
 8001b48:	40016800 	.word	0x40016800

08001b4c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001b50:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <MX_RNG_Init+0x20>)
 8001b52:	4a07      	ldr	r2, [pc, #28]	@ (8001b70 <MX_RNG_Init+0x24>)
 8001b54:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001b56:	4805      	ldr	r0, [pc, #20]	@ (8001b6c <MX_RNG_Init+0x20>)
 8001b58:	f004 fc40 	bl	80063dc <HAL_RNG_Init>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001b62:	f000 fa6b 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20025b68 	.word	0x20025b68
 8001b70:	50060800 	.word	0x50060800

08001b74 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001b78:	4b17      	ldr	r3, [pc, #92]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001b7a:	4a18      	ldr	r2, [pc, #96]	@ (8001bdc <MX_SPI5_Init+0x68>)
 8001b7c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001b7e:	4b16      	ldr	r3, [pc, #88]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001b80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b84:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001b86:	4b14      	ldr	r3, [pc, #80]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b8c:	4b12      	ldr	r3, [pc, #72]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b92:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b98:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001ba0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ba4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bac:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bb2:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bb8:	4b07      	ldr	r3, [pc, #28]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001bbe:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001bc0:	220a      	movs	r2, #10
 8001bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001bc4:	4804      	ldr	r0, [pc, #16]	@ (8001bd8 <MX_SPI5_Init+0x64>)
 8001bc6:	f004 fc33 	bl	8006430 <HAL_SPI_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001bd0:	f000 fa34 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001bd4:	bf00      	nop
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20025b78 	.word	0x20025b78
 8001bdc:	40015000 	.word	0x40015000

08001be0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08e      	sub	sp, #56	@ 0x38
 8001be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001be6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	605a      	str	r2, [r3, #4]
 8001bf0:	609a      	str	r2, [r3, #8]
 8001bf2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf4:	f107 0320 	add.w	r3, r7, #32
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
 8001c0c:	615a      	str	r2, [r3, #20]
 8001c0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c10:	4b31      	ldr	r3, [pc, #196]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c12:	4a32      	ldr	r2, [pc, #200]	@ (8001cdc <MX_TIM3_Init+0xfc>)
 8001c14:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5;
 8001c16:	4b30      	ldr	r3, [pc, #192]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c18:	2205      	movs	r2, #5
 8001c1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c1c:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200;
 8001c22:	4b2d      	ldr	r3, [pc, #180]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c24:	22c8      	movs	r2, #200	@ 0xc8
 8001c26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c28:	4b2b      	ldr	r3, [pc, #172]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c34:	4828      	ldr	r0, [pc, #160]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c36:	f004 fedb 	bl	80069f0 <HAL_TIM_Base_Init>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001c40:	f000 f9fc 	bl	800203c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c48:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c4a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4821      	ldr	r0, [pc, #132]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c52:	f005 f8ff 	bl	8006e54 <HAL_TIM_ConfigClockSource>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001c5c:	f000 f9ee 	bl	800203c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c60:	481d      	ldr	r0, [pc, #116]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c62:	f004 ff14 	bl	8006a8e <HAL_TIM_PWM_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001c6c:	f000 f9e6 	bl	800203c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c70:	2300      	movs	r3, #0
 8001c72:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c74:	2300      	movs	r3, #0
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c78:	f107 0320 	add.w	r3, r7, #32
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4816      	ldr	r0, [pc, #88]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001c80:	f005 fccc 	bl	800761c <HAL_TIMEx_MasterConfigSynchronization>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8001c8a:	f000 f9d7 	bl	800203c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c8e:	2360      	movs	r3, #96	@ 0x60
 8001c90:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	480c      	ldr	r0, [pc, #48]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001ca6:	f005 f813 	bl	8006cd0 <HAL_TIM_PWM_ConfigChannel>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001cb0:	f000 f9c4 	bl	800203c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cb4:	1d3b      	adds	r3, r7, #4
 8001cb6:	2208      	movs	r2, #8
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4807      	ldr	r0, [pc, #28]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001cbc:	f005 f808 	bl	8006cd0 <HAL_TIM_PWM_ConfigChannel>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8001cc6:	f000 f9b9 	bl	800203c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cca:	4803      	ldr	r0, [pc, #12]	@ (8001cd8 <MX_TIM3_Init+0xf8>)
 8001ccc:	f000 fdaa 	bl	8002824 <HAL_TIM_MspPostInit>

}
 8001cd0:	bf00      	nop
 8001cd2:	3738      	adds	r7, #56	@ 0x38
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20025bd0 	.word	0x20025bd0
 8001cdc:	40000400 	.word	0x40000400

08001ce0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08e      	sub	sp, #56	@ 0x38
 8001ce4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	609a      	str	r2, [r3, #8]
 8001cf2:	60da      	str	r2, [r3, #12]
 8001cf4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	623b      	str	r3, [r7, #32]
 8001cfa:	4bb2      	ldr	r3, [pc, #712]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4ab1      	ldr	r2, [pc, #708]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d00:	f043 0304 	orr.w	r3, r3, #4
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4baf      	ldr	r3, [pc, #700]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	623b      	str	r3, [r7, #32]
 8001d10:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	61fb      	str	r3, [r7, #28]
 8001d16:	4bab      	ldr	r3, [pc, #684]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4aaa      	ldr	r2, [pc, #680]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d1c:	f043 0320 	orr.w	r3, r3, #32
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4ba8      	ldr	r3, [pc, #672]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f003 0320 	and.w	r3, r3, #32
 8001d2a:	61fb      	str	r3, [r7, #28]
 8001d2c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61bb      	str	r3, [r7, #24]
 8001d32:	4ba4      	ldr	r3, [pc, #656]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	4aa3      	ldr	r2, [pc, #652]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3e:	4ba1      	ldr	r3, [pc, #644]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d46:	61bb      	str	r3, [r7, #24]
 8001d48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	4b9d      	ldr	r3, [pc, #628]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	4a9c      	ldr	r2, [pc, #624]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5a:	4b9a      	ldr	r3, [pc, #616]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	617b      	str	r3, [r7, #20]
 8001d64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	4b96      	ldr	r3, [pc, #600]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6e:	4a95      	ldr	r2, [pc, #596]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d70:	f043 0302 	orr.w	r3, r3, #2
 8001d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d76:	4b93      	ldr	r3, [pc, #588]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	4b8f      	ldr	r3, [pc, #572]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	4a8e      	ldr	r2, [pc, #568]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d92:	4b8c      	ldr	r3, [pc, #560]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	4b88      	ldr	r3, [pc, #544]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	4a87      	ldr	r2, [pc, #540]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001da8:	f043 0310 	orr.w	r3, r3, #16
 8001dac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dae:	4b85      	ldr	r3, [pc, #532]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
 8001dbe:	4b81      	ldr	r3, [pc, #516]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	4a80      	ldr	r2, [pc, #512]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001dc4:	f043 0308 	orr.w	r3, r3, #8
 8001dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dca:	4b7e      	ldr	r3, [pc, #504]	@ (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	f003 0308 	and.w	r3, r3, #8
 8001dd2:	607b      	str	r3, [r7, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2116      	movs	r1, #22
 8001dda:	487b      	ldr	r0, [pc, #492]	@ (8001fc8 <MX_GPIO_Init+0x2e8>)
 8001ddc:	f002 f95a 	bl	8004094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2180      	movs	r1, #128	@ 0x80
 8001de4:	4879      	ldr	r0, [pc, #484]	@ (8001fcc <MX_GPIO_Init+0x2ec>)
 8001de6:	f002 f955 	bl	8004094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001dea:	2200      	movs	r2, #0
 8001dec:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001df0:	4877      	ldr	r0, [pc, #476]	@ (8001fd0 <MX_GPIO_Init+0x2f0>)
 8001df2:	f002 f94f 	bl	8004094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001df6:	2200      	movs	r2, #0
 8001df8:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001dfc:	4875      	ldr	r0, [pc, #468]	@ (8001fd4 <MX_GPIO_Init+0x2f4>)
 8001dfe:	f002 f949 	bl	8004094 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001e02:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e10:	2303      	movs	r3, #3
 8001e12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e14:	230c      	movs	r3, #12
 8001e16:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	486e      	ldr	r0, [pc, #440]	@ (8001fd8 <MX_GPIO_Init+0x2f8>)
 8001e20:	f001 fe80 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001e24:	2301      	movs	r3, #1
 8001e26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e34:	230c      	movs	r3, #12
 8001e36:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001e38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4862      	ldr	r0, [pc, #392]	@ (8001fc8 <MX_GPIO_Init+0x2e8>)
 8001e40:	f001 fe70 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001e44:	2316      	movs	r3, #22
 8001e46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e58:	4619      	mov	r1, r3
 8001e5a:	485b      	ldr	r0, [pc, #364]	@ (8001fc8 <MX_GPIO_Init+0x2e8>)
 8001e5c:	f001 fe62 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001e60:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001e64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e66:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e74:	4619      	mov	r1, r3
 8001e76:	4855      	ldr	r0, [pc, #340]	@ (8001fcc <MX_GPIO_Init+0x2ec>)
 8001e78:	f001 fe54 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001e7c:	2380      	movs	r3, #128	@ 0x80
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e80:	2301      	movs	r3, #1
 8001e82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001e8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e90:	4619      	mov	r1, r3
 8001e92:	484e      	ldr	r0, [pc, #312]	@ (8001fcc <MX_GPIO_Init+0x2ec>)
 8001e94:	f001 fe46 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001e98:	2320      	movs	r3, #32
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e9c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4846      	ldr	r0, [pc, #280]	@ (8001fc8 <MX_GPIO_Init+0x2e8>)
 8001eae:	f001 fe39 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001eb2:	2304      	movs	r3, #4
 8001eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001ebe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4845      	ldr	r0, [pc, #276]	@ (8001fdc <MX_GPIO_Init+0x2fc>)
 8001ec6:	f001 fe2d 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001eca:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001ece:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001edc:	230c      	movs	r3, #12
 8001ede:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	483b      	ldr	r0, [pc, #236]	@ (8001fd4 <MX_GPIO_Init+0x2f4>)
 8001ee8:	f001 fe1c 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001eec:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001ef0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efa:	2303      	movs	r3, #3
 8001efc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001efe:	230c      	movs	r3, #12
 8001f00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f06:	4619      	mov	r1, r3
 8001f08:	4835      	ldr	r0, [pc, #212]	@ (8001fe0 <MX_GPIO_Init+0x300>)
 8001f0a:	f001 fe0b 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001f0e:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001f12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f14:	2302      	movs	r3, #2
 8001f16:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001f20:	230c      	movs	r3, #12
 8001f22:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f28:	4619      	mov	r1, r3
 8001f2a:	482c      	ldr	r0, [pc, #176]	@ (8001fdc <MX_GPIO_Init+0x2fc>)
 8001f2c:	f001 fdfa 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001f30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f36:	2300      	movs	r3, #0
 8001f38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001f3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f42:	4619      	mov	r1, r3
 8001f44:	4825      	ldr	r0, [pc, #148]	@ (8001fdc <MX_GPIO_Init+0x2fc>)
 8001f46:	f001 fded 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001f4a:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f5c:	230c      	movs	r3, #12
 8001f5e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f64:	4619      	mov	r1, r3
 8001f66:	481a      	ldr	r0, [pc, #104]	@ (8001fd0 <MX_GPIO_Init+0x2f0>)
 8001f68:	f001 fddc 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001f6c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f72:	2300      	movs	r3, #0
 8001f74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4813      	ldr	r0, [pc, #76]	@ (8001fd0 <MX_GPIO_Init+0x2f0>)
 8001f82:	f001 fdcf 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001f86:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f94:	2300      	movs	r3, #0
 8001f96:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	480c      	ldr	r0, [pc, #48]	@ (8001fd0 <MX_GPIO_Init+0x2f0>)
 8001fa0:	f001 fdc0 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001fa4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001faa:	2302      	movs	r3, #2
 8001fac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fb6:	2307      	movs	r3, #7
 8001fb8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	e010      	b.n	8001fe4 <MX_GPIO_Init+0x304>
 8001fc2:	bf00      	nop
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40020800 	.word	0x40020800
 8001fcc:	40020000 	.word	0x40020000
 8001fd0:	40020c00 	.word	0x40020c00
 8001fd4:	40021800 	.word	0x40021800
 8001fd8:	40021400 	.word	0x40021400
 8001fdc:	40020400 	.word	0x40020400
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	4812      	ldr	r0, [pc, #72]	@ (8002030 <MX_GPIO_Init+0x350>)
 8001fe6:	f001 fd9d 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001fea:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ffc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002000:	4619      	mov	r1, r3
 8002002:	480c      	ldr	r0, [pc, #48]	@ (8002034 <MX_GPIO_Init+0x354>)
 8002004:	f001 fd8e 	bl	8003b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002008:	2360      	movs	r3, #96	@ 0x60
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200c:	2302      	movs	r3, #2
 800200e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002014:	2303      	movs	r3, #3
 8002016:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002018:	230c      	movs	r3, #12
 800201a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002020:	4619      	mov	r1, r3
 8002022:	4805      	ldr	r0, [pc, #20]	@ (8002038 <MX_GPIO_Init+0x358>)
 8002024:	f001 fd7e 	bl	8003b24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002028:	bf00      	nop
 800202a:	3738      	adds	r7, #56	@ 0x38
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40020000 	.word	0x40020000
 8002034:	40021800 	.word	0x40021800
 8002038:	40020400 	.word	0x40020400

0800203c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002040:	b672      	cpsid	i
}
 8002042:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <Error_Handler+0x8>

08002048 <mapp>:
 */

#include "motorDriver.h"
#include "stdlib.h"

uint32_t mapp(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
 8002054:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	69b9      	ldr	r1, [r7, #24]
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	1a8a      	subs	r2, r1, r2
 8002062:	fb03 f202 	mul.w	r2, r3, r2
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	1acb      	subs	r3, r1, r3
 800206c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	4413      	add	r3, r2
}
 8002074:	4618      	mov	r0, r3
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <motor_CalculatePower>:

void motor_CalculatePower(uint16_t xPos, uint16_t yPos, motorPowTypeDef * motorPow) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af02      	add	r7, sp, #8
 8002086:	4603      	mov	r3, r0
 8002088:	603a      	str	r2, [r7, #0]
 800208a:	80fb      	strh	r3, [r7, #6]
 800208c:	460b      	mov	r3, r1
 800208e:	80bb      	strh	r3, [r7, #4]

	uint16_t base = (uint16_t) mapp(xPos, 512, 1024, 0, 100);
 8002090:	88f8      	ldrh	r0, [r7, #6]
 8002092:	2364      	movs	r3, #100	@ 0x64
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	2300      	movs	r3, #0
 8002098:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800209c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020a0:	f7ff ffd2 	bl	8002048 <mapp>
 80020a4:	4603      	mov	r3, r0
 80020a6:	817b      	strh	r3, [r7, #10]

	// Adjustment value that is applied to both motors
	int16_t adjust = (int16_t) (mapp(512 - yPos, 0, 1024, 0, 100)) * TURNFACTOR;
 80020a8:	88bb      	ldrh	r3, [r7, #4]
 80020aa:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80020ae:	4618      	mov	r0, r3
 80020b0:	2364      	movs	r3, #100	@ 0x64
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2300      	movs	r3, #0
 80020b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ba:	2100      	movs	r1, #0
 80020bc:	f7ff ffc4 	bl	8002048 <mapp>
 80020c0:	4603      	mov	r3, r0
 80020c2:	813b      	strh	r3, [r7, #8]

	// Apply adjustment
	int16_t rightMotor = base - adjust;
 80020c4:	893b      	ldrh	r3, [r7, #8]
 80020c6:	897a      	ldrh	r2, [r7, #10]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	81fb      	strh	r3, [r7, #14]
	int16_t leftMotor = base + adjust;
 80020ce:	893a      	ldrh	r2, [r7, #8]
 80020d0:	897b      	ldrh	r3, [r7, #10]
 80020d2:	4413      	add	r3, r2
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	81bb      	strh	r3, [r7, #12]

	// When joystick is fully back, send HIGH signal to brakePinLeft then set power to 0.
	if ((rightMotor < 0 && leftMotor < 0) || (xPos <= 515 && yPos <= 515)) {
 80020d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	da03      	bge.n	80020e8 <motor_CalculatePower+0x68>
 80020e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	db07      	blt.n	80020f8 <motor_CalculatePower+0x78>
 80020e8:	88fb      	ldrh	r3, [r7, #6]
 80020ea:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 80020ee:	d20e      	bcs.n	800210e <motor_CalculatePower+0x8e>
 80020f0:	88bb      	ldrh	r3, [r7, #4]
 80020f2:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 80020f6:	d20a      	bcs.n	800210e <motor_CalculatePower+0x8e>
	    rightMotor = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	81fb      	strh	r3, [r7, #14]
	    leftMotor = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	81bb      	strh	r3, [r7, #12]

	    // Store motor power
	    motorPow->leftPow = leftMotor;
 8002100:	89ba      	ldrh	r2, [r7, #12]
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	801a      	strh	r2, [r3, #0]
	    motorPow->rightPow = rightMotor;
 8002106:	89fa      	ldrh	r2, [r7, #14]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	805a      	strh	r2, [r3, #2]
 800210c:	e01e      	b.n	800214c <motor_CalculatePower+0xcc>
	}

	else {

		//////////////// Removing values >255 or <0 and setting them to 255 and 0 respectively ///////////////////////
		if (rightMotor < 0) {
 800210e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002112:	2b00      	cmp	r3, #0
 8002114:	da01      	bge.n	800211a <motor_CalculatePower+0x9a>
			rightMotor = 0;
 8002116:	2300      	movs	r3, #0
 8002118:	81fb      	strh	r3, [r7, #14]
		}

		if (leftMotor < 0) {
 800211a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800211e:	2b00      	cmp	r3, #0
 8002120:	da01      	bge.n	8002126 <motor_CalculatePower+0xa6>
			leftMotor = 0;
 8002122:	2300      	movs	r3, #0
 8002124:	81bb      	strh	r3, [r7, #12]
		}

		if (rightMotor > 100) {
 8002126:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800212a:	2b64      	cmp	r3, #100	@ 0x64
 800212c:	dd01      	ble.n	8002132 <motor_CalculatePower+0xb2>
			rightMotor = 100;
 800212e:	2364      	movs	r3, #100	@ 0x64
 8002130:	81fb      	strh	r3, [r7, #14]
		}

		if (leftMotor > 100) {
 8002132:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002136:	2b64      	cmp	r3, #100	@ 0x64
 8002138:	dd01      	ble.n	800213e <motor_CalculatePower+0xbe>
			leftMotor = 100;
 800213a:	2364      	movs	r3, #100	@ 0x64
 800213c:	81bb      	strh	r3, [r7, #12]
		}
		//////////////////////////////////////////////////////////////////////////////////////////////////////////////


		// Store motor power
		motorPow->leftPow = leftMotor;
 800213e:	89ba      	ldrh	r2, [r7, #12]
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	801a      	strh	r2, [r3, #0]
		motorPow->rightPow = rightMotor;
 8002144:	89fa      	ldrh	r2, [r7, #14]
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	805a      	strh	r2, [r3, #2]
	}
}
 800214a:	bf00      	nop
 800214c:	bf00      	nop
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <motor_ApplyPower>:

void motor_ApplyPower(uint16_t powerLeft, uint16_t powerRight) {
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	460a      	mov	r2, r1
 800215e:	80fb      	strh	r3, [r7, #6]
 8002160:	4613      	mov	r3, r2
 8002162:	80bb      	strh	r3, [r7, #4]

	// TODO: Disable Brakes Here

	TIM3->CCR1 = powerLeft;		// Set the left CCR register to change PWM
 8002164:	4a05      	ldr	r2, [pc, #20]	@ (800217c <motor_ApplyPower+0x28>)
 8002166:	88fb      	ldrh	r3, [r7, #6]
 8002168:	6353      	str	r3, [r2, #52]	@ 0x34
	TIM3->CCR3 = powerRight;	// Set the right CCR register to change PWM
 800216a:	4a04      	ldr	r2, [pc, #16]	@ (800217c <motor_ApplyPower+0x28>)
 800216c:	88bb      	ldrh	r3, [r7, #4]
 800216e:	63d3      	str	r3, [r2, #60]	@ 0x3c

}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	40000400 	.word	0x40000400

08002180 <populateMoves>:

	TIM3->CCR1 = 0;
	TIM3->CCR3 = 0;
}

void populateMoves(uint16_t powerLeft, uint16_t powerRight, uint16_t * moveLog) {
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	603a      	str	r2, [r7, #0]
 800218a:	80fb      	strh	r3, [r7, #6]
 800218c:	460b      	mov	r3, r1
 800218e:	80bb      	strh	r3, [r7, #4]

	// BWD
	if (powerLeft < 5 && powerRight < 5) {
 8002190:	88fb      	ldrh	r3, [r7, #6]
 8002192:	2b04      	cmp	r3, #4
 8002194:	d813      	bhi.n	80021be <populateMoves+0x3e>
 8002196:	88bb      	ldrh	r3, [r7, #4]
 8002198:	2b04      	cmp	r3, #4
 800219a:	d810      	bhi.n	80021be <populateMoves+0x3e>

		// Check if move is already displayed
		if ((*moveLog & 0xF) != BACKWARD) {
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	f003 030f 	and.w	r3, r3, #15
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d05c      	beq.n	8002262 <populateMoves+0xe2>

			*moveLog = (*moveLog << 4) | BACKWARD;
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	011b      	lsls	r3, r3, #4
 80021ae:	b21b      	sxth	r3, r3
 80021b0:	f043 0302 	orr.w	r3, r3, #2
 80021b4:	b21b      	sxth	r3, r3
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	801a      	strh	r2, [r3, #0]
		if ((*moveLog & 0xF) != BACKWARD) {
 80021bc:	e051      	b.n	8002262 <populateMoves+0xe2>
	}

	else {

		// LFT
		if (powerLeft < powerRight) {
 80021be:	88fa      	ldrh	r2, [r7, #6]
 80021c0:	88bb      	ldrh	r3, [r7, #4]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d226      	bcs.n	8002214 <populateMoves+0x94>

			// FWD
			if (powerRight - powerLeft < 15) {
 80021c6:	88ba      	ldrh	r2, [r7, #4]
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b0e      	cmp	r3, #14
 80021ce:	dc10      	bgt.n	80021f2 <populateMoves+0x72>

				// Check if move is already displayed
				if ((*moveLog & 0xF) != FORWARD) {
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d042      	beq.n	8002262 <populateMoves+0xe2>

				*moveLog = (*moveLog << 4) | FORWARD;
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	881b      	ldrh	r3, [r3, #0]
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	b21b      	sxth	r3, r3
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	b21b      	sxth	r3, r3
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	801a      	strh	r2, [r3, #0]
					*moveLog = (*moveLog << 4) | RIGHT;
				}
			}
		}
	}
}
 80021f0:	e037      	b.n	8002262 <populateMoves+0xe2>
				if ((*moveLog & 0xF) != LEFT) {
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	881b      	ldrh	r3, [r3, #0]
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	d031      	beq.n	8002262 <populateMoves+0xe2>
					*moveLog = (*moveLog << 4) | LEFT;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	881b      	ldrh	r3, [r3, #0]
 8002202:	011b      	lsls	r3, r3, #4
 8002204:	b21b      	sxth	r3, r3
 8002206:	f043 0304 	orr.w	r3, r3, #4
 800220a:	b21b      	sxth	r3, r3
 800220c:	b29a      	uxth	r2, r3
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	801a      	strh	r2, [r3, #0]
}
 8002212:	e026      	b.n	8002262 <populateMoves+0xe2>
			if (powerLeft - powerRight < 15) {
 8002214:	88fa      	ldrh	r2, [r7, #6]
 8002216:	88bb      	ldrh	r3, [r7, #4]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b0e      	cmp	r3, #14
 800221c:	dc10      	bgt.n	8002240 <populateMoves+0xc0>
				if ((*moveLog & 0xF) != FORWARD) {
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	881b      	ldrh	r3, [r3, #0]
 8002222:	f003 030f 	and.w	r3, r3, #15
 8002226:	2b01      	cmp	r3, #1
 8002228:	d01b      	beq.n	8002262 <populateMoves+0xe2>
					*moveLog = (*moveLog << 4) | FORWARD;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	011b      	lsls	r3, r3, #4
 8002230:	b21b      	sxth	r3, r3
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	b21b      	sxth	r3, r3
 8002238:	b29a      	uxth	r2, r3
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	801a      	strh	r2, [r3, #0]
}
 800223e:	e010      	b.n	8002262 <populateMoves+0xe2>
				if ((*moveLog & 0xF) != RIGHT) {
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	881b      	ldrh	r3, [r3, #0]
 8002244:	f003 030f 	and.w	r3, r3, #15
 8002248:	2b08      	cmp	r3, #8
 800224a:	d00a      	beq.n	8002262 <populateMoves+0xe2>
					*moveLog = (*moveLog << 4) | RIGHT;
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	011b      	lsls	r3, r3, #4
 8002252:	b21b      	sxth	r3, r3
 8002254:	f043 0308 	orr.w	r3, r3, #8
 8002258:	b21b      	sxth	r3, r3
 800225a:	b29a      	uxth	r2, r3
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	801a      	strh	r2, [r3, #0]
}
 8002260:	e7ff      	b.n	8002262 <populateMoves+0xe2>
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
	...

08002270 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	607b      	str	r3, [r7, #4]
 800227a:	4b10      	ldr	r3, [pc, #64]	@ (80022bc <HAL_MspInit+0x4c>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227e:	4a0f      	ldr	r2, [pc, #60]	@ (80022bc <HAL_MspInit+0x4c>)
 8002280:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002284:	6453      	str	r3, [r2, #68]	@ 0x44
 8002286:	4b0d      	ldr	r3, [pc, #52]	@ (80022bc <HAL_MspInit+0x4c>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800228e:	607b      	str	r3, [r7, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	603b      	str	r3, [r7, #0]
 8002296:	4b09      	ldr	r3, [pc, #36]	@ (80022bc <HAL_MspInit+0x4c>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	4a08      	ldr	r2, [pc, #32]	@ (80022bc <HAL_MspInit+0x4c>)
 800229c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a2:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <HAL_MspInit+0x4c>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022ae:	2007      	movs	r0, #7
 80022b0:	f001 fbc2 	bl	8003a38 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40023800 	.word	0x40023800

080022c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08c      	sub	sp, #48	@ 0x30
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	f107 031c 	add.w	r3, r7, #28
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a2e      	ldr	r2, [pc, #184]	@ (8002398 <HAL_ADC_MspInit+0xd8>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d128      	bne.n	8002334 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	61bb      	str	r3, [r7, #24]
 80022e6:	4b2d      	ldr	r3, [pc, #180]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 80022e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ea:	4a2c      	ldr	r2, [pc, #176]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 80022ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80022f2:	4b2a      	ldr	r3, [pc, #168]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 80022f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022fa:	61bb      	str	r3, [r7, #24]
 80022fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	617b      	str	r3, [r7, #20]
 8002302:	4b26      	ldr	r3, [pc, #152]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	4a25      	ldr	r2, [pc, #148]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	6313      	str	r3, [r2, #48]	@ 0x30
 800230e:	4b23      	ldr	r3, [pc, #140]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800231a:	2320      	movs	r3, #32
 800231c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800231e:	2303      	movs	r3, #3
 8002320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002326:	f107 031c 	add.w	r3, r7, #28
 800232a:	4619      	mov	r1, r3
 800232c:	481c      	ldr	r0, [pc, #112]	@ (80023a0 <HAL_ADC_MspInit+0xe0>)
 800232e:	f001 fbf9 	bl	8003b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002332:	e02c      	b.n	800238e <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a1a      	ldr	r2, [pc, #104]	@ (80023a4 <HAL_ADC_MspInit+0xe4>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d127      	bne.n	800238e <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	613b      	str	r3, [r7, #16]
 8002342:	4b16      	ldr	r3, [pc, #88]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 8002344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002346:	4a15      	ldr	r2, [pc, #84]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 8002348:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800234c:	6453      	str	r3, [r2, #68]	@ 0x44
 800234e:	4b13      	ldr	r3, [pc, #76]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 8002350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002352:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	4b0f      	ldr	r3, [pc, #60]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	4a0e      	ldr	r2, [pc, #56]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 8002364:	f043 0304 	orr.w	r3, r3, #4
 8002368:	6313      	str	r3, [r2, #48]	@ 0x30
 800236a:	4b0c      	ldr	r3, [pc, #48]	@ (800239c <HAL_ADC_MspInit+0xdc>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002376:	2308      	movs	r3, #8
 8002378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800237a:	2303      	movs	r3, #3
 800237c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002382:	f107 031c 	add.w	r3, r7, #28
 8002386:	4619      	mov	r1, r3
 8002388:	4807      	ldr	r0, [pc, #28]	@ (80023a8 <HAL_ADC_MspInit+0xe8>)
 800238a:	f001 fbcb 	bl	8003b24 <HAL_GPIO_Init>
}
 800238e:	bf00      	nop
 8002390:	3730      	adds	r7, #48	@ 0x30
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40012000 	.word	0x40012000
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020000 	.word	0x40020000
 80023a4:	40012100 	.word	0x40012100
 80023a8:	40020800 	.word	0x40020800

080023ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	@ 0x28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a29      	ldr	r2, [pc, #164]	@ (8002470 <HAL_I2C_MspInit+0xc4>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d14b      	bne.n	8002466 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	4b28      	ldr	r3, [pc, #160]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d6:	4a27      	ldr	r2, [pc, #156]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 80023d8:	f043 0304 	orr.w	r3, r3, #4
 80023dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023de:	4b25      	ldr	r3, [pc, #148]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	4b21      	ldr	r3, [pc, #132]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f2:	4a20      	ldr	r2, [pc, #128]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 80023f4:	f043 0301 	orr.w	r3, r3, #1
 80023f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002406:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800240a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800240c:	2312      	movs	r3, #18
 800240e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002414:	2303      	movs	r3, #3
 8002416:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002418:	2304      	movs	r3, #4
 800241a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800241c:	f107 0314 	add.w	r3, r7, #20
 8002420:	4619      	mov	r1, r3
 8002422:	4815      	ldr	r0, [pc, #84]	@ (8002478 <HAL_I2C_MspInit+0xcc>)
 8002424:	f001 fb7e 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002428:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800242c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800242e:	2312      	movs	r3, #18
 8002430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002436:	2300      	movs	r3, #0
 8002438:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800243a:	2304      	movs	r3, #4
 800243c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800243e:	f107 0314 	add.w	r3, r7, #20
 8002442:	4619      	mov	r1, r3
 8002444:	480d      	ldr	r0, [pc, #52]	@ (800247c <HAL_I2C_MspInit+0xd0>)
 8002446:	f001 fb6d 	bl	8003b24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	4a08      	ldr	r2, [pc, #32]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 8002454:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002458:	6413      	str	r3, [r2, #64]	@ 0x40
 800245a:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_I2C_MspInit+0xc8>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002466:	bf00      	nop
 8002468:	3728      	adds	r7, #40	@ 0x28
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40005c00 	.word	0x40005c00
 8002474:	40023800 	.word	0x40023800
 8002478:	40020800 	.word	0x40020800
 800247c:	40020000 	.word	0x40020000

08002480 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b09a      	sub	sp, #104	@ 0x68
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002488:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	605a      	str	r2, [r3, #4]
 8002492:	609a      	str	r2, [r3, #8]
 8002494:	60da      	str	r2, [r3, #12]
 8002496:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002498:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800249c:	2230      	movs	r2, #48	@ 0x30
 800249e:	2100      	movs	r1, #0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f005 f957 	bl	8007754 <memset>
  if(hltdc->Instance==LTDC)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a81      	ldr	r2, [pc, #516]	@ (80026b0 <HAL_LTDC_MspInit+0x230>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	f040 80fa 	bne.w	80026a6 <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80024b2:	2308      	movs	r3, #8
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80024b6:	2332      	movs	r3, #50	@ 0x32
 80024b8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80024ba:	2302      	movs	r3, #2
 80024bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80024be:	2300      	movs	r3, #0
 80024c0:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024c6:	4618      	mov	r0, r3
 80024c8:	f003 fdc8 	bl	800605c <HAL_RCCEx_PeriphCLKConfig>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80024d2:	f7ff fdb3 	bl	800203c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	623b      	str	r3, [r7, #32]
 80024da:	4b76      	ldr	r3, [pc, #472]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024de:	4a75      	ldr	r2, [pc, #468]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 80024e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80024e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024e6:	4b73      	ldr	r3, [pc, #460]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 80024e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024ee:	623b      	str	r3, [r7, #32]
 80024f0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	61fb      	str	r3, [r7, #28]
 80024f6:	4b6f      	ldr	r3, [pc, #444]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	4a6e      	ldr	r2, [pc, #440]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 80024fc:	f043 0320 	orr.w	r3, r3, #32
 8002500:	6313      	str	r3, [r2, #48]	@ 0x30
 8002502:	4b6c      	ldr	r3, [pc, #432]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	f003 0320 	and.w	r3, r3, #32
 800250a:	61fb      	str	r3, [r7, #28]
 800250c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	61bb      	str	r3, [r7, #24]
 8002512:	4b68      	ldr	r3, [pc, #416]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002516:	4a67      	ldr	r2, [pc, #412]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002518:	f043 0301 	orr.w	r3, r3, #1
 800251c:	6313      	str	r3, [r2, #48]	@ 0x30
 800251e:	4b65      	ldr	r3, [pc, #404]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	61bb      	str	r3, [r7, #24]
 8002528:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	4b61      	ldr	r3, [pc, #388]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	4a60      	ldr	r2, [pc, #384]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	6313      	str	r3, [r2, #48]	@ 0x30
 800253a:	4b5e      	ldr	r3, [pc, #376]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	613b      	str	r3, [r7, #16]
 800254a:	4b5a      	ldr	r3, [pc, #360]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a59      	ldr	r2, [pc, #356]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002550:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b57      	ldr	r3, [pc, #348]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800255e:	613b      	str	r3, [r7, #16]
 8002560:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	4b53      	ldr	r3, [pc, #332]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	4a52      	ldr	r2, [pc, #328]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 800256c:	f043 0304 	orr.w	r3, r3, #4
 8002570:	6313      	str	r3, [r2, #48]	@ 0x30
 8002572:	4b50      	ldr	r3, [pc, #320]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002576:	f003 0304 	and.w	r3, r3, #4
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
 8002580:	60bb      	str	r3, [r7, #8]
 8002582:	4b4c      	ldr	r3, [pc, #304]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002586:	4a4b      	ldr	r2, [pc, #300]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002588:	f043 0308 	orr.w	r3, r3, #8
 800258c:	6313      	str	r3, [r2, #48]	@ 0x30
 800258e:	4b49      	ldr	r3, [pc, #292]	@ (80026b4 <HAL_LTDC_MspInit+0x234>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	60bb      	str	r3, [r7, #8]
 8002598:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800259a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800259e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a0:	2302      	movs	r3, #2
 80025a2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a4:	2300      	movs	r3, #0
 80025a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a8:	2300      	movs	r3, #0
 80025aa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80025ac:	230e      	movs	r3, #14
 80025ae:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80025b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80025b4:	4619      	mov	r1, r3
 80025b6:	4840      	ldr	r0, [pc, #256]	@ (80026b8 <HAL_LTDC_MspInit+0x238>)
 80025b8:	f001 fab4 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80025bc:	f641 0358 	movw	r3, #6232	@ 0x1858
 80025c0:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c2:	2302      	movs	r3, #2
 80025c4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ca:	2300      	movs	r3, #0
 80025cc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80025ce:	230e      	movs	r3, #14
 80025d0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80025d6:	4619      	mov	r1, r3
 80025d8:	4838      	ldr	r0, [pc, #224]	@ (80026bc <HAL_LTDC_MspInit+0x23c>)
 80025da:	f001 faa3 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80025de:	2303      	movs	r3, #3
 80025e0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e2:	2302      	movs	r3, #2
 80025e4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ea:	2300      	movs	r3, #0
 80025ec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80025ee:	2309      	movs	r3, #9
 80025f0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80025f6:	4619      	mov	r1, r3
 80025f8:	4831      	ldr	r0, [pc, #196]	@ (80026c0 <HAL_LTDC_MspInit+0x240>)
 80025fa:	f001 fa93 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80025fe:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002602:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002604:	2302      	movs	r3, #2
 8002606:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002608:	2300      	movs	r3, #0
 800260a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260c:	2300      	movs	r3, #0
 800260e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002610:	230e      	movs	r3, #14
 8002612:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002614:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002618:	4619      	mov	r1, r3
 800261a:	4829      	ldr	r0, [pc, #164]	@ (80026c0 <HAL_LTDC_MspInit+0x240>)
 800261c:	f001 fa82 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002620:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002624:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002626:	2302      	movs	r3, #2
 8002628:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262e:	2300      	movs	r3, #0
 8002630:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002632:	230e      	movs	r3, #14
 8002634:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002636:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800263a:	4619      	mov	r1, r3
 800263c:	4821      	ldr	r0, [pc, #132]	@ (80026c4 <HAL_LTDC_MspInit+0x244>)
 800263e:	f001 fa71 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002642:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002646:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002650:	2300      	movs	r3, #0
 8002652:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002654:	230e      	movs	r3, #14
 8002656:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002658:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800265c:	4619      	mov	r1, r3
 800265e:	481a      	ldr	r0, [pc, #104]	@ (80026c8 <HAL_LTDC_MspInit+0x248>)
 8002660:	f001 fa60 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002664:	2348      	movs	r3, #72	@ 0x48
 8002666:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002668:	2302      	movs	r3, #2
 800266a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266c:	2300      	movs	r3, #0
 800266e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002670:	2300      	movs	r3, #0
 8002672:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002674:	230e      	movs	r3, #14
 8002676:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002678:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800267c:	4619      	mov	r1, r3
 800267e:	4813      	ldr	r0, [pc, #76]	@ (80026cc <HAL_LTDC_MspInit+0x24c>)
 8002680:	f001 fa50 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002684:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002688:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268a:	2302      	movs	r3, #2
 800268c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268e:	2300      	movs	r3, #0
 8002690:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002692:	2300      	movs	r3, #0
 8002694:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002696:	2309      	movs	r3, #9
 8002698:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800269a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800269e:	4619      	mov	r1, r3
 80026a0:	4808      	ldr	r0, [pc, #32]	@ (80026c4 <HAL_LTDC_MspInit+0x244>)
 80026a2:	f001 fa3f 	bl	8003b24 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 80026a6:	bf00      	nop
 80026a8:	3768      	adds	r7, #104	@ 0x68
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40016800 	.word	0x40016800
 80026b4:	40023800 	.word	0x40023800
 80026b8:	40021400 	.word	0x40021400
 80026bc:	40020000 	.word	0x40020000
 80026c0:	40020400 	.word	0x40020400
 80026c4:	40021800 	.word	0x40021800
 80026c8:	40020800 	.word	0x40020800
 80026cc:	40020c00 	.word	0x40020c00

080026d0 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a0b      	ldr	r2, [pc, #44]	@ (800270c <HAL_RNG_MspInit+0x3c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d10d      	bne.n	80026fe <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002710 <HAL_RNG_MspInit+0x40>)
 80026e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ea:	4a09      	ldr	r2, [pc, #36]	@ (8002710 <HAL_RNG_MspInit+0x40>)
 80026ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026f0:	6353      	str	r3, [r2, #52]	@ 0x34
 80026f2:	4b07      	ldr	r3, [pc, #28]	@ (8002710 <HAL_RNG_MspInit+0x40>)
 80026f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 80026fe:	bf00      	nop
 8002700:	3714      	adds	r7, #20
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	50060800 	.word	0x50060800
 8002710:	40023800 	.word	0x40023800

08002714 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08a      	sub	sp, #40	@ 0x28
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	609a      	str	r2, [r3, #8]
 8002728:	60da      	str	r2, [r3, #12]
 800272a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a19      	ldr	r2, [pc, #100]	@ (8002798 <HAL_SPI_MspInit+0x84>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d12c      	bne.n	8002790 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	4b18      	ldr	r3, [pc, #96]	@ (800279c <HAL_SPI_MspInit+0x88>)
 800273c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273e:	4a17      	ldr	r2, [pc, #92]	@ (800279c <HAL_SPI_MspInit+0x88>)
 8002740:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002744:	6453      	str	r3, [r2, #68]	@ 0x44
 8002746:	4b15      	ldr	r3, [pc, #84]	@ (800279c <HAL_SPI_MspInit+0x88>)
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	60fb      	str	r3, [r7, #12]
 8002756:	4b11      	ldr	r3, [pc, #68]	@ (800279c <HAL_SPI_MspInit+0x88>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	4a10      	ldr	r2, [pc, #64]	@ (800279c <HAL_SPI_MspInit+0x88>)
 800275c:	f043 0320 	orr.w	r3, r3, #32
 8002760:	6313      	str	r3, [r2, #48]	@ 0x30
 8002762:	4b0e      	ldr	r3, [pc, #56]	@ (800279c <HAL_SPI_MspInit+0x88>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	f003 0320 	and.w	r3, r3, #32
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800276e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002774:	2302      	movs	r3, #2
 8002776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277c:	2300      	movs	r3, #0
 800277e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002780:	2305      	movs	r3, #5
 8002782:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002784:	f107 0314 	add.w	r3, r7, #20
 8002788:	4619      	mov	r1, r3
 800278a:	4805      	ldr	r0, [pc, #20]	@ (80027a0 <HAL_SPI_MspInit+0x8c>)
 800278c:	f001 f9ca 	bl	8003b24 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002790:	bf00      	nop
 8002792:	3728      	adds	r7, #40	@ 0x28
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40015000 	.word	0x40015000
 800279c:	40023800 	.word	0x40023800
 80027a0:	40021400 	.word	0x40021400

080027a4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a08      	ldr	r2, [pc, #32]	@ (80027d4 <HAL_SPI_MspDeInit+0x30>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d10a      	bne.n	80027cc <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80027b6:	4b08      	ldr	r3, [pc, #32]	@ (80027d8 <HAL_SPI_MspDeInit+0x34>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	4a07      	ldr	r2, [pc, #28]	@ (80027d8 <HAL_SPI_MspDeInit+0x34>)
 80027bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80027c0:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80027c2:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80027c6:	4805      	ldr	r0, [pc, #20]	@ (80027dc <HAL_SPI_MspDeInit+0x38>)
 80027c8:	f001 fb58 	bl	8003e7c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 80027cc:	bf00      	nop
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40015000 	.word	0x40015000
 80027d8:	40023800 	.word	0x40023800
 80027dc:	40021400 	.word	0x40021400

080027e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0b      	ldr	r2, [pc, #44]	@ (800281c <HAL_TIM_Base_MspInit+0x3c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d10d      	bne.n	800280e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002820 <HAL_TIM_Base_MspInit+0x40>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	4a09      	ldr	r2, [pc, #36]	@ (8002820 <HAL_TIM_Base_MspInit+0x40>)
 80027fc:	f043 0302 	orr.w	r3, r3, #2
 8002800:	6413      	str	r3, [r2, #64]	@ 0x40
 8002802:	4b07      	ldr	r3, [pc, #28]	@ (8002820 <HAL_TIM_Base_MspInit+0x40>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800280e:	bf00      	nop
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40000400 	.word	0x40000400
 8002820:	40023800 	.word	0x40023800

08002824 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08a      	sub	sp, #40	@ 0x28
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 0314 	add.w	r3, r7, #20
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
 800283a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a21      	ldr	r2, [pc, #132]	@ (80028c8 <HAL_TIM_MspPostInit+0xa4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d13c      	bne.n	80028c0 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
 800284a:	4b20      	ldr	r3, [pc, #128]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a1f      	ldr	r2, [pc, #124]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 8002850:	f043 0304 	orr.w	r3, r3, #4
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b1d      	ldr	r3, [pc, #116]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	4b19      	ldr	r3, [pc, #100]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	4a18      	ldr	r2, [pc, #96]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 800286c:	f043 0302 	orr.w	r3, r3, #2
 8002870:	6313      	str	r3, [r2, #48]	@ 0x30
 8002872:	4b16      	ldr	r3, [pc, #88]	@ (80028cc <HAL_TIM_MspPostInit+0xa8>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800287e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002884:	2302      	movs	r3, #2
 8002886:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288c:	2300      	movs	r3, #0
 800288e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002890:	2302      	movs	r3, #2
 8002892:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002894:	f107 0314 	add.w	r3, r7, #20
 8002898:	4619      	mov	r1, r3
 800289a:	480d      	ldr	r0, [pc, #52]	@ (80028d0 <HAL_TIM_MspPostInit+0xac>)
 800289c:	f001 f942 	bl	8003b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80028a0:	2310      	movs	r3, #16
 80028a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a4:	2302      	movs	r3, #2
 80028a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028b0:	2302      	movs	r3, #2
 80028b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	4619      	mov	r1, r3
 80028ba:	4806      	ldr	r0, [pc, #24]	@ (80028d4 <HAL_TIM_MspPostInit+0xb0>)
 80028bc:	f001 f932 	bl	8003b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028c0:	bf00      	nop
 80028c2:	3728      	adds	r7, #40	@ 0x28
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40000400 	.word	0x40000400
 80028cc:	40023800 	.word	0x40023800
 80028d0:	40020800 	.word	0x40020800
 80028d4:	40020400 	.word	0x40020400

080028d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028dc:	bf00      	nop
 80028de:	e7fd      	b.n	80028dc <NMI_Handler+0x4>

080028e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028e4:	bf00      	nop
 80028e6:	e7fd      	b.n	80028e4 <HardFault_Handler+0x4>

080028e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028ec:	bf00      	nop
 80028ee:	e7fd      	b.n	80028ec <MemManage_Handler+0x4>

080028f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028f4:	bf00      	nop
 80028f6:	e7fd      	b.n	80028f4 <BusFault_Handler+0x4>

080028f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <UsageFault_Handler+0x4>

08002900 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800290e:	b480      	push	{r7}
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002912:	bf00      	nop
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002920:	bf00      	nop
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800292e:	f000 fb1d 	bl	8002f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002946:	2b00      	cmp	r3, #0
 8002948:	db0b      	blt.n	8002962 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	f003 021f 	and.w	r2, r3, #31
 8002950:	4907      	ldr	r1, [pc, #28]	@ (8002970 <__NVIC_EnableIRQ+0x38>)
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	095b      	lsrs	r3, r3, #5
 8002958:	2001      	movs	r0, #1
 800295a:	fa00 f202 	lsl.w	r2, r0, r2
 800295e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	e000e100 	.word	0xe000e100

08002974 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 800297a:	f000 f965 	bl	8002c48 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 800297e:	f000 f925 	bl	8002bcc <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002982:	2202      	movs	r2, #2
 8002984:	2103      	movs	r1, #3
 8002986:	2082      	movs	r0, #130	@ 0x82
 8002988:	f000 f9b2 	bl	8002cf0 <I2C3_Write>
    HAL_Delay(5);
 800298c:	2005      	movs	r0, #5
 800298e:	f000 fb0d 	bl	8002fac <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002992:	2200      	movs	r2, #0
 8002994:	2103      	movs	r1, #3
 8002996:	2082      	movs	r0, #130	@ 0x82
 8002998:	f000 f9aa 	bl	8002cf0 <I2C3_Write>
    HAL_Delay(2);
 800299c:	2002      	movs	r0, #2
 800299e:	f000 fb05 	bl	8002fac <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 80029a2:	1cba      	adds	r2, r7, #2
 80029a4:	2302      	movs	r3, #2
 80029a6:	2100      	movs	r1, #0
 80029a8:	2082      	movs	r0, #130	@ 0x82
 80029aa:	f000 f9f1 	bl	8002d90 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 80029ae:	887b      	ldrh	r3, [r7, #2]
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 80029b4:	887b      	ldrh	r3, [r7, #2]
 80029b6:	0a1b      	lsrs	r3, r3, #8
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	88fb      	ldrh	r3, [r7, #6]
 80029bc:	4313      	orrs	r3, r2
 80029be:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 80029c0:	88fb      	ldrh	r3, [r7, #6]
 80029c2:	f640 0211 	movw	r2, #2065	@ 0x811
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d001      	beq.n	80029ce <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e095      	b.n	8002afa <STMPE811_Init+0x186>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80029ce:	2202      	movs	r2, #2
 80029d0:	2103      	movs	r1, #3
 80029d2:	2082      	movs	r0, #130	@ 0x82
 80029d4:	f000 f98c 	bl	8002cf0 <I2C3_Write>
    HAL_Delay(5);
 80029d8:	2005      	movs	r0, #5
 80029da:	f000 fae7 	bl	8002fac <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80029de:	2200      	movs	r2, #0
 80029e0:	2103      	movs	r1, #3
 80029e2:	2082      	movs	r0, #130	@ 0x82
 80029e4:	f000 f984 	bl	8002cf0 <I2C3_Write>
    HAL_Delay(2);
 80029e8:	2002      	movs	r0, #2
 80029ea:	f000 fadf 	bl	8002fac <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 80029ee:	2004      	movs	r0, #4
 80029f0:	f000 f887 	bl	8002b02 <STMPE811_Read>
 80029f4:	4603      	mov	r3, r0
 80029f6:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 80029f8:	797b      	ldrb	r3, [r7, #5]
 80029fa:	f023 0301 	bic.w	r3, r3, #1
 80029fe:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002a00:	797b      	ldrb	r3, [r7, #5]
 8002a02:	461a      	mov	r2, r3
 8002a04:	2104      	movs	r1, #4
 8002a06:	2082      	movs	r0, #130	@ 0x82
 8002a08:	f000 f972 	bl	8002cf0 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002a0c:	2004      	movs	r0, #4
 8002a0e:	f000 f878 	bl	8002b02 <STMPE811_Read>
 8002a12:	4603      	mov	r3, r0
 8002a14:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8002a16:	797b      	ldrb	r3, [r7, #5]
 8002a18:	f023 0302 	bic.w	r3, r3, #2
 8002a1c:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002a1e:	797b      	ldrb	r3, [r7, #5]
 8002a20:	461a      	mov	r2, r3
 8002a22:	2104      	movs	r1, #4
 8002a24:	2082      	movs	r0, #130	@ 0x82
 8002a26:	f000 f963 	bl	8002cf0 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002a2a:	2249      	movs	r2, #73	@ 0x49
 8002a2c:	2120      	movs	r1, #32
 8002a2e:	2082      	movs	r0, #130	@ 0x82
 8002a30:	f000 f95e 	bl	8002cf0 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8002a34:	2002      	movs	r0, #2
 8002a36:	f000 fab9 	bl	8002fac <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	2121      	movs	r1, #33	@ 0x21
 8002a3e:	2082      	movs	r0, #130	@ 0x82
 8002a40:	f000 f956 	bl	8002cf0 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8002a44:	2017      	movs	r0, #23
 8002a46:	f000 f85c 	bl	8002b02 <STMPE811_Read>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8002a4e:	797b      	ldrb	r3, [r7, #5]
 8002a50:	f043 031e 	orr.w	r3, r3, #30
 8002a54:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8002a56:	797b      	ldrb	r3, [r7, #5]
 8002a58:	461a      	mov	r2, r3
 8002a5a:	2117      	movs	r1, #23
 8002a5c:	2082      	movs	r0, #130	@ 0x82
 8002a5e:	f000 f947 	bl	8002cf0 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8002a62:	229a      	movs	r2, #154	@ 0x9a
 8002a64:	2141      	movs	r1, #65	@ 0x41
 8002a66:	2082      	movs	r0, #130	@ 0x82
 8002a68:	f000 f942 	bl	8002cf0 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	214a      	movs	r1, #74	@ 0x4a
 8002a70:	2082      	movs	r0, #130	@ 0x82
 8002a72:	f000 f93d 	bl	8002cf0 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002a76:	2201      	movs	r2, #1
 8002a78:	214b      	movs	r1, #75	@ 0x4b
 8002a7a:	2082      	movs	r0, #130	@ 0x82
 8002a7c:	f000 f938 	bl	8002cf0 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002a80:	2200      	movs	r2, #0
 8002a82:	214b      	movs	r1, #75	@ 0x4b
 8002a84:	2082      	movs	r0, #130	@ 0x82
 8002a86:	f000 f933 	bl	8002cf0 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	2156      	movs	r1, #86	@ 0x56
 8002a8e:	2082      	movs	r0, #130	@ 0x82
 8002a90:	f000 f92e 	bl	8002cf0 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8002a94:	2201      	movs	r2, #1
 8002a96:	2158      	movs	r1, #88	@ 0x58
 8002a98:	2082      	movs	r0, #130	@ 0x82
 8002a9a:	f000 f929 	bl	8002cf0 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8002a9e:	2203      	movs	r2, #3
 8002aa0:	2140      	movs	r1, #64	@ 0x40
 8002aa2:	2082      	movs	r0, #130	@ 0x82
 8002aa4:	f000 f924 	bl	8002cf0 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002aa8:	22ff      	movs	r2, #255	@ 0xff
 8002aaa:	210b      	movs	r1, #11
 8002aac:	2082      	movs	r0, #130	@ 0x82
 8002aae:	f000 f91f 	bl	8002cf0 <I2C3_Write>

    /* Enable global interrupts */
    #if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

    enableInterruptSupportForTouch();
 8002ab2:	f000 f849 	bl	8002b48 <enableInterruptSupportForTouch>

    mode = STMPE811_Read(STMPE811_INT_CTRL);
 8002ab6:	2009      	movs	r0, #9
 8002ab8:	f000 f823 	bl	8002b02 <STMPE811_Read>
 8002abc:	4603      	mov	r3, r0
 8002abe:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8002ac0:	797b      	ldrb	r3, [r7, #5]
 8002ac2:	f043 0301 	orr.w	r3, r3, #1
 8002ac6:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_CTRL, mode);
 8002ac8:	797b      	ldrb	r3, [r7, #5]
 8002aca:	461a      	mov	r2, r3
 8002acc:	2109      	movs	r1, #9
 8002ace:	2082      	movs	r0, #130	@ 0x82
 8002ad0:	f000 f90e 	bl	8002cf0 <I2C3_Write>
    
    /* Enable touch interrupt */
    mode = STMPE811_Read(STMPE811_INT_EN);
 8002ad4:	200a      	movs	r0, #10
 8002ad6:	f000 f814 	bl	8002b02 <STMPE811_Read>
 8002ada:	4603      	mov	r3, r0
 8002adc:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8002ade:	797b      	ldrb	r3, [r7, #5]
 8002ae0:	f043 0301 	orr.w	r3, r3, #1
 8002ae4:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
 8002ae6:	797b      	ldrb	r3, [r7, #5]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	210a      	movs	r1, #10
 8002aec:	2082      	movs	r0, #130	@ 0x82
 8002aee:	f000 f8ff 	bl	8002cf0 <I2C3_Write>
    
    #endif // COMPILE_TOUCH_INTERRUPT_SUPPORT
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8002af2:	20c8      	movs	r0, #200	@ 0xc8
 8002af4:	f000 fa5a 	bl	8002fac <HAL_Delay>

    return STMPE811_State_Ok;
 8002af8:	2302      	movs	r3, #2

}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b084      	sub	sp, #16
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	4603      	mov	r3, r0
 8002b0a:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8002b0c:	f107 020f 	add.w	r2, r7, #15
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	4619      	mov	r1, r3
 8002b14:	2082      	movs	r0, #130	@ 0x82
 8002b16:	f000 f915 	bl	8002d44 <I2C3_Read>

    return readData;
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <STMPE811_Write>:

void STMPE811_Write(uint8_t reg, uint8_t dataToWrite)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	460a      	mov	r2, r1
 8002b2e:	71fb      	strb	r3, [r7, #7]
 8002b30:	4613      	mov	r3, r2
 8002b32:	71bb      	strb	r3, [r7, #6]
    I2C3_Write(STMPE811_ADDRESS, reg, dataToWrite);
 8002b34:	79ba      	ldrb	r2, [r7, #6]
 8002b36:	79fb      	ldrb	r3, [r7, #7]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	2082      	movs	r0, #130	@ 0x82
 8002b3c:	f000 f8d8 	bl	8002cf0 <I2C3_Write>
}
 8002b40:	bf00      	nop
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <enableInterruptSupportForTouch>:
}

#if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

void enableInterruptSupportForTouch(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
    // Initialze the GPIO and enable the interrupt
    // Interrupt is on interrupt Line PA15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4e:	2300      	movs	r3, #0
 8002b50:	603b      	str	r3, [r7, #0]
 8002b52:	4b14      	ldr	r3, [pc, #80]	@ (8002ba4 <enableInterruptSupportForTouch+0x5c>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b56:	4a13      	ldr	r2, [pc, #76]	@ (8002ba4 <enableInterruptSupportForTouch+0x5c>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ba4 <enableInterruptSupportForTouch+0x5c>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	603b      	str	r3, [r7, #0]
 8002b68:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6a:	1d3b      	adds	r3, r7, #4
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	605a      	str	r2, [r3, #4]
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	60da      	str	r2, [r3, #12]
 8002b76:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b7c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002b7e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002b82:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b84:	2300      	movs	r3, #0
 8002b86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8c:	1d3b      	adds	r3, r7, #4
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4805      	ldr	r0, [pc, #20]	@ (8002ba8 <enableInterruptSupportForTouch+0x60>)
 8002b92:	f000 ffc7 	bl	8003b24 <HAL_GPIO_Init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b96:	2028      	movs	r0, #40	@ 0x28
 8002b98:	f7ff fece 	bl	8002938 <__NVIC_EnableIRQ>

}
 8002b9c:	bf00      	nop
 8002b9e:	3718      	adds	r7, #24
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	40020000 	.word	0x40020000

08002bac <verifyHAL_I2C_IS_OKAY>:

#endif 


//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8002bb0:	4b05      	ldr	r3, [pc, #20]	@ (8002bc8 <verifyHAL_I2C_IS_OKAY+0x1c>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8002bb8:	bf00      	nop
 8002bba:	e7fd      	b.n	8002bb8 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8002bbc:	bf00      	nop
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	20025c6c 	.word	0x20025c6c

08002bcc <I2C3_Init>:

static void I2C3_Init()
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	603b      	str	r3, [r7, #0]
 8002bd6:	4b18      	ldr	r3, [pc, #96]	@ (8002c38 <I2C3_Init+0x6c>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	4a17      	ldr	r2, [pc, #92]	@ (8002c38 <I2C3_Init+0x6c>)
 8002bdc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002be2:	4b15      	ldr	r3, [pc, #84]	@ (8002c38 <I2C3_Init+0x6c>)
 8002be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bea:	603b      	str	r3, [r7, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8002bee:	4b13      	ldr	r3, [pc, #76]	@ (8002c3c <I2C3_Init+0x70>)
 8002bf0:	4a13      	ldr	r2, [pc, #76]	@ (8002c40 <I2C3_Init+0x74>)
 8002bf2:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8002bf4:	4b11      	ldr	r3, [pc, #68]	@ (8002c3c <I2C3_Init+0x70>)
 8002bf6:	4a13      	ldr	r2, [pc, #76]	@ (8002c44 <I2C3_Init+0x78>)
 8002bf8:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002bfa:	4b10      	ldr	r3, [pc, #64]	@ (8002c3c <I2C3_Init+0x70>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8002c00:	4b0e      	ldr	r3, [pc, #56]	@ (8002c3c <I2C3_Init+0x70>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c06:	4b0d      	ldr	r3, [pc, #52]	@ (8002c3c <I2C3_Init+0x70>)
 8002c08:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c0c:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8002c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c3c <I2C3_Init+0x70>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c14:	4b09      	ldr	r3, [pc, #36]	@ (8002c3c <I2C3_Init+0x70>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8002c1a:	4808      	ldr	r0, [pc, #32]	@ (8002c3c <I2C3_Init+0x70>)
 8002c1c:	f001 fa54 	bl	80040c8 <HAL_I2C_Init>
 8002c20:	4603      	mov	r3, r0
 8002c22:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8002c24:	79fb      	ldrb	r3, [r7, #7]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8002c2a:	bf00      	nop
 8002c2c:	e7fd      	b.n	8002c2a <I2C3_Init+0x5e>
    }
    return;
 8002c2e:	bf00      	nop
}
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	20025c18 	.word	0x20025c18
 8002c40:	40005c00 	.word	0x40005c00
 8002c44:	000186a0 	.word	0x000186a0

08002c48 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b088      	sub	sp, #32
 8002c4c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c4e:	f107 030c 	add.w	r3, r7, #12
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
 8002c56:	605a      	str	r2, [r3, #4]
 8002c58:	609a      	str	r2, [r3, #8]
 8002c5a:	60da      	str	r2, [r3, #12]
 8002c5c:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c5e:	2300      	movs	r3, #0
 8002c60:	60bb      	str	r3, [r7, #8]
 8002c62:	4b20      	ldr	r3, [pc, #128]	@ (8002ce4 <I2C3_MspInit+0x9c>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c66:	4a1f      	ldr	r2, [pc, #124]	@ (8002ce4 <I2C3_MspInit+0x9c>)
 8002c68:	f043 0304 	orr.w	r3, r3, #4
 8002c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce4 <I2C3_MspInit+0x9c>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	f003 0304 	and.w	r3, r3, #4
 8002c76:	60bb      	str	r3, [r7, #8]
 8002c78:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	4b19      	ldr	r3, [pc, #100]	@ (8002ce4 <I2C3_MspInit+0x9c>)
 8002c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c82:	4a18      	ldr	r2, [pc, #96]	@ (8002ce4 <I2C3_MspInit+0x9c>)
 8002c84:	f043 0301 	orr.w	r3, r3, #1
 8002c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c8a:	4b16      	ldr	r3, [pc, #88]	@ (8002ce4 <I2C3_MspInit+0x9c>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	607b      	str	r3, [r7, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002c96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c9c:	2312      	movs	r3, #18
 8002c9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002ca8:	2304      	movs	r3, #4
 8002caa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002cac:	f107 030c 	add.w	r3, r7, #12
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	480d      	ldr	r0, [pc, #52]	@ (8002ce8 <I2C3_MspInit+0xa0>)
 8002cb4:	f000 ff36 	bl	8003b24 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002cb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cbc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cbe:	2312      	movs	r3, #18
 8002cc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002cca:	2304      	movs	r3, #4
 8002ccc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002cce:	f107 030c 	add.w	r3, r7, #12
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	4805      	ldr	r0, [pc, #20]	@ (8002cec <I2C3_MspInit+0xa4>)
 8002cd6:	f000 ff25 	bl	8003b24 <HAL_GPIO_Init>
    
}
 8002cda:	bf00      	nop
 8002cdc:	3720      	adds	r7, #32
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40020800 	.word	0x40020800
 8002cec:	40020000 	.word	0x40020000

08002cf0 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b088      	sub	sp, #32
 8002cf4:	af04      	add	r7, sp, #16
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	80fb      	strh	r3, [r7, #6]
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	717b      	strb	r3, [r7, #5]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8002d02:	793b      	ldrb	r3, [r7, #4]
 8002d04:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002d06:	797b      	ldrb	r3, [r7, #5]
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	88f9      	ldrh	r1, [r7, #6]
 8002d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d38 <I2C3_Write+0x48>)
 8002d0e:	9302      	str	r3, [sp, #8]
 8002d10:	2301      	movs	r3, #1
 8002d12:	9301      	str	r3, [sp, #4]
 8002d14:	f107 030f 	add.w	r3, r7, #15
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	4807      	ldr	r0, [pc, #28]	@ (8002d3c <I2C3_Write+0x4c>)
 8002d1e:	f001 fb17 	bl	8004350 <HAL_I2C_Mem_Write>
 8002d22:	4603      	mov	r3, r0
 8002d24:	461a      	mov	r2, r3
 8002d26:	4b06      	ldr	r3, [pc, #24]	@ (8002d40 <I2C3_Write+0x50>)
 8002d28:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002d2a:	f7ff ff3f 	bl	8002bac <verifyHAL_I2C_IS_OKAY>
}
 8002d2e:	bf00      	nop
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	0003d090 	.word	0x0003d090
 8002d3c:	20025c18 	.word	0x20025c18
 8002d40:	20025c6c 	.word	0x20025c6c

08002d44 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af04      	add	r7, sp, #16
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	603a      	str	r2, [r7, #0]
 8002d4e:	71fb      	strb	r3, [r7, #7]
 8002d50:	460b      	mov	r3, r1
 8002d52:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	b299      	uxth	r1, r3
 8002d58:	79bb      	ldrb	r3, [r7, #6]
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	4b09      	ldr	r3, [pc, #36]	@ (8002d84 <I2C3_Read+0x40>)
 8002d5e:	9302      	str	r3, [sp, #8]
 8002d60:	2301      	movs	r3, #1
 8002d62:	9301      	str	r3, [sp, #4]
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	9300      	str	r3, [sp, #0]
 8002d68:	2301      	movs	r3, #1
 8002d6a:	4807      	ldr	r0, [pc, #28]	@ (8002d88 <I2C3_Read+0x44>)
 8002d6c:	f001 fbea 	bl	8004544 <HAL_I2C_Mem_Read>
 8002d70:	4603      	mov	r3, r0
 8002d72:	461a      	mov	r2, r3
 8002d74:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <I2C3_Read+0x48>)
 8002d76:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002d78:	f7ff ff18 	bl	8002bac <verifyHAL_I2C_IS_OKAY>
}
 8002d7c:	bf00      	nop
 8002d7e:	3708      	adds	r7, #8
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	0003d090 	.word	0x0003d090
 8002d88:	20025c18 	.word	0x20025c18
 8002d8c:	20025c6c 	.word	0x20025c6c

08002d90 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af04      	add	r7, sp, #16
 8002d96:	603a      	str	r2, [r7, #0]
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	71fb      	strb	r3, [r7, #7]
 8002d9e:	460b      	mov	r3, r1
 8002da0:	71bb      	strb	r3, [r7, #6]
 8002da2:	4613      	mov	r3, r2
 8002da4:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8002da6:	79fb      	ldrb	r3, [r7, #7]
 8002da8:	b299      	uxth	r1, r3
 8002daa:	79bb      	ldrb	r3, [r7, #6]
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	4b07      	ldr	r3, [pc, #28]	@ (8002dcc <I2C3_MulitByteRead+0x3c>)
 8002db0:	9302      	str	r3, [sp, #8]
 8002db2:	88bb      	ldrh	r3, [r7, #4]
 8002db4:	9301      	str	r3, [sp, #4]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	2301      	movs	r3, #1
 8002dbc:	4804      	ldr	r0, [pc, #16]	@ (8002dd0 <I2C3_MulitByteRead+0x40>)
 8002dbe:	f001 fbc1 	bl	8004544 <HAL_I2C_Mem_Read>
}
 8002dc2:	bf00      	nop
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	0003d090 	.word	0x0003d090
 8002dd0:	20025c18 	.word	0x20025c18

08002dd4 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
	...

08002de4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dec:	4a14      	ldr	r2, [pc, #80]	@ (8002e40 <_sbrk+0x5c>)
 8002dee:	4b15      	ldr	r3, [pc, #84]	@ (8002e44 <_sbrk+0x60>)
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002df8:	4b13      	ldr	r3, [pc, #76]	@ (8002e48 <_sbrk+0x64>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d102      	bne.n	8002e06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e00:	4b11      	ldr	r3, [pc, #68]	@ (8002e48 <_sbrk+0x64>)
 8002e02:	4a12      	ldr	r2, [pc, #72]	@ (8002e4c <_sbrk+0x68>)
 8002e04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e06:	4b10      	ldr	r3, [pc, #64]	@ (8002e48 <_sbrk+0x64>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d207      	bcs.n	8002e24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e14:	f004 fca6 	bl	8007764 <__errno>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	220c      	movs	r2, #12
 8002e1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e22:	e009      	b.n	8002e38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e24:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <_sbrk+0x64>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e2a:	4b07      	ldr	r3, [pc, #28]	@ (8002e48 <_sbrk+0x64>)
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4413      	add	r3, r2
 8002e32:	4a05      	ldr	r2, [pc, #20]	@ (8002e48 <_sbrk+0x64>)
 8002e34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e36:	68fb      	ldr	r3, [r7, #12]
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20030000 	.word	0x20030000
 8002e44:	00000400 	.word	0x00000400
 8002e48:	20025c70 	.word	0x20025c70
 8002e4c:	20025dc0 	.word	0x20025dc0

08002e50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e54:	4b06      	ldr	r3, [pc, #24]	@ (8002e70 <SystemInit+0x20>)
 8002e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e5a:	4a05      	ldr	r2, [pc, #20]	@ (8002e70 <SystemInit+0x20>)
 8002e5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002e74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002eac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e78:	f7ff ffea 	bl	8002e50 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e7c:	480c      	ldr	r0, [pc, #48]	@ (8002eb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e7e:	490d      	ldr	r1, [pc, #52]	@ (8002eb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e80:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e84:	e002      	b.n	8002e8c <LoopCopyDataInit>

08002e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e8a:	3304      	adds	r3, #4

08002e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e90:	d3f9      	bcc.n	8002e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e92:	4a0a      	ldr	r2, [pc, #40]	@ (8002ebc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e94:	4c0a      	ldr	r4, [pc, #40]	@ (8002ec0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e98:	e001      	b.n	8002e9e <LoopFillZerobss>

08002e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e9c:	3204      	adds	r2, #4

08002e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ea0:	d3fb      	bcc.n	8002e9a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002ea2:	f004 fc65 	bl	8007770 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ea6:	f7fe fc13 	bl	80016d0 <main>
  bx  lr    
 8002eaa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002eac:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002eb4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002eb8:	080092a0 	.word	0x080092a0
  ldr r2, =_sbss
 8002ebc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002ec0:	20025dc0 	.word	0x20025dc0

08002ec4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ec4:	e7fe      	b.n	8002ec4 <ADC_IRQHandler>
	...

08002ec8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8002f08 <HAL_Init+0x40>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8002f08 <HAL_Init+0x40>)
 8002ed2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ed6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f08 <HAL_Init+0x40>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a0a      	ldr	r2, [pc, #40]	@ (8002f08 <HAL_Init+0x40>)
 8002ede:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ee2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ee4:	4b08      	ldr	r3, [pc, #32]	@ (8002f08 <HAL_Init+0x40>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a07      	ldr	r2, [pc, #28]	@ (8002f08 <HAL_Init+0x40>)
 8002eea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ef0:	2003      	movs	r0, #3
 8002ef2:	f000 fda1 	bl	8003a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ef6:	2000      	movs	r0, #0
 8002ef8:	f000 f808 	bl	8002f0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002efc:	f7ff f9b8 	bl	8002270 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	40023c00 	.word	0x40023c00

08002f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f14:	4b12      	ldr	r3, [pc, #72]	@ (8002f60 <HAL_InitTick+0x54>)
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	4b12      	ldr	r3, [pc, #72]	@ (8002f64 <HAL_InitTick+0x58>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f000 fdc7 	bl	8003abe <HAL_SYSTICK_Config>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e00e      	b.n	8002f58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b0f      	cmp	r3, #15
 8002f3e:	d80a      	bhi.n	8002f56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f40:	2200      	movs	r2, #0
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	f04f 30ff 	mov.w	r0, #4294967295
 8002f48:	f000 fd81 	bl	8003a4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f4c:	4a06      	ldr	r2, [pc, #24]	@ (8002f68 <HAL_InitTick+0x5c>)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
 8002f54:	e000      	b.n	8002f58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	20000010 	.word	0x20000010
 8002f64:	20000018 	.word	0x20000018
 8002f68:	20000014 	.word	0x20000014

08002f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f70:	4b06      	ldr	r3, [pc, #24]	@ (8002f8c <HAL_IncTick+0x20>)
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	461a      	mov	r2, r3
 8002f76:	4b06      	ldr	r3, [pc, #24]	@ (8002f90 <HAL_IncTick+0x24>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	4a04      	ldr	r2, [pc, #16]	@ (8002f90 <HAL_IncTick+0x24>)
 8002f7e:	6013      	str	r3, [r2, #0]
}
 8002f80:	bf00      	nop
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	20000018 	.word	0x20000018
 8002f90:	20025c74 	.word	0x20025c74

08002f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  return uwTick;
 8002f98:	4b03      	ldr	r3, [pc, #12]	@ (8002fa8 <HAL_GetTick+0x14>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	20025c74 	.word	0x20025c74

08002fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fb4:	f7ff ffee 	bl	8002f94 <HAL_GetTick>
 8002fb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc4:	d005      	beq.n	8002fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff0 <HAL_Delay+0x44>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	4413      	add	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002fd2:	bf00      	nop
 8002fd4:	f7ff ffde 	bl	8002f94 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d8f7      	bhi.n	8002fd4 <HAL_Delay+0x28>
  {
  }
}
 8002fe4:	bf00      	nop
 8002fe6:	bf00      	nop
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	20000018 	.word	0x20000018

08002ff4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e033      	b.n	8003072 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	2b00      	cmp	r3, #0
 8003010:	d109      	bne.n	8003026 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7ff f954 	bl	80022c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	2b00      	cmp	r3, #0
 8003030:	d118      	bne.n	8003064 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800303a:	f023 0302 	bic.w	r3, r3, #2
 800303e:	f043 0202 	orr.w	r2, r3, #2
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 fae8 	bl	800361c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	f023 0303 	bic.w	r3, r3, #3
 800305a:	f043 0201 	orr.w	r2, r3, #1
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	641a      	str	r2, [r3, #64]	@ 0x40
 8003062:	e001      	b.n	8003068 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003070:	7bfb      	ldrb	r3, [r7, #15]
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003084:	2300      	movs	r3, #0
 8003086:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800308e:	2b01      	cmp	r3, #1
 8003090:	d101      	bne.n	8003096 <HAL_ADC_Start+0x1a>
 8003092:	2302      	movs	r3, #2
 8003094:	e0b2      	b.n	80031fc <HAL_ADC_Start+0x180>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d018      	beq.n	80030de <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0201 	orr.w	r2, r2, #1
 80030ba:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030bc:	4b52      	ldr	r3, [pc, #328]	@ (8003208 <HAL_ADC_Start+0x18c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a52      	ldr	r2, [pc, #328]	@ (800320c <HAL_ADC_Start+0x190>)
 80030c2:	fba2 2303 	umull	r2, r3, r2, r3
 80030c6:	0c9a      	lsrs	r2, r3, #18
 80030c8:	4613      	mov	r3, r2
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	4413      	add	r3, r2
 80030ce:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80030d0:	e002      	b.n	80030d8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f9      	bne.n	80030d2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d17a      	bne.n	80031e2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80030f4:	f023 0301 	bic.w	r3, r3, #1
 80030f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800310a:	2b00      	cmp	r3, #0
 800310c:	d007      	beq.n	800311e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003116:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003126:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800312a:	d106      	bne.n	800313a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003130:	f023 0206 	bic.w	r2, r3, #6
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	645a      	str	r2, [r3, #68]	@ 0x44
 8003138:	e002      	b.n	8003140 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003148:	4b31      	ldr	r3, [pc, #196]	@ (8003210 <HAL_ADC_Start+0x194>)
 800314a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003154:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f003 031f 	and.w	r3, r3, #31
 800315e:	2b00      	cmp	r3, #0
 8003160:	d12a      	bne.n	80031b8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a2b      	ldr	r2, [pc, #172]	@ (8003214 <HAL_ADC_Start+0x198>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d015      	beq.n	8003198 <HAL_ADC_Start+0x11c>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a29      	ldr	r2, [pc, #164]	@ (8003218 <HAL_ADC_Start+0x19c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d105      	bne.n	8003182 <HAL_ADC_Start+0x106>
 8003176:	4b26      	ldr	r3, [pc, #152]	@ (8003210 <HAL_ADC_Start+0x194>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f003 031f 	and.w	r3, r3, #31
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00a      	beq.n	8003198 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a25      	ldr	r2, [pc, #148]	@ (800321c <HAL_ADC_Start+0x1a0>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d136      	bne.n	80031fa <HAL_ADC_Start+0x17e>
 800318c:	4b20      	ldr	r3, [pc, #128]	@ (8003210 <HAL_ADC_Start+0x194>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f003 0310 	and.w	r3, r3, #16
 8003194:	2b00      	cmp	r3, #0
 8003196:	d130      	bne.n	80031fa <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d129      	bne.n	80031fa <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80031b4:	609a      	str	r2, [r3, #8]
 80031b6:	e020      	b.n	80031fa <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a15      	ldr	r2, [pc, #84]	@ (8003214 <HAL_ADC_Start+0x198>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d11b      	bne.n	80031fa <HAL_ADC_Start+0x17e>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d114      	bne.n	80031fa <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80031de:	609a      	str	r2, [r3, #8]
 80031e0:	e00b      	b.n	80031fa <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	f043 0210 	orr.w	r2, r3, #16
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f2:	f043 0201 	orr.w	r2, r3, #1
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3714      	adds	r7, #20
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	20000010 	.word	0x20000010
 800320c:	431bde83 	.word	0x431bde83
 8003210:	40012300 	.word	0x40012300
 8003214:	40012000 	.word	0x40012000
 8003218:	40012100 	.word	0x40012100
 800321c:	40012200 	.word	0x40012200

08003220 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800322e:	2b01      	cmp	r3, #1
 8003230:	d101      	bne.n	8003236 <HAL_ADC_Stop+0x16>
 8003232:	2302      	movs	r3, #2
 8003234:	e021      	b.n	800327a <HAL_ADC_Stop+0x5a>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0201 	bic.w	r2, r2, #1
 800324c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d109      	bne.n	8003270 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003260:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003264:	f023 0301 	bic.w	r3, r3, #1
 8003268:	f043 0201 	orr.w	r2, r3, #1
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr

08003286 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b084      	sub	sp, #16
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
 800328e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003290:	2300      	movs	r3, #0
 8003292:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800329e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032a2:	d113      	bne.n	80032cc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80032ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b2:	d10b      	bne.n	80032cc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b8:	f043 0220 	orr.w	r2, r3, #32
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e063      	b.n	8003394 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80032cc:	f7ff fe62 	bl	8002f94 <HAL_GetTick>
 80032d0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80032d2:	e021      	b.n	8003318 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032da:	d01d      	beq.n	8003318 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d007      	beq.n	80032f2 <HAL_ADC_PollForConversion+0x6c>
 80032e2:	f7ff fe57 	bl	8002f94 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d212      	bcs.n	8003318 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d00b      	beq.n	8003318 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003304:	f043 0204 	orr.w	r2, r3, #4
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e03d      	b.n	8003394 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b02      	cmp	r3, #2
 8003324:	d1d6      	bne.n	80032d4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f06f 0212 	mvn.w	r2, #18
 800332e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003334:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d123      	bne.n	8003392 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800334e:	2b00      	cmp	r3, #0
 8003350:	d11f      	bne.n	8003392 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003358:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800335c:	2b00      	cmp	r3, #0
 800335e:	d006      	beq.n	800336e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800336a:	2b00      	cmp	r3, #0
 800336c:	d111      	bne.n	8003392 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d105      	bne.n	8003392 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338a:	f043 0201 	orr.w	r2, r3, #1
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003392:	2300      	movs	r3, #0
}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	370c      	adds	r7, #12
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
	...

080033b8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b085      	sub	sp, #20
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d101      	bne.n	80033d4 <HAL_ADC_ConfigChannel+0x1c>
 80033d0:	2302      	movs	r3, #2
 80033d2:	e113      	b.n	80035fc <HAL_ADC_ConfigChannel+0x244>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2b09      	cmp	r3, #9
 80033e2:	d925      	bls.n	8003430 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68d9      	ldr	r1, [r3, #12]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	461a      	mov	r2, r3
 80033f2:	4613      	mov	r3, r2
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	4413      	add	r3, r2
 80033f8:	3b1e      	subs	r3, #30
 80033fa:	2207      	movs	r2, #7
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	43da      	mvns	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	400a      	ands	r2, r1
 8003408:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68d9      	ldr	r1, [r3, #12]
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	b29b      	uxth	r3, r3
 800341a:	4618      	mov	r0, r3
 800341c:	4603      	mov	r3, r0
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4403      	add	r3, r0
 8003422:	3b1e      	subs	r3, #30
 8003424:	409a      	lsls	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	60da      	str	r2, [r3, #12]
 800342e:	e022      	b.n	8003476 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6919      	ldr	r1, [r3, #16]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	b29b      	uxth	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	4613      	mov	r3, r2
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	4413      	add	r3, r2
 8003444:	2207      	movs	r2, #7
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	43da      	mvns	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	400a      	ands	r2, r1
 8003452:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	6919      	ldr	r1, [r3, #16]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	689a      	ldr	r2, [r3, #8]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	b29b      	uxth	r3, r3
 8003464:	4618      	mov	r0, r3
 8003466:	4603      	mov	r3, r0
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	4403      	add	r3, r0
 800346c:	409a      	lsls	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b06      	cmp	r3, #6
 800347c:	d824      	bhi.n	80034c8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4413      	add	r3, r2
 800348e:	3b05      	subs	r3, #5
 8003490:	221f      	movs	r2, #31
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43da      	mvns	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	400a      	ands	r2, r1
 800349e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	4618      	mov	r0, r3
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	4613      	mov	r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	4413      	add	r3, r2
 80034b8:	3b05      	subs	r3, #5
 80034ba:	fa00 f203 	lsl.w	r2, r0, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80034c6:	e04c      	b.n	8003562 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	2b0c      	cmp	r3, #12
 80034ce:	d824      	bhi.n	800351a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4413      	add	r3, r2
 80034e0:	3b23      	subs	r3, #35	@ 0x23
 80034e2:	221f      	movs	r2, #31
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43da      	mvns	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	400a      	ands	r2, r1
 80034f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	4618      	mov	r0, r3
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	3b23      	subs	r3, #35	@ 0x23
 800350c:	fa00 f203 	lsl.w	r2, r0, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	631a      	str	r2, [r3, #48]	@ 0x30
 8003518:	e023      	b.n	8003562 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	4613      	mov	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4413      	add	r3, r2
 800352a:	3b41      	subs	r3, #65	@ 0x41
 800352c:	221f      	movs	r2, #31
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43da      	mvns	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	400a      	ands	r2, r1
 800353a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	b29b      	uxth	r3, r3
 8003548:	4618      	mov	r0, r3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	3b41      	subs	r3, #65	@ 0x41
 8003556:	fa00 f203 	lsl.w	r2, r0, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003562:	4b29      	ldr	r3, [pc, #164]	@ (8003608 <HAL_ADC_ConfigChannel+0x250>)
 8003564:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a28      	ldr	r2, [pc, #160]	@ (800360c <HAL_ADC_ConfigChannel+0x254>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d10f      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x1d8>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2b12      	cmp	r3, #18
 8003576:	d10b      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a1d      	ldr	r2, [pc, #116]	@ (800360c <HAL_ADC_ConfigChannel+0x254>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d12b      	bne.n	80035f2 <HAL_ADC_ConfigChannel+0x23a>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a1c      	ldr	r2, [pc, #112]	@ (8003610 <HAL_ADC_ConfigChannel+0x258>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d003      	beq.n	80035ac <HAL_ADC_ConfigChannel+0x1f4>
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b11      	cmp	r3, #17
 80035aa:	d122      	bne.n	80035f2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a11      	ldr	r2, [pc, #68]	@ (8003610 <HAL_ADC_ConfigChannel+0x258>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d111      	bne.n	80035f2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035ce:	4b11      	ldr	r3, [pc, #68]	@ (8003614 <HAL_ADC_ConfigChannel+0x25c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a11      	ldr	r2, [pc, #68]	@ (8003618 <HAL_ADC_ConfigChannel+0x260>)
 80035d4:	fba2 2303 	umull	r2, r3, r2, r3
 80035d8:	0c9a      	lsrs	r2, r3, #18
 80035da:	4613      	mov	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4413      	add	r3, r2
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035e4:	e002      	b.n	80035ec <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	3b01      	subs	r3, #1
 80035ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f9      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3714      	adds	r7, #20
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr
 8003608:	40012300 	.word	0x40012300
 800360c:	40012000 	.word	0x40012000
 8003610:	10000012 	.word	0x10000012
 8003614:	20000010 	.word	0x20000010
 8003618:	431bde83 	.word	0x431bde83

0800361c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003624:	4b79      	ldr	r3, [pc, #484]	@ (800380c <ADC_Init+0x1f0>)
 8003626:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	431a      	orrs	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003650:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6859      	ldr	r1, [r3, #4]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	021a      	lsls	r2, r3, #8
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	685a      	ldr	r2, [r3, #4]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003674:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6859      	ldr	r1, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	430a      	orrs	r2, r1
 8003686:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003696:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6899      	ldr	r1, [r3, #8]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ae:	4a58      	ldr	r2, [pc, #352]	@ (8003810 <ADC_Init+0x1f4>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d022      	beq.n	80036fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	689a      	ldr	r2, [r3, #8]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6899      	ldr	r1, [r3, #8]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	430a      	orrs	r2, r1
 80036d4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6899      	ldr	r1, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	430a      	orrs	r2, r1
 80036f6:	609a      	str	r2, [r3, #8]
 80036f8:	e00f      	b.n	800371a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003708:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003718:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0202 	bic.w	r2, r2, #2
 8003728:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6899      	ldr	r1, [r3, #8]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	7e1b      	ldrb	r3, [r3, #24]
 8003734:	005a      	lsls	r2, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d01b      	beq.n	8003780 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	685a      	ldr	r2, [r3, #4]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003756:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003766:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6859      	ldr	r1, [r3, #4]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003772:	3b01      	subs	r3, #1
 8003774:	035a      	lsls	r2, r3, #13
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	605a      	str	r2, [r3, #4]
 800377e:	e007      	b.n	8003790 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800378e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800379e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69db      	ldr	r3, [r3, #28]
 80037aa:	3b01      	subs	r3, #1
 80037ac:	051a      	lsls	r2, r3, #20
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	430a      	orrs	r2, r1
 80037b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80037c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6899      	ldr	r1, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80037d2:	025a      	lsls	r2, r3, #9
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6899      	ldr	r1, [r3, #8]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	029a      	lsls	r2, r3, #10
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	430a      	orrs	r2, r1
 80037fe:	609a      	str	r2, [r3, #8]
}
 8003800:	bf00      	nop
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	40012300 	.word	0x40012300
 8003810:	0f000001 	.word	0x0f000001

08003814 <__NVIC_SetPriorityGrouping>:
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003824:	4b0c      	ldr	r3, [pc, #48]	@ (8003858 <__NVIC_SetPriorityGrouping+0x44>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003830:	4013      	ands	r3, r2
 8003832:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800383c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003846:	4a04      	ldr	r2, [pc, #16]	@ (8003858 <__NVIC_SetPriorityGrouping+0x44>)
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	60d3      	str	r3, [r2, #12]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <__NVIC_GetPriorityGrouping>:
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003860:	4b04      	ldr	r3, [pc, #16]	@ (8003874 <__NVIC_GetPriorityGrouping+0x18>)
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	0a1b      	lsrs	r3, r3, #8
 8003866:	f003 0307 	and.w	r3, r3, #7
}
 800386a:	4618      	mov	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <__NVIC_EnableIRQ>:
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003886:	2b00      	cmp	r3, #0
 8003888:	db0b      	blt.n	80038a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	f003 021f 	and.w	r2, r3, #31
 8003890:	4907      	ldr	r1, [pc, #28]	@ (80038b0 <__NVIC_EnableIRQ+0x38>)
 8003892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	2001      	movs	r0, #1
 800389a:	fa00 f202 	lsl.w	r2, r0, r2
 800389e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	e000e100 	.word	0xe000e100

080038b4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	4603      	mov	r3, r0
 80038bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	db12      	blt.n	80038ec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	f003 021f 	and.w	r2, r3, #31
 80038cc:	490a      	ldr	r1, [pc, #40]	@ (80038f8 <__NVIC_DisableIRQ+0x44>)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	095b      	lsrs	r3, r3, #5
 80038d4:	2001      	movs	r0, #1
 80038d6:	fa00 f202 	lsl.w	r2, r0, r2
 80038da:	3320      	adds	r3, #32
 80038dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80038e0:	f3bf 8f4f 	dsb	sy
}
 80038e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80038e6:	f3bf 8f6f 	isb	sy
}
 80038ea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr
 80038f8:	e000e100 	.word	0xe000e100

080038fc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	4603      	mov	r3, r0
 8003904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390a:	2b00      	cmp	r3, #0
 800390c:	db0c      	blt.n	8003928 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	f003 021f 	and.w	r2, r3, #31
 8003914:	4907      	ldr	r1, [pc, #28]	@ (8003934 <__NVIC_ClearPendingIRQ+0x38>)
 8003916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391a:	095b      	lsrs	r3, r3, #5
 800391c:	2001      	movs	r0, #1
 800391e:	fa00 f202 	lsl.w	r2, r0, r2
 8003922:	3360      	adds	r3, #96	@ 0x60
 8003924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	e000e100 	.word	0xe000e100

08003938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	4603      	mov	r3, r0
 8003940:	6039      	str	r1, [r7, #0]
 8003942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003948:	2b00      	cmp	r3, #0
 800394a:	db0a      	blt.n	8003962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	b2da      	uxtb	r2, r3
 8003950:	490c      	ldr	r1, [pc, #48]	@ (8003984 <__NVIC_SetPriority+0x4c>)
 8003952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003956:	0112      	lsls	r2, r2, #4
 8003958:	b2d2      	uxtb	r2, r2
 800395a:	440b      	add	r3, r1
 800395c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003960:	e00a      	b.n	8003978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	b2da      	uxtb	r2, r3
 8003966:	4908      	ldr	r1, [pc, #32]	@ (8003988 <__NVIC_SetPriority+0x50>)
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	f003 030f 	and.w	r3, r3, #15
 800396e:	3b04      	subs	r3, #4
 8003970:	0112      	lsls	r2, r2, #4
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	440b      	add	r3, r1
 8003976:	761a      	strb	r2, [r3, #24]
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	e000e100 	.word	0xe000e100
 8003988:	e000ed00 	.word	0xe000ed00

0800398c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800398c:	b480      	push	{r7}
 800398e:	b089      	sub	sp, #36	@ 0x24
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f1c3 0307 	rsb	r3, r3, #7
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	bf28      	it	cs
 80039aa:	2304      	movcs	r3, #4
 80039ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	3304      	adds	r3, #4
 80039b2:	2b06      	cmp	r3, #6
 80039b4:	d902      	bls.n	80039bc <NVIC_EncodePriority+0x30>
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	3b03      	subs	r3, #3
 80039ba:	e000      	b.n	80039be <NVIC_EncodePriority+0x32>
 80039bc:	2300      	movs	r3, #0
 80039be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c0:	f04f 32ff 	mov.w	r2, #4294967295
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ca:	43da      	mvns	r2, r3
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	401a      	ands	r2, r3
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039d4:	f04f 31ff 	mov.w	r1, #4294967295
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	fa01 f303 	lsl.w	r3, r1, r3
 80039de:	43d9      	mvns	r1, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039e4:	4313      	orrs	r3, r2
         );
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3724      	adds	r7, #36	@ 0x24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
	...

080039f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3b01      	subs	r3, #1
 8003a00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a04:	d301      	bcc.n	8003a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a06:	2301      	movs	r3, #1
 8003a08:	e00f      	b.n	8003a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a34 <SysTick_Config+0x40>)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a12:	210f      	movs	r1, #15
 8003a14:	f04f 30ff 	mov.w	r0, #4294967295
 8003a18:	f7ff ff8e 	bl	8003938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a1c:	4b05      	ldr	r3, [pc, #20]	@ (8003a34 <SysTick_Config+0x40>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a22:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <SysTick_Config+0x40>)
 8003a24:	2207      	movs	r2, #7
 8003a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	e000e010 	.word	0xe000e010

08003a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f7ff fee7 	bl	8003814 <__NVIC_SetPriorityGrouping>
}
 8003a46:	bf00      	nop
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b086      	sub	sp, #24
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	4603      	mov	r3, r0
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	607a      	str	r2, [r7, #4]
 8003a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a60:	f7ff fefc 	bl	800385c <__NVIC_GetPriorityGrouping>
 8003a64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	68b9      	ldr	r1, [r7, #8]
 8003a6a:	6978      	ldr	r0, [r7, #20]
 8003a6c:	f7ff ff8e 	bl	800398c <NVIC_EncodePriority>
 8003a70:	4602      	mov	r2, r0
 8003a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a76:	4611      	mov	r1, r2
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff ff5d 	bl	8003938 <__NVIC_SetPriority>
}
 8003a7e:	bf00      	nop
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b082      	sub	sp, #8
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff feef 	bl	8003878 <__NVIC_EnableIRQ>
}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b082      	sub	sp, #8
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff feff 	bl	80038b4 <__NVIC_DisableIRQ>
}
 8003ab6:	bf00      	nop
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7ff ff94 	bl	80039f4 <SysTick_Config>
 8003acc:	4603      	mov	r3, r0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b082      	sub	sp, #8
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	4603      	mov	r3, r0
 8003ade:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7ff ff09 	bl	80038fc <__NVIC_ClearPendingIRQ>
}
 8003aea:	bf00      	nop
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 031f 	and.w	r3, r3, #31
 8003b06:	2201      	movs	r2, #1
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8003b0e:	4a04      	ldr	r2, [pc, #16]	@ (8003b20 <HAL_EXTI_ClearPending+0x2c>)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6153      	str	r3, [r2, #20]
}
 8003b14:	bf00      	nop
 8003b16:	3714      	adds	r7, #20
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr
 8003b20:	40013c00 	.word	0x40013c00

08003b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b089      	sub	sp, #36	@ 0x24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61fb      	str	r3, [r7, #28]
 8003b3e:	e177      	b.n	8003e30 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b40:	2201      	movs	r2, #1
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	697a      	ldr	r2, [r7, #20]
 8003b50:	4013      	ands	r3, r2
 8003b52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	f040 8166 	bne.w	8003e2a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d005      	beq.n	8003b76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d130      	bne.n	8003bd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	2203      	movs	r2, #3
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	43db      	mvns	r3, r3
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	68da      	ldr	r2, [r3, #12]
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bac:	2201      	movs	r2, #1
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	091b      	lsrs	r3, r3, #4
 8003bc2:	f003 0201 	and.w	r2, r3, #1
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0303 	and.w	r3, r3, #3
 8003be0:	2b03      	cmp	r3, #3
 8003be2:	d017      	beq.n	8003c14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	2203      	movs	r2, #3
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	689a      	ldr	r2, [r3, #8]
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 0303 	and.w	r3, r3, #3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d123      	bne.n	8003c68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	08da      	lsrs	r2, r3, #3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	3208      	adds	r2, #8
 8003c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	220f      	movs	r2, #15
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	4013      	ands	r3, r2
 8003c42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	f003 0307 	and.w	r3, r3, #7
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	08da      	lsrs	r2, r3, #3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	3208      	adds	r2, #8
 8003c62:	69b9      	ldr	r1, [r7, #24]
 8003c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	2203      	movs	r2, #3
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	43db      	mvns	r3, r3
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0203 	and.w	r2, r3, #3
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	005b      	lsls	r3, r3, #1
 8003c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 80c0 	beq.w	8003e2a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003caa:	2300      	movs	r3, #0
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	4b66      	ldr	r3, [pc, #408]	@ (8003e48 <HAL_GPIO_Init+0x324>)
 8003cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb2:	4a65      	ldr	r2, [pc, #404]	@ (8003e48 <HAL_GPIO_Init+0x324>)
 8003cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cba:	4b63      	ldr	r3, [pc, #396]	@ (8003e48 <HAL_GPIO_Init+0x324>)
 8003cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cc2:	60fb      	str	r3, [r7, #12]
 8003cc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cc6:	4a61      	ldr	r2, [pc, #388]	@ (8003e4c <HAL_GPIO_Init+0x328>)
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	089b      	lsrs	r3, r3, #2
 8003ccc:	3302      	adds	r3, #2
 8003cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	220f      	movs	r2, #15
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	43db      	mvns	r3, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a58      	ldr	r2, [pc, #352]	@ (8003e50 <HAL_GPIO_Init+0x32c>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d037      	beq.n	8003d62 <HAL_GPIO_Init+0x23e>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a57      	ldr	r2, [pc, #348]	@ (8003e54 <HAL_GPIO_Init+0x330>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d031      	beq.n	8003d5e <HAL_GPIO_Init+0x23a>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a56      	ldr	r2, [pc, #344]	@ (8003e58 <HAL_GPIO_Init+0x334>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d02b      	beq.n	8003d5a <HAL_GPIO_Init+0x236>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a55      	ldr	r2, [pc, #340]	@ (8003e5c <HAL_GPIO_Init+0x338>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d025      	beq.n	8003d56 <HAL_GPIO_Init+0x232>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a54      	ldr	r2, [pc, #336]	@ (8003e60 <HAL_GPIO_Init+0x33c>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d01f      	beq.n	8003d52 <HAL_GPIO_Init+0x22e>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a53      	ldr	r2, [pc, #332]	@ (8003e64 <HAL_GPIO_Init+0x340>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d019      	beq.n	8003d4e <HAL_GPIO_Init+0x22a>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a52      	ldr	r2, [pc, #328]	@ (8003e68 <HAL_GPIO_Init+0x344>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d013      	beq.n	8003d4a <HAL_GPIO_Init+0x226>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a51      	ldr	r2, [pc, #324]	@ (8003e6c <HAL_GPIO_Init+0x348>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d00d      	beq.n	8003d46 <HAL_GPIO_Init+0x222>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a50      	ldr	r2, [pc, #320]	@ (8003e70 <HAL_GPIO_Init+0x34c>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d007      	beq.n	8003d42 <HAL_GPIO_Init+0x21e>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a4f      	ldr	r2, [pc, #316]	@ (8003e74 <HAL_GPIO_Init+0x350>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d101      	bne.n	8003d3e <HAL_GPIO_Init+0x21a>
 8003d3a:	2309      	movs	r3, #9
 8003d3c:	e012      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d3e:	230a      	movs	r3, #10
 8003d40:	e010      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d42:	2308      	movs	r3, #8
 8003d44:	e00e      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d46:	2307      	movs	r3, #7
 8003d48:	e00c      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d4a:	2306      	movs	r3, #6
 8003d4c:	e00a      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d4e:	2305      	movs	r3, #5
 8003d50:	e008      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d52:	2304      	movs	r3, #4
 8003d54:	e006      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d56:	2303      	movs	r3, #3
 8003d58:	e004      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e002      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e000      	b.n	8003d64 <HAL_GPIO_Init+0x240>
 8003d62:	2300      	movs	r3, #0
 8003d64:	69fa      	ldr	r2, [r7, #28]
 8003d66:	f002 0203 	and.w	r2, r2, #3
 8003d6a:	0092      	lsls	r2, r2, #2
 8003d6c:	4093      	lsls	r3, r2
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d74:	4935      	ldr	r1, [pc, #212]	@ (8003e4c <HAL_GPIO_Init+0x328>)
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	089b      	lsrs	r3, r3, #2
 8003d7a:	3302      	adds	r3, #2
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d82:	4b3d      	ldr	r3, [pc, #244]	@ (8003e78 <HAL_GPIO_Init+0x354>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	43db      	mvns	r3, r3
 8003d8c:	69ba      	ldr	r2, [r7, #24]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003da6:	4a34      	ldr	r2, [pc, #208]	@ (8003e78 <HAL_GPIO_Init+0x354>)
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003dac:	4b32      	ldr	r3, [pc, #200]	@ (8003e78 <HAL_GPIO_Init+0x354>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	43db      	mvns	r3, r3
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	4013      	ands	r3, r2
 8003dba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dd0:	4a29      	ldr	r2, [pc, #164]	@ (8003e78 <HAL_GPIO_Init+0x354>)
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dd6:	4b28      	ldr	r3, [pc, #160]	@ (8003e78 <HAL_GPIO_Init+0x354>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	43db      	mvns	r3, r3
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	4013      	ands	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8003e78 <HAL_GPIO_Init+0x354>)
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e00:	4b1d      	ldr	r3, [pc, #116]	@ (8003e78 <HAL_GPIO_Init+0x354>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e24:	4a14      	ldr	r2, [pc, #80]	@ (8003e78 <HAL_GPIO_Init+0x354>)
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	61fb      	str	r3, [r7, #28]
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	2b0f      	cmp	r3, #15
 8003e34:	f67f ae84 	bls.w	8003b40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e38:	bf00      	nop
 8003e3a:	bf00      	nop
 8003e3c:	3724      	adds	r7, #36	@ 0x24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	40023800 	.word	0x40023800
 8003e4c:	40013800 	.word	0x40013800
 8003e50:	40020000 	.word	0x40020000
 8003e54:	40020400 	.word	0x40020400
 8003e58:	40020800 	.word	0x40020800
 8003e5c:	40020c00 	.word	0x40020c00
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40021400 	.word	0x40021400
 8003e68:	40021800 	.word	0x40021800
 8003e6c:	40021c00 	.word	0x40021c00
 8003e70:	40022000 	.word	0x40022000
 8003e74:	40022400 	.word	0x40022400
 8003e78:	40013c00 	.word	0x40013c00

08003e7c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e86:	2300      	movs	r3, #0
 8003e88:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e92:	2300      	movs	r3, #0
 8003e94:	617b      	str	r3, [r7, #20]
 8003e96:	e0d9      	b.n	800404c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e98:	2201      	movs	r2, #1
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	f040 80c9 	bne.w	8004046 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003eb4:	4a6b      	ldr	r2, [pc, #428]	@ (8004064 <HAL_GPIO_DeInit+0x1e8>)
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	089b      	lsrs	r3, r3, #2
 8003eba:	3302      	adds	r3, #2
 8003ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f003 0303 	and.w	r3, r3, #3
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	220f      	movs	r2, #15
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a63      	ldr	r2, [pc, #396]	@ (8004068 <HAL_GPIO_DeInit+0x1ec>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d037      	beq.n	8003f4e <HAL_GPIO_DeInit+0xd2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a62      	ldr	r2, [pc, #392]	@ (800406c <HAL_GPIO_DeInit+0x1f0>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d031      	beq.n	8003f4a <HAL_GPIO_DeInit+0xce>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a61      	ldr	r2, [pc, #388]	@ (8004070 <HAL_GPIO_DeInit+0x1f4>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d02b      	beq.n	8003f46 <HAL_GPIO_DeInit+0xca>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a60      	ldr	r2, [pc, #384]	@ (8004074 <HAL_GPIO_DeInit+0x1f8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d025      	beq.n	8003f42 <HAL_GPIO_DeInit+0xc6>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a5f      	ldr	r2, [pc, #380]	@ (8004078 <HAL_GPIO_DeInit+0x1fc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d01f      	beq.n	8003f3e <HAL_GPIO_DeInit+0xc2>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a5e      	ldr	r2, [pc, #376]	@ (800407c <HAL_GPIO_DeInit+0x200>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d019      	beq.n	8003f3a <HAL_GPIO_DeInit+0xbe>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a5d      	ldr	r2, [pc, #372]	@ (8004080 <HAL_GPIO_DeInit+0x204>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d013      	beq.n	8003f36 <HAL_GPIO_DeInit+0xba>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a5c      	ldr	r2, [pc, #368]	@ (8004084 <HAL_GPIO_DeInit+0x208>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d00d      	beq.n	8003f32 <HAL_GPIO_DeInit+0xb6>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a5b      	ldr	r2, [pc, #364]	@ (8004088 <HAL_GPIO_DeInit+0x20c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d007      	beq.n	8003f2e <HAL_GPIO_DeInit+0xb2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a5a      	ldr	r2, [pc, #360]	@ (800408c <HAL_GPIO_DeInit+0x210>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d101      	bne.n	8003f2a <HAL_GPIO_DeInit+0xae>
 8003f26:	2309      	movs	r3, #9
 8003f28:	e012      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f2a:	230a      	movs	r3, #10
 8003f2c:	e010      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f2e:	2308      	movs	r3, #8
 8003f30:	e00e      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f32:	2307      	movs	r3, #7
 8003f34:	e00c      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f36:	2306      	movs	r3, #6
 8003f38:	e00a      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f3a:	2305      	movs	r3, #5
 8003f3c:	e008      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f3e:	2304      	movs	r3, #4
 8003f40:	e006      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f42:	2303      	movs	r3, #3
 8003f44:	e004      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f46:	2302      	movs	r3, #2
 8003f48:	e002      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e000      	b.n	8003f50 <HAL_GPIO_DeInit+0xd4>
 8003f4e:	2300      	movs	r3, #0
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	f002 0203 	and.w	r2, r2, #3
 8003f56:	0092      	lsls	r2, r2, #2
 8003f58:	4093      	lsls	r3, r2
 8003f5a:	68ba      	ldr	r2, [r7, #8]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d132      	bne.n	8003fc6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003f60:	4b4b      	ldr	r3, [pc, #300]	@ (8004090 <HAL_GPIO_DeInit+0x214>)
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	43db      	mvns	r3, r3
 8003f68:	4949      	ldr	r1, [pc, #292]	@ (8004090 <HAL_GPIO_DeInit+0x214>)
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003f6e:	4b48      	ldr	r3, [pc, #288]	@ (8004090 <HAL_GPIO_DeInit+0x214>)
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	43db      	mvns	r3, r3
 8003f76:	4946      	ldr	r1, [pc, #280]	@ (8004090 <HAL_GPIO_DeInit+0x214>)
 8003f78:	4013      	ands	r3, r2
 8003f7a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003f7c:	4b44      	ldr	r3, [pc, #272]	@ (8004090 <HAL_GPIO_DeInit+0x214>)
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	43db      	mvns	r3, r3
 8003f84:	4942      	ldr	r1, [pc, #264]	@ (8004090 <HAL_GPIO_DeInit+0x214>)
 8003f86:	4013      	ands	r3, r2
 8003f88:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003f8a:	4b41      	ldr	r3, [pc, #260]	@ (8004090 <HAL_GPIO_DeInit+0x214>)
 8003f8c:	689a      	ldr	r2, [r3, #8]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	43db      	mvns	r3, r3
 8003f92:	493f      	ldr	r1, [pc, #252]	@ (8004090 <HAL_GPIO_DeInit+0x214>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	f003 0303 	and.w	r3, r3, #3
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	220f      	movs	r2, #15
 8003fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003fa8:	4a2e      	ldr	r2, [pc, #184]	@ (8004064 <HAL_GPIO_DeInit+0x1e8>)
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	089b      	lsrs	r3, r3, #2
 8003fae:	3302      	adds	r3, #2
 8003fb0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	43da      	mvns	r2, r3
 8003fb8:	482a      	ldr	r0, [pc, #168]	@ (8004064 <HAL_GPIO_DeInit+0x1e8>)
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	089b      	lsrs	r3, r3, #2
 8003fbe:	400a      	ands	r2, r1
 8003fc0:	3302      	adds	r3, #2
 8003fc2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	2103      	movs	r1, #3
 8003fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	401a      	ands	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	08da      	lsrs	r2, r3, #3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	3208      	adds	r2, #8
 8003fe4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	220f      	movs	r2, #15
 8003ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff6:	43db      	mvns	r3, r3
 8003ff8:	697a      	ldr	r2, [r7, #20]
 8003ffa:	08d2      	lsrs	r2, r2, #3
 8003ffc:	4019      	ands	r1, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3208      	adds	r2, #8
 8004002:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	2103      	movs	r1, #3
 8004010:	fa01 f303 	lsl.w	r3, r1, r3
 8004014:	43db      	mvns	r3, r3
 8004016:	401a      	ands	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	2101      	movs	r1, #1
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	fa01 f303 	lsl.w	r3, r1, r3
 8004028:	43db      	mvns	r3, r3
 800402a:	401a      	ands	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	2103      	movs	r1, #3
 800403a:	fa01 f303 	lsl.w	r3, r1, r3
 800403e:	43db      	mvns	r3, r3
 8004040:	401a      	ands	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	3301      	adds	r3, #1
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	2b0f      	cmp	r3, #15
 8004050:	f67f af22 	bls.w	8003e98 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004054:	bf00      	nop
 8004056:	bf00      	nop
 8004058:	371c      	adds	r7, #28
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40013800 	.word	0x40013800
 8004068:	40020000 	.word	0x40020000
 800406c:	40020400 	.word	0x40020400
 8004070:	40020800 	.word	0x40020800
 8004074:	40020c00 	.word	0x40020c00
 8004078:	40021000 	.word	0x40021000
 800407c:	40021400 	.word	0x40021400
 8004080:	40021800 	.word	0x40021800
 8004084:	40021c00 	.word	0x40021c00
 8004088:	40022000 	.word	0x40022000
 800408c:	40022400 	.word	0x40022400
 8004090:	40013c00 	.word	0x40013c00

08004094 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	460b      	mov	r3, r1
 800409e:	807b      	strh	r3, [r7, #2]
 80040a0:	4613      	mov	r3, r2
 80040a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040a4:	787b      	ldrb	r3, [r7, #1]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040aa:	887a      	ldrh	r2, [r7, #2]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040b0:	e003      	b.n	80040ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040b2:	887b      	ldrh	r3, [r7, #2]
 80040b4:	041a      	lsls	r2, r3, #16
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	619a      	str	r2, [r3, #24]
}
 80040ba:	bf00      	nop
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
	...

080040c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e12b      	b.n	8004332 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7fe f95c 	bl	80023ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2224      	movs	r2, #36	@ 0x24
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0201 	bic.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800411a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800412a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800412c:	f001 ff82 	bl	8006034 <HAL_RCC_GetPCLK1Freq>
 8004130:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4a81      	ldr	r2, [pc, #516]	@ (800433c <HAL_I2C_Init+0x274>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d807      	bhi.n	800414c <HAL_I2C_Init+0x84>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4a80      	ldr	r2, [pc, #512]	@ (8004340 <HAL_I2C_Init+0x278>)
 8004140:	4293      	cmp	r3, r2
 8004142:	bf94      	ite	ls
 8004144:	2301      	movls	r3, #1
 8004146:	2300      	movhi	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	e006      	b.n	800415a <HAL_I2C_Init+0x92>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	4a7d      	ldr	r2, [pc, #500]	@ (8004344 <HAL_I2C_Init+0x27c>)
 8004150:	4293      	cmp	r3, r2
 8004152:	bf94      	ite	ls
 8004154:	2301      	movls	r3, #1
 8004156:	2300      	movhi	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e0e7      	b.n	8004332 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	4a78      	ldr	r2, [pc, #480]	@ (8004348 <HAL_I2C_Init+0x280>)
 8004166:	fba2 2303 	umull	r2, r3, r2, r3
 800416a:	0c9b      	lsrs	r3, r3, #18
 800416c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	430a      	orrs	r2, r1
 8004180:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	4a6a      	ldr	r2, [pc, #424]	@ (800433c <HAL_I2C_Init+0x274>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d802      	bhi.n	800419c <HAL_I2C_Init+0xd4>
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	3301      	adds	r3, #1
 800419a:	e009      	b.n	80041b0 <HAL_I2C_Init+0xe8>
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80041a2:	fb02 f303 	mul.w	r3, r2, r3
 80041a6:	4a69      	ldr	r2, [pc, #420]	@ (800434c <HAL_I2C_Init+0x284>)
 80041a8:	fba2 2303 	umull	r2, r3, r2, r3
 80041ac:	099b      	lsrs	r3, r3, #6
 80041ae:	3301      	adds	r3, #1
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6812      	ldr	r2, [r2, #0]
 80041b4:	430b      	orrs	r3, r1
 80041b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80041c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	495c      	ldr	r1, [pc, #368]	@ (800433c <HAL_I2C_Init+0x274>)
 80041cc:	428b      	cmp	r3, r1
 80041ce:	d819      	bhi.n	8004204 <HAL_I2C_Init+0x13c>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	1e59      	subs	r1, r3, #1
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	fbb1 f3f3 	udiv	r3, r1, r3
 80041de:	1c59      	adds	r1, r3, #1
 80041e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80041e4:	400b      	ands	r3, r1
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <HAL_I2C_Init+0x138>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	1e59      	subs	r1, r3, #1
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80041f8:	3301      	adds	r3, #1
 80041fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041fe:	e051      	b.n	80042a4 <HAL_I2C_Init+0x1dc>
 8004200:	2304      	movs	r3, #4
 8004202:	e04f      	b.n	80042a4 <HAL_I2C_Init+0x1dc>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d111      	bne.n	8004230 <HAL_I2C_Init+0x168>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	1e58      	subs	r0, r3, #1
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6859      	ldr	r1, [r3, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	440b      	add	r3, r1
 800421a:	fbb0 f3f3 	udiv	r3, r0, r3
 800421e:	3301      	adds	r3, #1
 8004220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004224:	2b00      	cmp	r3, #0
 8004226:	bf0c      	ite	eq
 8004228:	2301      	moveq	r3, #1
 800422a:	2300      	movne	r3, #0
 800422c:	b2db      	uxtb	r3, r3
 800422e:	e012      	b.n	8004256 <HAL_I2C_Init+0x18e>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	1e58      	subs	r0, r3, #1
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6859      	ldr	r1, [r3, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	440b      	add	r3, r1
 800423e:	0099      	lsls	r1, r3, #2
 8004240:	440b      	add	r3, r1
 8004242:	fbb0 f3f3 	udiv	r3, r0, r3
 8004246:	3301      	adds	r3, #1
 8004248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800424c:	2b00      	cmp	r3, #0
 800424e:	bf0c      	ite	eq
 8004250:	2301      	moveq	r3, #1
 8004252:	2300      	movne	r3, #0
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <HAL_I2C_Init+0x196>
 800425a:	2301      	movs	r3, #1
 800425c:	e022      	b.n	80042a4 <HAL_I2C_Init+0x1dc>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10e      	bne.n	8004284 <HAL_I2C_Init+0x1bc>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	1e58      	subs	r0, r3, #1
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6859      	ldr	r1, [r3, #4]
 800426e:	460b      	mov	r3, r1
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	440b      	add	r3, r1
 8004274:	fbb0 f3f3 	udiv	r3, r0, r3
 8004278:	3301      	adds	r3, #1
 800427a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800427e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004282:	e00f      	b.n	80042a4 <HAL_I2C_Init+0x1dc>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	1e58      	subs	r0, r3, #1
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6859      	ldr	r1, [r3, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	440b      	add	r3, r1
 8004292:	0099      	lsls	r1, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	fbb0 f3f3 	udiv	r3, r0, r3
 800429a:	3301      	adds	r3, #1
 800429c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042a4:	6879      	ldr	r1, [r7, #4]
 80042a6:	6809      	ldr	r1, [r1, #0]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69da      	ldr	r2, [r3, #28]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80042d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6911      	ldr	r1, [r2, #16]
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	68d2      	ldr	r2, [r2, #12]
 80042de:	4311      	orrs	r1, r2
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6812      	ldr	r2, [r2, #0]
 80042e4:	430b      	orrs	r3, r1
 80042e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	695a      	ldr	r2, [r3, #20]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	000186a0 	.word	0x000186a0
 8004340:	001e847f 	.word	0x001e847f
 8004344:	003d08ff 	.word	0x003d08ff
 8004348:	431bde83 	.word	0x431bde83
 800434c:	10624dd3 	.word	0x10624dd3

08004350 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b088      	sub	sp, #32
 8004354:	af02      	add	r7, sp, #8
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	4608      	mov	r0, r1
 800435a:	4611      	mov	r1, r2
 800435c:	461a      	mov	r2, r3
 800435e:	4603      	mov	r3, r0
 8004360:	817b      	strh	r3, [r7, #10]
 8004362:	460b      	mov	r3, r1
 8004364:	813b      	strh	r3, [r7, #8]
 8004366:	4613      	mov	r3, r2
 8004368:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800436a:	f7fe fe13 	bl	8002f94 <HAL_GetTick>
 800436e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b20      	cmp	r3, #32
 800437a:	f040 80d9 	bne.w	8004530 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	2319      	movs	r3, #25
 8004384:	2201      	movs	r2, #1
 8004386:	496d      	ldr	r1, [pc, #436]	@ (800453c <HAL_I2C_Mem_Write+0x1ec>)
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 fc8b 	bl	8004ca4 <I2C_WaitOnFlagUntilTimeout>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004394:	2302      	movs	r3, #2
 8004396:	e0cc      	b.n	8004532 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d101      	bne.n	80043a6 <HAL_I2C_Mem_Write+0x56>
 80043a2:	2302      	movs	r3, #2
 80043a4:	e0c5      	b.n	8004532 <HAL_I2C_Mem_Write+0x1e2>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d007      	beq.n	80043cc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f042 0201 	orr.w	r2, r2, #1
 80043ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2221      	movs	r2, #33	@ 0x21
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2240      	movs	r2, #64	@ 0x40
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a3a      	ldr	r2, [r7, #32]
 80043f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80043fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004402:	b29a      	uxth	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4a4d      	ldr	r2, [pc, #308]	@ (8004540 <HAL_I2C_Mem_Write+0x1f0>)
 800440c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800440e:	88f8      	ldrh	r0, [r7, #6]
 8004410:	893a      	ldrh	r2, [r7, #8]
 8004412:	8979      	ldrh	r1, [r7, #10]
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	9301      	str	r3, [sp, #4]
 8004418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	4603      	mov	r3, r0
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f000 fac2 	bl	80049a8 <I2C_RequestMemoryWrite>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d052      	beq.n	80044d0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e081      	b.n	8004532 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 fd50 	bl	8004ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00d      	beq.n	800445a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004442:	2b04      	cmp	r3, #4
 8004444:	d107      	bne.n	8004456 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004454:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e06b      	b.n	8004532 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445e:	781a      	ldrb	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446a:	1c5a      	adds	r2, r3, #1
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004474:	3b01      	subs	r3, #1
 8004476:	b29a      	uxth	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004480:	b29b      	uxth	r3, r3
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b04      	cmp	r3, #4
 8004496:	d11b      	bne.n	80044d0 <HAL_I2C_Mem_Write+0x180>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800449c:	2b00      	cmp	r3, #0
 800449e:	d017      	beq.n	80044d0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a4:	781a      	ldrb	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b0:	1c5a      	adds	r2, r3, #1
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29a      	uxth	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	3b01      	subs	r3, #1
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1aa      	bne.n	800442e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 fd43 	bl	8004f68 <I2C_WaitOnBTFFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00d      	beq.n	8004504 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ec:	2b04      	cmp	r3, #4
 80044ee:	d107      	bne.n	8004500 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044fe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e016      	b.n	8004532 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004512:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800452c:	2300      	movs	r3, #0
 800452e:	e000      	b.n	8004532 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004530:	2302      	movs	r3, #2
  }
}
 8004532:	4618      	mov	r0, r3
 8004534:	3718      	adds	r7, #24
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	00100002 	.word	0x00100002
 8004540:	ffff0000 	.word	0xffff0000

08004544 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b08c      	sub	sp, #48	@ 0x30
 8004548:	af02      	add	r7, sp, #8
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	4608      	mov	r0, r1
 800454e:	4611      	mov	r1, r2
 8004550:	461a      	mov	r2, r3
 8004552:	4603      	mov	r3, r0
 8004554:	817b      	strh	r3, [r7, #10]
 8004556:	460b      	mov	r3, r1
 8004558:	813b      	strh	r3, [r7, #8]
 800455a:	4613      	mov	r3, r2
 800455c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800455e:	f7fe fd19 	bl	8002f94 <HAL_GetTick>
 8004562:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800456a:	b2db      	uxtb	r3, r3
 800456c:	2b20      	cmp	r3, #32
 800456e:	f040 8214 	bne.w	800499a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004574:	9300      	str	r3, [sp, #0]
 8004576:	2319      	movs	r3, #25
 8004578:	2201      	movs	r2, #1
 800457a:	497b      	ldr	r1, [pc, #492]	@ (8004768 <HAL_I2C_Mem_Read+0x224>)
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f000 fb91 	bl	8004ca4 <I2C_WaitOnFlagUntilTimeout>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d001      	beq.n	800458c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004588:	2302      	movs	r3, #2
 800458a:	e207      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004592:	2b01      	cmp	r3, #1
 8004594:	d101      	bne.n	800459a <HAL_I2C_Mem_Read+0x56>
 8004596:	2302      	movs	r3, #2
 8004598:	e200      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d007      	beq.n	80045c0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0201 	orr.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2222      	movs	r2, #34	@ 0x22
 80045d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2240      	movs	r2, #64	@ 0x40
 80045dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80045f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4a5b      	ldr	r2, [pc, #364]	@ (800476c <HAL_I2C_Mem_Read+0x228>)
 8004600:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004602:	88f8      	ldrh	r0, [r7, #6]
 8004604:	893a      	ldrh	r2, [r7, #8]
 8004606:	8979      	ldrh	r1, [r7, #10]
 8004608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460a:	9301      	str	r3, [sp, #4]
 800460c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800460e:	9300      	str	r3, [sp, #0]
 8004610:	4603      	mov	r3, r0
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 fa5e 	bl	8004ad4 <I2C_RequestMemoryRead>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e1bc      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004626:	2b00      	cmp	r3, #0
 8004628:	d113      	bne.n	8004652 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800462a:	2300      	movs	r3, #0
 800462c:	623b      	str	r3, [r7, #32]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695b      	ldr	r3, [r3, #20]
 8004634:	623b      	str	r3, [r7, #32]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	623b      	str	r3, [r7, #32]
 800463e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800464e:	601a      	str	r2, [r3, #0]
 8004650:	e190      	b.n	8004974 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004656:	2b01      	cmp	r3, #1
 8004658:	d11b      	bne.n	8004692 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004668:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800466a:	2300      	movs	r3, #0
 800466c:	61fb      	str	r3, [r7, #28]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	61fb      	str	r3, [r7, #28]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	61fb      	str	r3, [r7, #28]
 800467e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800468e:	601a      	str	r2, [r3, #0]
 8004690:	e170      	b.n	8004974 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004696:	2b02      	cmp	r3, #2
 8004698:	d11b      	bne.n	80046d2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046ba:	2300      	movs	r3, #0
 80046bc:	61bb      	str	r3, [r7, #24]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	695b      	ldr	r3, [r3, #20]
 80046c4:	61bb      	str	r3, [r7, #24]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	61bb      	str	r3, [r7, #24]
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	e150      	b.n	8004974 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046d2:	2300      	movs	r3, #0
 80046d4:	617b      	str	r3, [r7, #20]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	617b      	str	r3, [r7, #20]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	617b      	str	r3, [r7, #20]
 80046e6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80046e8:	e144      	b.n	8004974 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	f200 80f1 	bhi.w	80048d6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d123      	bne.n	8004744 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f000 fc79 	bl	8004ff8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e145      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	691a      	ldr	r2, [r3, #16]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004722:	1c5a      	adds	r2, r3, #1
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800472c:	3b01      	subs	r3, #1
 800472e:	b29a      	uxth	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004738:	b29b      	uxth	r3, r3
 800473a:	3b01      	subs	r3, #1
 800473c:	b29a      	uxth	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004742:	e117      	b.n	8004974 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004748:	2b02      	cmp	r3, #2
 800474a:	d14e      	bne.n	80047ea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800474c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004752:	2200      	movs	r2, #0
 8004754:	4906      	ldr	r1, [pc, #24]	@ (8004770 <HAL_I2C_Mem_Read+0x22c>)
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f000 faa4 	bl	8004ca4 <I2C_WaitOnFlagUntilTimeout>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d008      	beq.n	8004774 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e11a      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
 8004766:	bf00      	nop
 8004768:	00100002 	.word	0x00100002
 800476c:	ffff0000 	.word	0xffff0000
 8004770:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004782:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	691a      	ldr	r2, [r3, #16]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478e:	b2d2      	uxtb	r2, r2
 8004790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004796:	1c5a      	adds	r2, r3, #1
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047a0:	3b01      	subs	r3, #1
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c0:	b2d2      	uxtb	r2, r2
 80047c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047d2:	3b01      	subs	r3, #1
 80047d4:	b29a      	uxth	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047de:	b29b      	uxth	r3, r3
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80047e8:	e0c4      	b.n	8004974 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047f0:	2200      	movs	r2, #0
 80047f2:	496c      	ldr	r1, [pc, #432]	@ (80049a4 <HAL_I2C_Mem_Read+0x460>)
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 fa55 	bl	8004ca4 <I2C_WaitOnFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e0cb      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004812:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	691a      	ldr	r2, [r3, #16]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004826:	1c5a      	adds	r2, r3, #1
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004830:	3b01      	subs	r3, #1
 8004832:	b29a      	uxth	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b01      	subs	r3, #1
 8004840:	b29a      	uxth	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800484c:	2200      	movs	r2, #0
 800484e:	4955      	ldr	r1, [pc, #340]	@ (80049a4 <HAL_I2C_Mem_Read+0x460>)
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 fa27 	bl	8004ca4 <I2C_WaitOnFlagUntilTimeout>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d001      	beq.n	8004860 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e09d      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800486e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	691a      	ldr	r2, [r3, #16]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487a:	b2d2      	uxtb	r2, r2
 800487c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004882:	1c5a      	adds	r2, r3, #1
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800488c:	3b01      	subs	r3, #1
 800488e:	b29a      	uxth	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29a      	uxth	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	691a      	ldr	r2, [r3, #16]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	b2d2      	uxtb	r2, r2
 80048ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b4:	1c5a      	adds	r2, r3, #1
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048be:	3b01      	subs	r3, #1
 80048c0:	b29a      	uxth	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	3b01      	subs	r3, #1
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048d4:	e04e      	b.n	8004974 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f000 fb8c 	bl	8004ff8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e058      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	691a      	ldr	r2, [r3, #16]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f4:	b2d2      	uxtb	r2, r2
 80048f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fc:	1c5a      	adds	r2, r3, #1
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004906:	3b01      	subs	r3, #1
 8004908:	b29a      	uxth	r2, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004912:	b29b      	uxth	r3, r3
 8004914:	3b01      	subs	r3, #1
 8004916:	b29a      	uxth	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	f003 0304 	and.w	r3, r3, #4
 8004926:	2b04      	cmp	r3, #4
 8004928:	d124      	bne.n	8004974 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800492e:	2b03      	cmp	r3, #3
 8004930:	d107      	bne.n	8004942 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004940:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	691a      	ldr	r2, [r3, #16]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494c:	b2d2      	uxtb	r2, r2
 800494e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800496a:	b29b      	uxth	r3, r3
 800496c:	3b01      	subs	r3, #1
 800496e:	b29a      	uxth	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004978:	2b00      	cmp	r3, #0
 800497a:	f47f aeb6 	bne.w	80046ea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2220      	movs	r2, #32
 8004982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004996:	2300      	movs	r3, #0
 8004998:	e000      	b.n	800499c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800499a:	2302      	movs	r3, #2
  }
}
 800499c:	4618      	mov	r0, r3
 800499e:	3728      	adds	r7, #40	@ 0x28
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	00010004 	.word	0x00010004

080049a8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af02      	add	r7, sp, #8
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	4608      	mov	r0, r1
 80049b2:	4611      	mov	r1, r2
 80049b4:	461a      	mov	r2, r3
 80049b6:	4603      	mov	r3, r0
 80049b8:	817b      	strh	r3, [r7, #10]
 80049ba:	460b      	mov	r3, r1
 80049bc:	813b      	strh	r3, [r7, #8]
 80049be:	4613      	mov	r3, r2
 80049c0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	6a3b      	ldr	r3, [r7, #32]
 80049d8:	2200      	movs	r2, #0
 80049da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049de:	68f8      	ldr	r0, [r7, #12]
 80049e0:	f000 f960 	bl	8004ca4 <I2C_WaitOnFlagUntilTimeout>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00d      	beq.n	8004a06 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049f8:	d103      	bne.n	8004a02 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a00:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e05f      	b.n	8004ac6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a06:	897b      	ldrh	r3, [r7, #10]
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a18:	6a3a      	ldr	r2, [r7, #32]
 8004a1a:	492d      	ldr	r1, [pc, #180]	@ (8004ad0 <I2C_RequestMemoryWrite+0x128>)
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 f9bb 	bl	8004d98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e04c      	b.n	8004ac6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	617b      	str	r3, [r7, #20]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	617b      	str	r3, [r7, #20]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	617b      	str	r3, [r7, #20]
 8004a40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a44:	6a39      	ldr	r1, [r7, #32]
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	f000 fa46 	bl	8004ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00d      	beq.n	8004a6e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	2b04      	cmp	r3, #4
 8004a58:	d107      	bne.n	8004a6a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e02b      	b.n	8004ac6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a6e:	88fb      	ldrh	r3, [r7, #6]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d105      	bne.n	8004a80 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a74:	893b      	ldrh	r3, [r7, #8]
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	611a      	str	r2, [r3, #16]
 8004a7e:	e021      	b.n	8004ac4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004a80:	893b      	ldrh	r3, [r7, #8]
 8004a82:	0a1b      	lsrs	r3, r3, #8
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	b2da      	uxtb	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a90:	6a39      	ldr	r1, [r7, #32]
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f000 fa20 	bl	8004ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00d      	beq.n	8004aba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa2:	2b04      	cmp	r3, #4
 8004aa4:	d107      	bne.n	8004ab6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ab4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e005      	b.n	8004ac6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004aba:	893b      	ldrh	r3, [r7, #8]
 8004abc:	b2da      	uxtb	r2, r3
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3718      	adds	r7, #24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	00010002 	.word	0x00010002

08004ad4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af02      	add	r7, sp, #8
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	4608      	mov	r0, r1
 8004ade:	4611      	mov	r1, r2
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	817b      	strh	r3, [r7, #10]
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	813b      	strh	r3, [r7, #8]
 8004aea:	4613      	mov	r3, r2
 8004aec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004afc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b0c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	6a3b      	ldr	r3, [r7, #32]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f000 f8c2 	bl	8004ca4 <I2C_WaitOnFlagUntilTimeout>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00d      	beq.n	8004b42 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b34:	d103      	bne.n	8004b3e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b3c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e0aa      	b.n	8004c98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b42:	897b      	ldrh	r3, [r7, #10]
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	461a      	mov	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b50:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b54:	6a3a      	ldr	r2, [r7, #32]
 8004b56:	4952      	ldr	r1, [pc, #328]	@ (8004ca0 <I2C_RequestMemoryRead+0x1cc>)
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f000 f91d 	bl	8004d98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e097      	b.n	8004c98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b68:	2300      	movs	r3, #0
 8004b6a:	617b      	str	r3, [r7, #20]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	617b      	str	r3, [r7, #20]
 8004b7c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b80:	6a39      	ldr	r1, [r7, #32]
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f000 f9a8 	bl	8004ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00d      	beq.n	8004baa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	d107      	bne.n	8004ba6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ba4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e076      	b.n	8004c98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004baa:	88fb      	ldrh	r3, [r7, #6]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d105      	bne.n	8004bbc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bb0:	893b      	ldrh	r3, [r7, #8]
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	611a      	str	r2, [r3, #16]
 8004bba:	e021      	b.n	8004c00 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004bbc:	893b      	ldrh	r3, [r7, #8]
 8004bbe:	0a1b      	lsrs	r3, r3, #8
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	b2da      	uxtb	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bcc:	6a39      	ldr	r1, [r7, #32]
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f000 f982 	bl	8004ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00d      	beq.n	8004bf6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d107      	bne.n	8004bf2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bf0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e050      	b.n	8004c98 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bf6:	893b      	ldrh	r3, [r7, #8]
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c02:	6a39      	ldr	r1, [r7, #32]
 8004c04:	68f8      	ldr	r0, [r7, #12]
 8004c06:	f000 f967 	bl	8004ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00d      	beq.n	8004c2c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	d107      	bne.n	8004c28 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c26:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e035      	b.n	8004c98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c3a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3e:	9300      	str	r3, [sp, #0]
 8004c40:	6a3b      	ldr	r3, [r7, #32]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 f82b 	bl	8004ca4 <I2C_WaitOnFlagUntilTimeout>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00d      	beq.n	8004c70 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c62:	d103      	bne.n	8004c6c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c6a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	e013      	b.n	8004c98 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004c70:	897b      	ldrh	r3, [r7, #10]
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	f043 0301 	orr.w	r3, r3, #1
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c82:	6a3a      	ldr	r2, [r7, #32]
 8004c84:	4906      	ldr	r1, [pc, #24]	@ (8004ca0 <I2C_RequestMemoryRead+0x1cc>)
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f000 f886 	bl	8004d98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3718      	adds	r7, #24
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	00010002 	.word	0x00010002

08004ca4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	603b      	str	r3, [r7, #0]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cb4:	e048      	b.n	8004d48 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cbc:	d044      	beq.n	8004d48 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cbe:	f7fe f969 	bl	8002f94 <HAL_GetTick>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d302      	bcc.n	8004cd4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d139      	bne.n	8004d48 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	0c1b      	lsrs	r3, r3, #16
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d10d      	bne.n	8004cfa <I2C_WaitOnFlagUntilTimeout+0x56>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	43da      	mvns	r2, r3
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	4013      	ands	r3, r2
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	bf0c      	ite	eq
 8004cf0:	2301      	moveq	r3, #1
 8004cf2:	2300      	movne	r3, #0
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	e00c      	b.n	8004d14 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	43da      	mvns	r2, r3
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	4013      	ands	r3, r2
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	bf0c      	ite	eq
 8004d0c:	2301      	moveq	r3, #1
 8004d0e:	2300      	movne	r3, #0
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	461a      	mov	r2, r3
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d116      	bne.n	8004d48 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d34:	f043 0220 	orr.w	r2, r3, #32
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e023      	b.n	8004d90 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	0c1b      	lsrs	r3, r3, #16
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d10d      	bne.n	8004d6e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	43da      	mvns	r2, r3
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	bf0c      	ite	eq
 8004d64:	2301      	moveq	r3, #1
 8004d66:	2300      	movne	r3, #0
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	e00c      	b.n	8004d88 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	43da      	mvns	r2, r3
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	bf0c      	ite	eq
 8004d80:	2301      	moveq	r3, #1
 8004d82:	2300      	movne	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	461a      	mov	r2, r3
 8004d88:	79fb      	ldrb	r3, [r7, #7]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d093      	beq.n	8004cb6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3710      	adds	r7, #16
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004da6:	e071      	b.n	8004e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004db6:	d123      	bne.n	8004e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dc6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004dd0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dec:	f043 0204 	orr.w	r2, r3, #4
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e067      	b.n	8004ed0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e06:	d041      	beq.n	8004e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e08:	f7fe f8c4 	bl	8002f94 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d302      	bcc.n	8004e1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d136      	bne.n	8004e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	0c1b      	lsrs	r3, r3, #16
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d10c      	bne.n	8004e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	43da      	mvns	r2, r3
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	4013      	ands	r3, r2
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	bf14      	ite	ne
 8004e3a:	2301      	movne	r3, #1
 8004e3c:	2300      	moveq	r3, #0
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	e00b      	b.n	8004e5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	43da      	mvns	r2, r3
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	bf14      	ite	ne
 8004e54:	2301      	movne	r3, #1
 8004e56:	2300      	moveq	r3, #0
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d016      	beq.n	8004e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e78:	f043 0220 	orr.w	r2, r3, #32
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e021      	b.n	8004ed0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	0c1b      	lsrs	r3, r3, #16
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d10c      	bne.n	8004eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	695b      	ldr	r3, [r3, #20]
 8004e9c:	43da      	mvns	r2, r3
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	bf14      	ite	ne
 8004ea8:	2301      	movne	r3, #1
 8004eaa:	2300      	moveq	r3, #0
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	e00b      	b.n	8004ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	43da      	mvns	r2, r3
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	bf14      	ite	ne
 8004ec2:	2301      	movne	r3, #1
 8004ec4:	2300      	moveq	r3, #0
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f47f af6d 	bne.w	8004da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3710      	adds	r7, #16
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ee4:	e034      	b.n	8004f50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 f8e3 	bl	80050b2 <I2C_IsAcknowledgeFailed>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e034      	b.n	8004f60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004efc:	d028      	beq.n	8004f50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004efe:	f7fe f849 	bl	8002f94 <HAL_GetTick>
 8004f02:	4602      	mov	r2, r0
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d302      	bcc.n	8004f14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d11d      	bne.n	8004f50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f1e:	2b80      	cmp	r3, #128	@ 0x80
 8004f20:	d016      	beq.n	8004f50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f3c:	f043 0220 	orr.w	r2, r3, #32
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e007      	b.n	8004f60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f5a:	2b80      	cmp	r3, #128	@ 0x80
 8004f5c:	d1c3      	bne.n	8004ee6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3710      	adds	r7, #16
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f74:	e034      	b.n	8004fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f76:	68f8      	ldr	r0, [r7, #12]
 8004f78:	f000 f89b 	bl	80050b2 <I2C_IsAcknowledgeFailed>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e034      	b.n	8004ff0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f8c:	d028      	beq.n	8004fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f8e:	f7fe f801 	bl	8002f94 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d302      	bcc.n	8004fa4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d11d      	bne.n	8004fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	f003 0304 	and.w	r3, r3, #4
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	d016      	beq.n	8004fe0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fcc:	f043 0220 	orr.w	r2, r3, #32
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e007      	b.n	8004ff0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	f003 0304 	and.w	r3, r3, #4
 8004fea:	2b04      	cmp	r3, #4
 8004fec:	d1c3      	bne.n	8004f76 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005004:	e049      	b.n	800509a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	695b      	ldr	r3, [r3, #20]
 800500c:	f003 0310 	and.w	r3, r3, #16
 8005010:	2b10      	cmp	r3, #16
 8005012:	d119      	bne.n	8005048 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f06f 0210 	mvn.w	r2, #16
 800501c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2220      	movs	r2, #32
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e030      	b.n	80050aa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005048:	f7fd ffa4 	bl	8002f94 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	429a      	cmp	r2, r3
 8005056:	d302      	bcc.n	800505e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d11d      	bne.n	800509a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	695b      	ldr	r3, [r3, #20]
 8005064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005068:	2b40      	cmp	r3, #64	@ 0x40
 800506a:	d016      	beq.n	800509a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2220      	movs	r2, #32
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005086:	f043 0220 	orr.w	r2, r3, #32
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e007      	b.n	80050aa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a4:	2b40      	cmp	r3, #64	@ 0x40
 80050a6:	d1ae      	bne.n	8005006 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80050b2:	b480      	push	{r7}
 80050b4:	b083      	sub	sp, #12
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	695b      	ldr	r3, [r3, #20]
 80050c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050c8:	d11b      	bne.n	8005102 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050d2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2220      	movs	r2, #32
 80050de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ee:	f043 0204 	orr.w	r2, r3, #4
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e000      	b.n	8005104 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b20      	cmp	r3, #32
 8005124:	d129      	bne.n	800517a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2224      	movs	r2, #36	@ 0x24
 800512a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f022 0201 	bic.w	r2, r2, #1
 800513c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0210 	bic.w	r2, r2, #16
 800514c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	683a      	ldr	r2, [r7, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f042 0201 	orr.w	r2, r2, #1
 800516c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2220      	movs	r2, #32
 8005172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005176:	2300      	movs	r3, #0
 8005178:	e000      	b.n	800517c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800517a:	2302      	movs	r3, #2
  }
}
 800517c:	4618      	mov	r0, r3
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005192:	2300      	movs	r3, #0
 8005194:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b20      	cmp	r3, #32
 80051a0:	d12a      	bne.n	80051f8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2224      	movs	r2, #36	@ 0x24
 80051a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0201 	bic.w	r2, r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80051c2:	89fb      	ldrh	r3, [r7, #14]
 80051c4:	f023 030f 	bic.w	r3, r3, #15
 80051c8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	89fb      	ldrh	r3, [r7, #14]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	89fa      	ldrh	r2, [r7, #14]
 80051da:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f042 0201 	orr.w	r2, r2, #1
 80051ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80051f4:	2300      	movs	r3, #0
 80051f6:	e000      	b.n	80051fa <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80051f8:	2302      	movs	r3, #2
  }
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3714      	adds	r7, #20
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
	...

08005208 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e0bf      	b.n	800539a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d106      	bne.n	8005234 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7fd f926 	bl	8002480 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800524a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6999      	ldr	r1, [r3, #24]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685a      	ldr	r2, [r3, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005260:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6899      	ldr	r1, [r3, #8]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	4b4a      	ldr	r3, [pc, #296]	@ (80053a4 <HAL_LTDC_Init+0x19c>)
 800527c:	400b      	ands	r3, r1
 800527e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	041b      	lsls	r3, r3, #16
 8005286:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6899      	ldr	r1, [r3, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	699a      	ldr	r2, [r3, #24]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	431a      	orrs	r2, r3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68d9      	ldr	r1, [r3, #12]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	4b3e      	ldr	r3, [pc, #248]	@ (80053a4 <HAL_LTDC_Init+0x19c>)
 80052aa:	400b      	ands	r3, r1
 80052ac:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	041b      	lsls	r3, r3, #16
 80052b4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68d9      	ldr	r1, [r3, #12]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a1a      	ldr	r2, [r3, #32]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	430a      	orrs	r2, r1
 80052ca:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6919      	ldr	r1, [r3, #16]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	4b33      	ldr	r3, [pc, #204]	@ (80053a4 <HAL_LTDC_Init+0x19c>)
 80052d8:	400b      	ands	r3, r1
 80052da:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e0:	041b      	lsls	r3, r3, #16
 80052e2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6919      	ldr	r1, [r3, #16]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	431a      	orrs	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6959      	ldr	r1, [r3, #20]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	4b27      	ldr	r3, [pc, #156]	@ (80053a4 <HAL_LTDC_Init+0x19c>)
 8005306:	400b      	ands	r3, r1
 8005308:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800530e:	041b      	lsls	r3, r3, #16
 8005310:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6959      	ldr	r1, [r3, #20]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800532e:	021b      	lsls	r3, r3, #8
 8005330:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005338:	041b      	lsls	r3, r3, #16
 800533a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800534a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005352:	68ba      	ldr	r2, [r7, #8]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	4313      	orrs	r3, r2
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800535e:	431a      	orrs	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	430a      	orrs	r2, r1
 8005366:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f042 0206 	orr.w	r2, r2, #6
 8005376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	699a      	ldr	r2, [r3, #24]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f042 0201 	orr.w	r2, r2, #1
 8005386:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3710      	adds	r7, #16
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	f000f800 	.word	0xf000f800

080053a8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80053a8:	b5b0      	push	{r4, r5, r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d101      	bne.n	80053c2 <HAL_LTDC_ConfigLayer+0x1a>
 80053be:	2302      	movs	r3, #2
 80053c0:	e02c      	b.n	800541c <HAL_LTDC_ConfigLayer+0x74>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2202      	movs	r2, #2
 80053ce:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2134      	movs	r1, #52	@ 0x34
 80053d8:	fb01 f303 	mul.w	r3, r1, r3
 80053dc:	4413      	add	r3, r2
 80053de:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	4614      	mov	r4, r2
 80053e6:	461d      	mov	r5, r3
 80053e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053f4:	682b      	ldr	r3, [r5, #0]
 80053f6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	68b9      	ldr	r1, [r7, #8]
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 f811 	bl	8005424 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2201      	movs	r2, #1
 8005408:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bdb0      	pop	{r4, r5, r7, pc}

08005424 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005424:	b480      	push	{r7}
 8005426:	b089      	sub	sp, #36	@ 0x24
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	0c1b      	lsrs	r3, r3, #16
 800543c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005440:	4413      	add	r3, r2
 8005442:	041b      	lsls	r3, r3, #16
 8005444:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	461a      	mov	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	01db      	lsls	r3, r3, #7
 8005450:	4413      	add	r3, r2
 8005452:	3384      	adds	r3, #132	@ 0x84
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	6812      	ldr	r2, [r2, #0]
 800545a:	4611      	mov	r1, r2
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	01d2      	lsls	r2, r2, #7
 8005460:	440a      	add	r2, r1
 8005462:	3284      	adds	r2, #132	@ 0x84
 8005464:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005468:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	0c1b      	lsrs	r3, r3, #16
 8005476:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800547a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800547c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4619      	mov	r1, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	01db      	lsls	r3, r3, #7
 8005488:	440b      	add	r3, r1
 800548a:	3384      	adds	r3, #132	@ 0x84
 800548c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005492:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	68da      	ldr	r2, [r3, #12]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054a2:	4413      	add	r3, r2
 80054a4:	041b      	lsls	r3, r3, #16
 80054a6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	461a      	mov	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	01db      	lsls	r3, r3, #7
 80054b2:	4413      	add	r3, r2
 80054b4:	3384      	adds	r3, #132	@ 0x84
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	6812      	ldr	r2, [r2, #0]
 80054bc:	4611      	mov	r1, r2
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	01d2      	lsls	r2, r2, #7
 80054c2:	440a      	add	r2, r1
 80054c4:	3284      	adds	r2, #132	@ 0x84
 80054c6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80054ca:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	689a      	ldr	r2, [r3, #8]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054da:	4413      	add	r3, r2
 80054dc:	1c5a      	adds	r2, r3, #1
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4619      	mov	r1, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	01db      	lsls	r3, r3, #7
 80054e8:	440b      	add	r3, r1
 80054ea:	3384      	adds	r3, #132	@ 0x84
 80054ec:	4619      	mov	r1, r3
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	461a      	mov	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	01db      	lsls	r3, r3, #7
 80054fe:	4413      	add	r3, r2
 8005500:	3384      	adds	r3, #132	@ 0x84
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	6812      	ldr	r2, [r2, #0]
 8005508:	4611      	mov	r1, r2
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	01d2      	lsls	r2, r2, #7
 800550e:	440a      	add	r2, r1
 8005510:	3284      	adds	r2, #132	@ 0x84
 8005512:	f023 0307 	bic.w	r3, r3, #7
 8005516:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	461a      	mov	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	01db      	lsls	r3, r3, #7
 8005522:	4413      	add	r3, r2
 8005524:	3384      	adds	r3, #132	@ 0x84
 8005526:	461a      	mov	r2, r3
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005534:	021b      	lsls	r3, r3, #8
 8005536:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800553e:	041b      	lsls	r3, r3, #16
 8005540:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	061b      	lsls	r3, r3, #24
 8005548:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	461a      	mov	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	01db      	lsls	r3, r3, #7
 8005554:	4413      	add	r3, r2
 8005556:	3384      	adds	r3, #132	@ 0x84
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	461a      	mov	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	01db      	lsls	r3, r3, #7
 8005564:	4413      	add	r3, r2
 8005566:	3384      	adds	r3, #132	@ 0x84
 8005568:	461a      	mov	r2, r3
 800556a:	2300      	movs	r3, #0
 800556c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005574:	461a      	mov	r2, r3
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	431a      	orrs	r2, r3
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	431a      	orrs	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4619      	mov	r1, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	01db      	lsls	r3, r3, #7
 8005588:	440b      	add	r3, r1
 800558a:	3384      	adds	r3, #132	@ 0x84
 800558c:	4619      	mov	r1, r3
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	4313      	orrs	r3, r2
 8005592:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	461a      	mov	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	01db      	lsls	r3, r3, #7
 800559e:	4413      	add	r3, r2
 80055a0:	3384      	adds	r3, #132	@ 0x84
 80055a2:	695b      	ldr	r3, [r3, #20]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	6812      	ldr	r2, [r2, #0]
 80055a8:	4611      	mov	r1, r2
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	01d2      	lsls	r2, r2, #7
 80055ae:	440a      	add	r2, r1
 80055b0:	3284      	adds	r2, #132	@ 0x84
 80055b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80055b6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	461a      	mov	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	01db      	lsls	r3, r3, #7
 80055c2:	4413      	add	r3, r2
 80055c4:	3384      	adds	r3, #132	@ 0x84
 80055c6:	461a      	mov	r2, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	461a      	mov	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	01db      	lsls	r3, r3, #7
 80055d8:	4413      	add	r3, r2
 80055da:	3384      	adds	r3, #132	@ 0x84
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	4611      	mov	r1, r2
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	01d2      	lsls	r2, r2, #7
 80055e8:	440a      	add	r2, r1
 80055ea:	3284      	adds	r2, #132	@ 0x84
 80055ec:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80055f0:	f023 0307 	bic.w	r3, r3, #7
 80055f4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	69da      	ldr	r2, [r3, #28]
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	68f9      	ldr	r1, [r7, #12]
 8005600:	6809      	ldr	r1, [r1, #0]
 8005602:	4608      	mov	r0, r1
 8005604:	6879      	ldr	r1, [r7, #4]
 8005606:	01c9      	lsls	r1, r1, #7
 8005608:	4401      	add	r1, r0
 800560a:	3184      	adds	r1, #132	@ 0x84
 800560c:	4313      	orrs	r3, r2
 800560e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	461a      	mov	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	01db      	lsls	r3, r3, #7
 800561a:	4413      	add	r3, r2
 800561c:	3384      	adds	r3, #132	@ 0x84
 800561e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	461a      	mov	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	01db      	lsls	r3, r3, #7
 800562a:	4413      	add	r3, r2
 800562c:	3384      	adds	r3, #132	@ 0x84
 800562e:	461a      	mov	r2, r3
 8005630:	2300      	movs	r3, #0
 8005632:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	461a      	mov	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	01db      	lsls	r3, r3, #7
 800563e:	4413      	add	r3, r2
 8005640:	3384      	adds	r3, #132	@ 0x84
 8005642:	461a      	mov	r2, r3
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005648:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d102      	bne.n	8005658 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005652:	2304      	movs	r3, #4
 8005654:	61fb      	str	r3, [r7, #28]
 8005656:	e01b      	b.n	8005690 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d102      	bne.n	8005666 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005660:	2303      	movs	r3, #3
 8005662:	61fb      	str	r3, [r7, #28]
 8005664:	e014      	b.n	8005690 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	2b04      	cmp	r3, #4
 800566c:	d00b      	beq.n	8005686 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005672:	2b02      	cmp	r3, #2
 8005674:	d007      	beq.n	8005686 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800567a:	2b03      	cmp	r3, #3
 800567c:	d003      	beq.n	8005686 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005682:	2b07      	cmp	r3, #7
 8005684:	d102      	bne.n	800568c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005686:	2302      	movs	r3, #2
 8005688:	61fb      	str	r3, [r7, #28]
 800568a:	e001      	b.n	8005690 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800568c:	2301      	movs	r3, #1
 800568e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	461a      	mov	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	01db      	lsls	r3, r3, #7
 800569a:	4413      	add	r3, r2
 800569c:	3384      	adds	r3, #132	@ 0x84
 800569e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	6812      	ldr	r2, [r2, #0]
 80056a4:	4611      	mov	r1, r2
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	01d2      	lsls	r2, r2, #7
 80056aa:	440a      	add	r2, r1
 80056ac:	3284      	adds	r2, #132	@ 0x84
 80056ae:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80056b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b8:	69fa      	ldr	r2, [r7, #28]
 80056ba:	fb02 f303 	mul.w	r3, r2, r3
 80056be:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	6859      	ldr	r1, [r3, #4]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	1acb      	subs	r3, r1, r3
 80056ca:	69f9      	ldr	r1, [r7, #28]
 80056cc:	fb01 f303 	mul.w	r3, r1, r3
 80056d0:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80056d2:	68f9      	ldr	r1, [r7, #12]
 80056d4:	6809      	ldr	r1, [r1, #0]
 80056d6:	4608      	mov	r0, r1
 80056d8:	6879      	ldr	r1, [r7, #4]
 80056da:	01c9      	lsls	r1, r1, #7
 80056dc:	4401      	add	r1, r0
 80056de:	3184      	adds	r1, #132	@ 0x84
 80056e0:	4313      	orrs	r3, r2
 80056e2:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	461a      	mov	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	01db      	lsls	r3, r3, #7
 80056ee:	4413      	add	r3, r2
 80056f0:	3384      	adds	r3, #132	@ 0x84
 80056f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	6812      	ldr	r2, [r2, #0]
 80056f8:	4611      	mov	r1, r2
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	01d2      	lsls	r2, r2, #7
 80056fe:	440a      	add	r2, r1
 8005700:	3284      	adds	r2, #132	@ 0x84
 8005702:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005706:	f023 0307 	bic.w	r3, r3, #7
 800570a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	461a      	mov	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	01db      	lsls	r3, r3, #7
 8005716:	4413      	add	r3, r2
 8005718:	3384      	adds	r3, #132	@ 0x84
 800571a:	461a      	mov	r2, r3
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005720:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	461a      	mov	r2, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	01db      	lsls	r3, r3, #7
 800572c:	4413      	add	r3, r2
 800572e:	3384      	adds	r3, #132	@ 0x84
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	68fa      	ldr	r2, [r7, #12]
 8005734:	6812      	ldr	r2, [r2, #0]
 8005736:	4611      	mov	r1, r2
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	01d2      	lsls	r2, r2, #7
 800573c:	440a      	add	r2, r1
 800573e:	3284      	adds	r2, #132	@ 0x84
 8005740:	f043 0301 	orr.w	r3, r3, #1
 8005744:	6013      	str	r3, [r2, #0]
}
 8005746:	bf00      	nop
 8005748:	3724      	adds	r7, #36	@ 0x24
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
	...

08005754 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d101      	bne.n	8005766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e267      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b00      	cmp	r3, #0
 8005770:	d075      	beq.n	800585e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005772:	4b88      	ldr	r3, [pc, #544]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f003 030c 	and.w	r3, r3, #12
 800577a:	2b04      	cmp	r3, #4
 800577c:	d00c      	beq.n	8005798 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800577e:	4b85      	ldr	r3, [pc, #532]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005786:	2b08      	cmp	r3, #8
 8005788:	d112      	bne.n	80057b0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800578a:	4b82      	ldr	r3, [pc, #520]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005792:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005796:	d10b      	bne.n	80057b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005798:	4b7e      	ldr	r3, [pc, #504]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d05b      	beq.n	800585c <HAL_RCC_OscConfig+0x108>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d157      	bne.n	800585c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e242      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057b8:	d106      	bne.n	80057c8 <HAL_RCC_OscConfig+0x74>
 80057ba:	4b76      	ldr	r3, [pc, #472]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a75      	ldr	r2, [pc, #468]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057c4:	6013      	str	r3, [r2, #0]
 80057c6:	e01d      	b.n	8005804 <HAL_RCC_OscConfig+0xb0>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057d0:	d10c      	bne.n	80057ec <HAL_RCC_OscConfig+0x98>
 80057d2:	4b70      	ldr	r3, [pc, #448]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a6f      	ldr	r2, [pc, #444]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	4b6d      	ldr	r3, [pc, #436]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a6c      	ldr	r2, [pc, #432]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057e8:	6013      	str	r3, [r2, #0]
 80057ea:	e00b      	b.n	8005804 <HAL_RCC_OscConfig+0xb0>
 80057ec:	4b69      	ldr	r3, [pc, #420]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a68      	ldr	r2, [pc, #416]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057f6:	6013      	str	r3, [r2, #0]
 80057f8:	4b66      	ldr	r3, [pc, #408]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a65      	ldr	r2, [pc, #404]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80057fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d013      	beq.n	8005834 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800580c:	f7fd fbc2 	bl	8002f94 <HAL_GetTick>
 8005810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005812:	e008      	b.n	8005826 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005814:	f7fd fbbe 	bl	8002f94 <HAL_GetTick>
 8005818:	4602      	mov	r2, r0
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	2b64      	cmp	r3, #100	@ 0x64
 8005820:	d901      	bls.n	8005826 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005822:	2303      	movs	r3, #3
 8005824:	e207      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005826:	4b5b      	ldr	r3, [pc, #364]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d0f0      	beq.n	8005814 <HAL_RCC_OscConfig+0xc0>
 8005832:	e014      	b.n	800585e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005834:	f7fd fbae 	bl	8002f94 <HAL_GetTick>
 8005838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800583a:	e008      	b.n	800584e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800583c:	f7fd fbaa 	bl	8002f94 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b64      	cmp	r3, #100	@ 0x64
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e1f3      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800584e:	4b51      	ldr	r3, [pc, #324]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1f0      	bne.n	800583c <HAL_RCC_OscConfig+0xe8>
 800585a:	e000      	b.n	800585e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800585c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	2b00      	cmp	r3, #0
 8005868:	d063      	beq.n	8005932 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800586a:	4b4a      	ldr	r3, [pc, #296]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f003 030c 	and.w	r3, r3, #12
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00b      	beq.n	800588e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005876:	4b47      	ldr	r3, [pc, #284]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800587e:	2b08      	cmp	r3, #8
 8005880:	d11c      	bne.n	80058bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005882:	4b44      	ldr	r3, [pc, #272]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d116      	bne.n	80058bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800588e:	4b41      	ldr	r3, [pc, #260]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b00      	cmp	r3, #0
 8005898:	d005      	beq.n	80058a6 <HAL_RCC_OscConfig+0x152>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d001      	beq.n	80058a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e1c7      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058a6:	4b3b      	ldr	r3, [pc, #236]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	00db      	lsls	r3, r3, #3
 80058b4:	4937      	ldr	r1, [pc, #220]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058ba:	e03a      	b.n	8005932 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d020      	beq.n	8005906 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058c4:	4b34      	ldr	r3, [pc, #208]	@ (8005998 <HAL_RCC_OscConfig+0x244>)
 80058c6:	2201      	movs	r2, #1
 80058c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ca:	f7fd fb63 	bl	8002f94 <HAL_GetTick>
 80058ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058d0:	e008      	b.n	80058e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058d2:	f7fd fb5f 	bl	8002f94 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d901      	bls.n	80058e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e1a8      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0f0      	beq.n	80058d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f0:	4b28      	ldr	r3, [pc, #160]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	00db      	lsls	r3, r3, #3
 80058fe:	4925      	ldr	r1, [pc, #148]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005900:	4313      	orrs	r3, r2
 8005902:	600b      	str	r3, [r1, #0]
 8005904:	e015      	b.n	8005932 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005906:	4b24      	ldr	r3, [pc, #144]	@ (8005998 <HAL_RCC_OscConfig+0x244>)
 8005908:	2200      	movs	r2, #0
 800590a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800590c:	f7fd fb42 	bl	8002f94 <HAL_GetTick>
 8005910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005912:	e008      	b.n	8005926 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005914:	f7fd fb3e 	bl	8002f94 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	2b02      	cmp	r3, #2
 8005920:	d901      	bls.n	8005926 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e187      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005926:	4b1b      	ldr	r3, [pc, #108]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1f0      	bne.n	8005914 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0308 	and.w	r3, r3, #8
 800593a:	2b00      	cmp	r3, #0
 800593c:	d036      	beq.n	80059ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d016      	beq.n	8005974 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005946:	4b15      	ldr	r3, [pc, #84]	@ (800599c <HAL_RCC_OscConfig+0x248>)
 8005948:	2201      	movs	r2, #1
 800594a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800594c:	f7fd fb22 	bl	8002f94 <HAL_GetTick>
 8005950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005952:	e008      	b.n	8005966 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005954:	f7fd fb1e 	bl	8002f94 <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b02      	cmp	r3, #2
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e167      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005966:	4b0b      	ldr	r3, [pc, #44]	@ (8005994 <HAL_RCC_OscConfig+0x240>)
 8005968:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d0f0      	beq.n	8005954 <HAL_RCC_OscConfig+0x200>
 8005972:	e01b      	b.n	80059ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005974:	4b09      	ldr	r3, [pc, #36]	@ (800599c <HAL_RCC_OscConfig+0x248>)
 8005976:	2200      	movs	r2, #0
 8005978:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800597a:	f7fd fb0b 	bl	8002f94 <HAL_GetTick>
 800597e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005980:	e00e      	b.n	80059a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005982:	f7fd fb07 	bl	8002f94 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d907      	bls.n	80059a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e150      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
 8005994:	40023800 	.word	0x40023800
 8005998:	42470000 	.word	0x42470000
 800599c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059a0:	4b88      	ldr	r3, [pc, #544]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 80059a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1ea      	bne.n	8005982 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 8097 	beq.w	8005ae8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059ba:	2300      	movs	r3, #0
 80059bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059be:	4b81      	ldr	r3, [pc, #516]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 80059c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10f      	bne.n	80059ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059ca:	2300      	movs	r3, #0
 80059cc:	60bb      	str	r3, [r7, #8]
 80059ce:	4b7d      	ldr	r3, [pc, #500]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 80059d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d2:	4a7c      	ldr	r2, [pc, #496]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 80059d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80059da:	4b7a      	ldr	r3, [pc, #488]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 80059dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059e2:	60bb      	str	r3, [r7, #8]
 80059e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059e6:	2301      	movs	r3, #1
 80059e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059ea:	4b77      	ldr	r3, [pc, #476]	@ (8005bc8 <HAL_RCC_OscConfig+0x474>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d118      	bne.n	8005a28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059f6:	4b74      	ldr	r3, [pc, #464]	@ (8005bc8 <HAL_RCC_OscConfig+0x474>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a73      	ldr	r2, [pc, #460]	@ (8005bc8 <HAL_RCC_OscConfig+0x474>)
 80059fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a02:	f7fd fac7 	bl	8002f94 <HAL_GetTick>
 8005a06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a08:	e008      	b.n	8005a1c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a0a:	f7fd fac3 	bl	8002f94 <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d901      	bls.n	8005a1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e10c      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a1c:	4b6a      	ldr	r3, [pc, #424]	@ (8005bc8 <HAL_RCC_OscConfig+0x474>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d0f0      	beq.n	8005a0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d106      	bne.n	8005a3e <HAL_RCC_OscConfig+0x2ea>
 8005a30:	4b64      	ldr	r3, [pc, #400]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a34:	4a63      	ldr	r2, [pc, #396]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a36:	f043 0301 	orr.w	r3, r3, #1
 8005a3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a3c:	e01c      	b.n	8005a78 <HAL_RCC_OscConfig+0x324>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	2b05      	cmp	r3, #5
 8005a44:	d10c      	bne.n	8005a60 <HAL_RCC_OscConfig+0x30c>
 8005a46:	4b5f      	ldr	r3, [pc, #380]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4a:	4a5e      	ldr	r2, [pc, #376]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a4c:	f043 0304 	orr.w	r3, r3, #4
 8005a50:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a52:	4b5c      	ldr	r3, [pc, #368]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a56:	4a5b      	ldr	r2, [pc, #364]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a58:	f043 0301 	orr.w	r3, r3, #1
 8005a5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a5e:	e00b      	b.n	8005a78 <HAL_RCC_OscConfig+0x324>
 8005a60:	4b58      	ldr	r3, [pc, #352]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a64:	4a57      	ldr	r2, [pc, #348]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a66:	f023 0301 	bic.w	r3, r3, #1
 8005a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a6c:	4b55      	ldr	r3, [pc, #340]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a70:	4a54      	ldr	r2, [pc, #336]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005a72:	f023 0304 	bic.w	r3, r3, #4
 8005a76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d015      	beq.n	8005aac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a80:	f7fd fa88 	bl	8002f94 <HAL_GetTick>
 8005a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a86:	e00a      	b.n	8005a9e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a88:	f7fd fa84 	bl	8002f94 <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e0cb      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a9e:	4b49      	ldr	r3, [pc, #292]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d0ee      	beq.n	8005a88 <HAL_RCC_OscConfig+0x334>
 8005aaa:	e014      	b.n	8005ad6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aac:	f7fd fa72 	bl	8002f94 <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ab2:	e00a      	b.n	8005aca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ab4:	f7fd fa6e 	bl	8002f94 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e0b5      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005aca:	4b3e      	ldr	r3, [pc, #248]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1ee      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ad6:	7dfb      	ldrb	r3, [r7, #23]
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d105      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005adc:	4b39      	ldr	r3, [pc, #228]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae0:	4a38      	ldr	r2, [pc, #224]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005ae2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ae6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 80a1 	beq.w	8005c34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005af2:	4b34      	ldr	r3, [pc, #208]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 030c 	and.w	r3, r3, #12
 8005afa:	2b08      	cmp	r3, #8
 8005afc:	d05c      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	699b      	ldr	r3, [r3, #24]
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d141      	bne.n	8005b8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b06:	4b31      	ldr	r3, [pc, #196]	@ (8005bcc <HAL_RCC_OscConfig+0x478>)
 8005b08:	2200      	movs	r2, #0
 8005b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0c:	f7fd fa42 	bl	8002f94 <HAL_GetTick>
 8005b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b12:	e008      	b.n	8005b26 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b14:	f7fd fa3e 	bl	8002f94 <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d901      	bls.n	8005b26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e087      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b26:	4b27      	ldr	r3, [pc, #156]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1f0      	bne.n	8005b14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	69da      	ldr	r2, [r3, #28]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	431a      	orrs	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b40:	019b      	lsls	r3, r3, #6
 8005b42:	431a      	orrs	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b48:	085b      	lsrs	r3, r3, #1
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	041b      	lsls	r3, r3, #16
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b54:	061b      	lsls	r3, r3, #24
 8005b56:	491b      	ldr	r1, [pc, #108]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005bcc <HAL_RCC_OscConfig+0x478>)
 8005b5e:	2201      	movs	r2, #1
 8005b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b62:	f7fd fa17 	bl	8002f94 <HAL_GetTick>
 8005b66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b68:	e008      	b.n	8005b7c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b6a:	f7fd fa13 	bl	8002f94 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d901      	bls.n	8005b7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e05c      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b7c:	4b11      	ldr	r3, [pc, #68]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d0f0      	beq.n	8005b6a <HAL_RCC_OscConfig+0x416>
 8005b88:	e054      	b.n	8005c34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b8a:	4b10      	ldr	r3, [pc, #64]	@ (8005bcc <HAL_RCC_OscConfig+0x478>)
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b90:	f7fd fa00 	bl	8002f94 <HAL_GetTick>
 8005b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b96:	e008      	b.n	8005baa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b98:	f7fd f9fc 	bl	8002f94 <HAL_GetTick>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	1ad3      	subs	r3, r2, r3
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d901      	bls.n	8005baa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e045      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005baa:	4b06      	ldr	r3, [pc, #24]	@ (8005bc4 <HAL_RCC_OscConfig+0x470>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1f0      	bne.n	8005b98 <HAL_RCC_OscConfig+0x444>
 8005bb6:	e03d      	b.n	8005c34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d107      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e038      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
 8005bc4:	40023800 	.word	0x40023800
 8005bc8:	40007000 	.word	0x40007000
 8005bcc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8005c40 <HAL_RCC_OscConfig+0x4ec>)
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d028      	beq.n	8005c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d121      	bne.n	8005c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d11a      	bne.n	8005c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005c00:	4013      	ands	r3, r2
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d111      	bne.n	8005c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c16:	085b      	lsrs	r3, r3, #1
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d107      	bne.n	8005c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d001      	beq.n	8005c34 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e000      	b.n	8005c36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3718      	adds	r7, #24
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	40023800 	.word	0x40023800

08005c44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e0cc      	b.n	8005df2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c58:	4b68      	ldr	r3, [pc, #416]	@ (8005dfc <HAL_RCC_ClockConfig+0x1b8>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 030f 	and.w	r3, r3, #15
 8005c60:	683a      	ldr	r2, [r7, #0]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d90c      	bls.n	8005c80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c66:	4b65      	ldr	r3, [pc, #404]	@ (8005dfc <HAL_RCC_ClockConfig+0x1b8>)
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	b2d2      	uxtb	r2, r2
 8005c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c6e:	4b63      	ldr	r3, [pc, #396]	@ (8005dfc <HAL_RCC_ClockConfig+0x1b8>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 030f 	and.w	r3, r3, #15
 8005c76:	683a      	ldr	r2, [r7, #0]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d001      	beq.n	8005c80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e0b8      	b.n	8005df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d020      	beq.n	8005cce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 0304 	and.w	r3, r3, #4
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d005      	beq.n	8005ca4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c98:	4b59      	ldr	r3, [pc, #356]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	4a58      	ldr	r2, [pc, #352]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005c9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005ca2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0308 	and.w	r3, r3, #8
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d005      	beq.n	8005cbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005cb0:	4b53      	ldr	r3, [pc, #332]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	4a52      	ldr	r2, [pc, #328]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005cba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cbc:	4b50      	ldr	r3, [pc, #320]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	494d      	ldr	r1, [pc, #308]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d044      	beq.n	8005d64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d107      	bne.n	8005cf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ce2:	4b47      	ldr	r3, [pc, #284]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d119      	bne.n	8005d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e07f      	b.n	8005df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	d003      	beq.n	8005d02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cfe:	2b03      	cmp	r3, #3
 8005d00:	d107      	bne.n	8005d12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d02:	4b3f      	ldr	r3, [pc, #252]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d109      	bne.n	8005d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e06f      	b.n	8005df2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d12:	4b3b      	ldr	r3, [pc, #236]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0302 	and.w	r3, r3, #2
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e067      	b.n	8005df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d22:	4b37      	ldr	r3, [pc, #220]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f023 0203 	bic.w	r2, r3, #3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	4934      	ldr	r1, [pc, #208]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d34:	f7fd f92e 	bl	8002f94 <HAL_GetTick>
 8005d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d3a:	e00a      	b.n	8005d52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d3c:	f7fd f92a 	bl	8002f94 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d901      	bls.n	8005d52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e04f      	b.n	8005df2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d52:	4b2b      	ldr	r3, [pc, #172]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	f003 020c 	and.w	r2, r3, #12
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d1eb      	bne.n	8005d3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d64:	4b25      	ldr	r3, [pc, #148]	@ (8005dfc <HAL_RCC_ClockConfig+0x1b8>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 030f 	and.w	r3, r3, #15
 8005d6c:	683a      	ldr	r2, [r7, #0]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d20c      	bcs.n	8005d8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d72:	4b22      	ldr	r3, [pc, #136]	@ (8005dfc <HAL_RCC_ClockConfig+0x1b8>)
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	b2d2      	uxtb	r2, r2
 8005d78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d7a:	4b20      	ldr	r3, [pc, #128]	@ (8005dfc <HAL_RCC_ClockConfig+0x1b8>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 030f 	and.w	r3, r3, #15
 8005d82:	683a      	ldr	r2, [r7, #0]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d001      	beq.n	8005d8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e032      	b.n	8005df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0304 	and.w	r3, r3, #4
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d008      	beq.n	8005daa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d98:	4b19      	ldr	r3, [pc, #100]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	4916      	ldr	r1, [pc, #88]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0308 	and.w	r3, r3, #8
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d009      	beq.n	8005dca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005db6:	4b12      	ldr	r3, [pc, #72]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	490e      	ldr	r1, [pc, #56]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005dca:	f000 f821 	bl	8005e10 <HAL_RCC_GetSysClockFreq>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8005e00 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	091b      	lsrs	r3, r3, #4
 8005dd6:	f003 030f 	and.w	r3, r3, #15
 8005dda:	490a      	ldr	r1, [pc, #40]	@ (8005e04 <HAL_RCC_ClockConfig+0x1c0>)
 8005ddc:	5ccb      	ldrb	r3, [r1, r3]
 8005dde:	fa22 f303 	lsr.w	r3, r2, r3
 8005de2:	4a09      	ldr	r2, [pc, #36]	@ (8005e08 <HAL_RCC_ClockConfig+0x1c4>)
 8005de4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005de6:	4b09      	ldr	r3, [pc, #36]	@ (8005e0c <HAL_RCC_ClockConfig+0x1c8>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fd f88e 	bl	8002f0c <HAL_InitTick>

  return HAL_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	40023c00 	.word	0x40023c00
 8005e00:	40023800 	.word	0x40023800
 8005e04:	08009244 	.word	0x08009244
 8005e08:	20000010 	.word	0x20000010
 8005e0c:	20000014 	.word	0x20000014

08005e10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e14:	b094      	sub	sp, #80	@ 0x50
 8005e16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005e20:	2300      	movs	r3, #0
 8005e22:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005e24:	2300      	movs	r3, #0
 8005e26:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e28:	4b79      	ldr	r3, [pc, #484]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	f003 030c 	and.w	r3, r3, #12
 8005e30:	2b08      	cmp	r3, #8
 8005e32:	d00d      	beq.n	8005e50 <HAL_RCC_GetSysClockFreq+0x40>
 8005e34:	2b08      	cmp	r3, #8
 8005e36:	f200 80e1 	bhi.w	8005ffc <HAL_RCC_GetSysClockFreq+0x1ec>
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <HAL_RCC_GetSysClockFreq+0x34>
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	d003      	beq.n	8005e4a <HAL_RCC_GetSysClockFreq+0x3a>
 8005e42:	e0db      	b.n	8005ffc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005e44:	4b73      	ldr	r3, [pc, #460]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x204>)
 8005e46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e48:	e0db      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005e4a:	4b73      	ldr	r3, [pc, #460]	@ (8006018 <HAL_RCC_GetSysClockFreq+0x208>)
 8005e4c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e4e:	e0d8      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e50:	4b6f      	ldr	r3, [pc, #444]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e58:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e5a:	4b6d      	ldr	r3, [pc, #436]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d063      	beq.n	8005f2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e66:	4b6a      	ldr	r3, [pc, #424]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	099b      	lsrs	r3, r3, #6
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e70:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e78:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e7e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005e82:	4622      	mov	r2, r4
 8005e84:	462b      	mov	r3, r5
 8005e86:	f04f 0000 	mov.w	r0, #0
 8005e8a:	f04f 0100 	mov.w	r1, #0
 8005e8e:	0159      	lsls	r1, r3, #5
 8005e90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e94:	0150      	lsls	r0, r2, #5
 8005e96:	4602      	mov	r2, r0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	1a51      	subs	r1, r2, r1
 8005e9e:	6139      	str	r1, [r7, #16]
 8005ea0:	4629      	mov	r1, r5
 8005ea2:	eb63 0301 	sbc.w	r3, r3, r1
 8005ea6:	617b      	str	r3, [r7, #20]
 8005ea8:	f04f 0200 	mov.w	r2, #0
 8005eac:	f04f 0300 	mov.w	r3, #0
 8005eb0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005eb4:	4659      	mov	r1, fp
 8005eb6:	018b      	lsls	r3, r1, #6
 8005eb8:	4651      	mov	r1, sl
 8005eba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005ebe:	4651      	mov	r1, sl
 8005ec0:	018a      	lsls	r2, r1, #6
 8005ec2:	4651      	mov	r1, sl
 8005ec4:	ebb2 0801 	subs.w	r8, r2, r1
 8005ec8:	4659      	mov	r1, fp
 8005eca:	eb63 0901 	sbc.w	r9, r3, r1
 8005ece:	f04f 0200 	mov.w	r2, #0
 8005ed2:	f04f 0300 	mov.w	r3, #0
 8005ed6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005eda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ede:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ee2:	4690      	mov	r8, r2
 8005ee4:	4699      	mov	r9, r3
 8005ee6:	4623      	mov	r3, r4
 8005ee8:	eb18 0303 	adds.w	r3, r8, r3
 8005eec:	60bb      	str	r3, [r7, #8]
 8005eee:	462b      	mov	r3, r5
 8005ef0:	eb49 0303 	adc.w	r3, r9, r3
 8005ef4:	60fb      	str	r3, [r7, #12]
 8005ef6:	f04f 0200 	mov.w	r2, #0
 8005efa:	f04f 0300 	mov.w	r3, #0
 8005efe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005f02:	4629      	mov	r1, r5
 8005f04:	024b      	lsls	r3, r1, #9
 8005f06:	4621      	mov	r1, r4
 8005f08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005f0c:	4621      	mov	r1, r4
 8005f0e:	024a      	lsls	r2, r1, #9
 8005f10:	4610      	mov	r0, r2
 8005f12:	4619      	mov	r1, r3
 8005f14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f16:	2200      	movs	r2, #0
 8005f18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f20:	f7fa f9b6 	bl	8000290 <__aeabi_uldivmod>
 8005f24:	4602      	mov	r2, r0
 8005f26:	460b      	mov	r3, r1
 8005f28:	4613      	mov	r3, r2
 8005f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f2c:	e058      	b.n	8005fe0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f2e:	4b38      	ldr	r3, [pc, #224]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	099b      	lsrs	r3, r3, #6
 8005f34:	2200      	movs	r2, #0
 8005f36:	4618      	mov	r0, r3
 8005f38:	4611      	mov	r1, r2
 8005f3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005f3e:	623b      	str	r3, [r7, #32]
 8005f40:	2300      	movs	r3, #0
 8005f42:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005f48:	4642      	mov	r2, r8
 8005f4a:	464b      	mov	r3, r9
 8005f4c:	f04f 0000 	mov.w	r0, #0
 8005f50:	f04f 0100 	mov.w	r1, #0
 8005f54:	0159      	lsls	r1, r3, #5
 8005f56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f5a:	0150      	lsls	r0, r2, #5
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	4641      	mov	r1, r8
 8005f62:	ebb2 0a01 	subs.w	sl, r2, r1
 8005f66:	4649      	mov	r1, r9
 8005f68:	eb63 0b01 	sbc.w	fp, r3, r1
 8005f6c:	f04f 0200 	mov.w	r2, #0
 8005f70:	f04f 0300 	mov.w	r3, #0
 8005f74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005f78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005f7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005f80:	ebb2 040a 	subs.w	r4, r2, sl
 8005f84:	eb63 050b 	sbc.w	r5, r3, fp
 8005f88:	f04f 0200 	mov.w	r2, #0
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	00eb      	lsls	r3, r5, #3
 8005f92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f96:	00e2      	lsls	r2, r4, #3
 8005f98:	4614      	mov	r4, r2
 8005f9a:	461d      	mov	r5, r3
 8005f9c:	4643      	mov	r3, r8
 8005f9e:	18e3      	adds	r3, r4, r3
 8005fa0:	603b      	str	r3, [r7, #0]
 8005fa2:	464b      	mov	r3, r9
 8005fa4:	eb45 0303 	adc.w	r3, r5, r3
 8005fa8:	607b      	str	r3, [r7, #4]
 8005faa:	f04f 0200 	mov.w	r2, #0
 8005fae:	f04f 0300 	mov.w	r3, #0
 8005fb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fb6:	4629      	mov	r1, r5
 8005fb8:	028b      	lsls	r3, r1, #10
 8005fba:	4621      	mov	r1, r4
 8005fbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005fc0:	4621      	mov	r1, r4
 8005fc2:	028a      	lsls	r2, r1, #10
 8005fc4:	4610      	mov	r0, r2
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fca:	2200      	movs	r2, #0
 8005fcc:	61bb      	str	r3, [r7, #24]
 8005fce:	61fa      	str	r2, [r7, #28]
 8005fd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fd4:	f7fa f95c 	bl	8000290 <__aeabi_uldivmod>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4613      	mov	r3, r2
 8005fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8006010 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	0c1b      	lsrs	r3, r3, #16
 8005fe6:	f003 0303 	and.w	r3, r3, #3
 8005fea:	3301      	adds	r3, #1
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005ff0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ffa:	e002      	b.n	8006002 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ffc:	4b05      	ldr	r3, [pc, #20]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x204>)
 8005ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006000:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006004:	4618      	mov	r0, r3
 8006006:	3750      	adds	r7, #80	@ 0x50
 8006008:	46bd      	mov	sp, r7
 800600a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800600e:	bf00      	nop
 8006010:	40023800 	.word	0x40023800
 8006014:	00f42400 	.word	0x00f42400
 8006018:	007a1200 	.word	0x007a1200

0800601c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006020:	4b03      	ldr	r3, [pc, #12]	@ (8006030 <HAL_RCC_GetHCLKFreq+0x14>)
 8006022:	681b      	ldr	r3, [r3, #0]
}
 8006024:	4618      	mov	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	20000010 	.word	0x20000010

08006034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006038:	f7ff fff0 	bl	800601c <HAL_RCC_GetHCLKFreq>
 800603c:	4602      	mov	r2, r0
 800603e:	4b05      	ldr	r3, [pc, #20]	@ (8006054 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	0a9b      	lsrs	r3, r3, #10
 8006044:	f003 0307 	and.w	r3, r3, #7
 8006048:	4903      	ldr	r1, [pc, #12]	@ (8006058 <HAL_RCC_GetPCLK1Freq+0x24>)
 800604a:	5ccb      	ldrb	r3, [r1, r3]
 800604c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006050:	4618      	mov	r0, r3
 8006052:	bd80      	pop	{r7, pc}
 8006054:	40023800 	.word	0x40023800
 8006058:	08009254 	.word	0x08009254

0800605c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b086      	sub	sp, #24
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006064:	2300      	movs	r3, #0
 8006066:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006068:	2300      	movs	r3, #0
 800606a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	2b00      	cmp	r3, #0
 8006076:	d10b      	bne.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006080:	2b00      	cmp	r3, #0
 8006082:	d105      	bne.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800608c:	2b00      	cmp	r3, #0
 800608e:	d075      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006090:	4b91      	ldr	r3, [pc, #580]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006092:	2200      	movs	r2, #0
 8006094:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006096:	f7fc ff7d 	bl	8002f94 <HAL_GetTick>
 800609a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800609c:	e008      	b.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800609e:	f7fc ff79 	bl	8002f94 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d901      	bls.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e189      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80060b0:	4b8a      	ldr	r3, [pc, #552]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1f0      	bne.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0301 	and.w	r3, r3, #1
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d009      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	019a      	lsls	r2, r3, #6
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	071b      	lsls	r3, r3, #28
 80060d4:	4981      	ldr	r1, [pc, #516]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 0302 	and.w	r3, r3, #2
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d01f      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80060e8:	4b7c      	ldr	r3, [pc, #496]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060ee:	0f1b      	lsrs	r3, r3, #28
 80060f0:	f003 0307 	and.w	r3, r3, #7
 80060f4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	019a      	lsls	r2, r3, #6
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	061b      	lsls	r3, r3, #24
 8006102:	431a      	orrs	r2, r3
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	071b      	lsls	r3, r3, #28
 8006108:	4974      	ldr	r1, [pc, #464]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800610a:	4313      	orrs	r3, r2
 800610c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006110:	4b72      	ldr	r3, [pc, #456]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006112:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006116:	f023 021f 	bic.w	r2, r3, #31
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	69db      	ldr	r3, [r3, #28]
 800611e:	3b01      	subs	r3, #1
 8006120:	496e      	ldr	r1, [pc, #440]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006122:	4313      	orrs	r3, r2
 8006124:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00d      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	019a      	lsls	r2, r3, #6
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	061b      	lsls	r3, r3, #24
 8006140:	431a      	orrs	r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	071b      	lsls	r3, r3, #28
 8006148:	4964      	ldr	r1, [pc, #400]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800614a:	4313      	orrs	r3, r2
 800614c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006150:	4b61      	ldr	r3, [pc, #388]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006152:	2201      	movs	r2, #1
 8006154:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006156:	f7fc ff1d 	bl	8002f94 <HAL_GetTick>
 800615a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800615c:	e008      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800615e:	f7fc ff19 	bl	8002f94 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b02      	cmp	r3, #2
 800616a:	d901      	bls.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e129      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006170:	4b5a      	ldr	r3, [pc, #360]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d0f0      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d105      	bne.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006190:	2b00      	cmp	r3, #0
 8006192:	d079      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006194:	4b52      	ldr	r3, [pc, #328]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006196:	2200      	movs	r2, #0
 8006198:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800619a:	f7fc fefb 	bl	8002f94 <HAL_GetTick>
 800619e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80061a0:	e008      	b.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80061a2:	f7fc fef7 	bl	8002f94 <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d901      	bls.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e107      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80061b4:	4b49      	ldr	r3, [pc, #292]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061c0:	d0ef      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0304 	and.w	r3, r3, #4
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d020      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80061ce:	4b43      	ldr	r3, [pc, #268]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d4:	0f1b      	lsrs	r3, r3, #28
 80061d6:	f003 0307 	and.w	r3, r3, #7
 80061da:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	019a      	lsls	r2, r3, #6
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	061b      	lsls	r3, r3, #24
 80061e8:	431a      	orrs	r2, r3
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	071b      	lsls	r3, r3, #28
 80061ee:	493b      	ldr	r1, [pc, #236]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80061f6:	4b39      	ldr	r3, [pc, #228]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061fc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	3b01      	subs	r3, #1
 8006206:	021b      	lsls	r3, r3, #8
 8006208:	4934      	ldr	r1, [pc, #208]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0308 	and.w	r3, r3, #8
 8006218:	2b00      	cmp	r3, #0
 800621a:	d01e      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800621c:	4b2f      	ldr	r3, [pc, #188]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800621e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006222:	0e1b      	lsrs	r3, r3, #24
 8006224:	f003 030f 	and.w	r3, r3, #15
 8006228:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	019a      	lsls	r2, r3, #6
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	061b      	lsls	r3, r3, #24
 8006234:	431a      	orrs	r2, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	071b      	lsls	r3, r3, #28
 800623c:	4927      	ldr	r1, [pc, #156]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800623e:	4313      	orrs	r3, r2
 8006240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006244:	4b25      	ldr	r3, [pc, #148]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006246:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800624a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006252:	4922      	ldr	r1, [pc, #136]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006254:	4313      	orrs	r3, r2
 8006256:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800625a:	4b21      	ldr	r3, [pc, #132]	@ (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800625c:	2201      	movs	r2, #1
 800625e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006260:	f7fc fe98 	bl	8002f94 <HAL_GetTick>
 8006264:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006266:	e008      	b.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006268:	f7fc fe94 	bl	8002f94 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	2b02      	cmp	r3, #2
 8006274:	d901      	bls.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006276:	2303      	movs	r3, #3
 8006278:	e0a4      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800627a:	4b18      	ldr	r3, [pc, #96]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006286:	d1ef      	bne.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0320 	and.w	r3, r3, #32
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 808b 	beq.w	80063ac <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006296:	2300      	movs	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]
 800629a:	4b10      	ldr	r3, [pc, #64]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800629c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800629e:	4a0f      	ldr	r2, [pc, #60]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80062a6:	4b0d      	ldr	r3, [pc, #52]	@ (80062dc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062ae:	60fb      	str	r3, [r7, #12]
 80062b0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80062b2:	4b0c      	ldr	r3, [pc, #48]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a0b      	ldr	r2, [pc, #44]	@ (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80062b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062bc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80062be:	f7fc fe69 	bl	8002f94 <HAL_GetTick>
 80062c2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80062c4:	e010      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062c6:	f7fc fe65 	bl	8002f94 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	2b02      	cmp	r3, #2
 80062d2:	d909      	bls.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e075      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80062d8:	42470068 	.word	0x42470068
 80062dc:	40023800 	.word	0x40023800
 80062e0:	42470070 	.word	0x42470070
 80062e4:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80062e8:	4b38      	ldr	r3, [pc, #224]	@ (80063cc <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d0e8      	beq.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062f4:	4b36      	ldr	r3, [pc, #216]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062fc:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d02f      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006308:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	429a      	cmp	r2, r3
 8006310:	d028      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006312:	4b2f      	ldr	r3, [pc, #188]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006316:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800631a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800631c:	4b2d      	ldr	r3, [pc, #180]	@ (80063d4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800631e:	2201      	movs	r2, #1
 8006320:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006322:	4b2c      	ldr	r3, [pc, #176]	@ (80063d4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006324:	2200      	movs	r2, #0
 8006326:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006328:	4a29      	ldr	r2, [pc, #164]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800632e:	4b28      	ldr	r3, [pc, #160]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b01      	cmp	r3, #1
 8006338:	d114      	bne.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800633a:	f7fc fe2b 	bl	8002f94 <HAL_GetTick>
 800633e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006340:	e00a      	b.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006342:	f7fc fe27 	bl	8002f94 <HAL_GetTick>
 8006346:	4602      	mov	r2, r0
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006350:	4293      	cmp	r3, r2
 8006352:	d901      	bls.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e035      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006358:	4b1d      	ldr	r3, [pc, #116]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800635a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800635c:	f003 0302 	and.w	r3, r3, #2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d0ee      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006368:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800636c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006370:	d10d      	bne.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006372:	4b17      	ldr	r3, [pc, #92]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006386:	4912      	ldr	r1, [pc, #72]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006388:	4313      	orrs	r3, r2
 800638a:	608b      	str	r3, [r1, #8]
 800638c:	e005      	b.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800638e:	4b10      	ldr	r3, [pc, #64]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	4a0f      	ldr	r2, [pc, #60]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006394:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006398:	6093      	str	r3, [r2, #8]
 800639a:	4b0d      	ldr	r3, [pc, #52]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800639c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063a6:	490a      	ldr	r1, [pc, #40]	@ (80063d0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80063a8:	4313      	orrs	r3, r2
 80063aa:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 0310 	and.w	r3, r3, #16
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d004      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80063be:	4b06      	ldr	r3, [pc, #24]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80063c0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3718      	adds	r7, #24
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	40007000 	.word	0x40007000
 80063d0:	40023800 	.word	0x40023800
 80063d4:	42470e40 	.word	0x42470e40
 80063d8:	424711e0 	.word	0x424711e0

080063dc <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e01c      	b.n	8006428 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	795b      	ldrb	r3, [r3, #5]
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d105      	bne.n	8006404 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7fc f966 	bl	80026d0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f042 0204 	orr.w	r2, r2, #4
 8006418:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2201      	movs	r2, #1
 800641e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3708      	adds	r7, #8
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d101      	bne.n	8006442 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e07b      	b.n	800653a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006446:	2b00      	cmp	r3, #0
 8006448:	d108      	bne.n	800645c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006452:	d009      	beq.n	8006468 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	61da      	str	r2, [r3, #28]
 800645a:	e005      	b.n	8006468 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d106      	bne.n	8006488 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f7fc f946 	bl	8002714 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800649e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80064b0:	431a      	orrs	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064ba:	431a      	orrs	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	f003 0302 	and.w	r3, r3, #2
 80064c4:	431a      	orrs	r2, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	431a      	orrs	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064d8:	431a      	orrs	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064e2:	431a      	orrs	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ec:	ea42 0103 	orr.w	r1, r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	430a      	orrs	r2, r1
 80064fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	699b      	ldr	r3, [r3, #24]
 8006504:	0c1b      	lsrs	r3, r3, #16
 8006506:	f003 0104 	and.w	r1, r3, #4
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650e:	f003 0210 	and.w	r2, r3, #16
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	430a      	orrs	r2, r1
 8006518:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	69da      	ldr	r2, [r3, #28]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006528:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3708      	adds	r7, #8
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}

08006542 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006542:	b580      	push	{r7, lr}
 8006544:	b082      	sub	sp, #8
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d101      	bne.n	8006554 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e01a      	b.n	800658a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800656a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7fc f919 	bl	80027a4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b088      	sub	sp, #32
 8006596:	af00      	add	r7, sp, #0
 8006598:	60f8      	str	r0, [r7, #12]
 800659a:	60b9      	str	r1, [r7, #8]
 800659c:	603b      	str	r3, [r7, #0]
 800659e:	4613      	mov	r3, r2
 80065a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065a2:	f7fc fcf7 	bl	8002f94 <HAL_GetTick>
 80065a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80065a8:	88fb      	ldrh	r3, [r7, #6]
 80065aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d001      	beq.n	80065bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80065b8:	2302      	movs	r3, #2
 80065ba:	e12a      	b.n	8006812 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d002      	beq.n	80065c8 <HAL_SPI_Transmit+0x36>
 80065c2:	88fb      	ldrh	r3, [r7, #6]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e122      	b.n	8006812 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d101      	bne.n	80065da <HAL_SPI_Transmit+0x48>
 80065d6:	2302      	movs	r3, #2
 80065d8:	e11b      	b.n	8006812 <HAL_SPI_Transmit+0x280>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2201      	movs	r2, #1
 80065de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2203      	movs	r2, #3
 80065e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	68ba      	ldr	r2, [r7, #8]
 80065f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	88fa      	ldrh	r2, [r7, #6]
 80065fa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	88fa      	ldrh	r2, [r7, #6]
 8006600:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2200      	movs	r2, #0
 8006606:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2200      	movs	r2, #0
 800660c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006628:	d10f      	bne.n	800664a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006638:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006648:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006654:	2b40      	cmp	r3, #64	@ 0x40
 8006656:	d007      	beq.n	8006668 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006666:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006670:	d152      	bne.n	8006718 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d002      	beq.n	8006680 <HAL_SPI_Transmit+0xee>
 800667a:	8b7b      	ldrh	r3, [r7, #26]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d145      	bne.n	800670c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006684:	881a      	ldrh	r2, [r3, #0]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006690:	1c9a      	adds	r2, r3, #2
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800669a:	b29b      	uxth	r3, r3
 800669c:	3b01      	subs	r3, #1
 800669e:	b29a      	uxth	r2, r3
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80066a4:	e032      	b.n	800670c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f003 0302 	and.w	r3, r3, #2
 80066b0:	2b02      	cmp	r3, #2
 80066b2:	d112      	bne.n	80066da <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b8:	881a      	ldrh	r2, [r3, #0]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c4:	1c9a      	adds	r2, r3, #2
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	3b01      	subs	r3, #1
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80066d8:	e018      	b.n	800670c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066da:	f7fc fc5b 	bl	8002f94 <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	683a      	ldr	r2, [r7, #0]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d803      	bhi.n	80066f2 <HAL_SPI_Transmit+0x160>
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f0:	d102      	bne.n	80066f8 <HAL_SPI_Transmit+0x166>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d109      	bne.n	800670c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e082      	b.n	8006812 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006710:	b29b      	uxth	r3, r3
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1c7      	bne.n	80066a6 <HAL_SPI_Transmit+0x114>
 8006716:	e053      	b.n	80067c0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d002      	beq.n	8006726 <HAL_SPI_Transmit+0x194>
 8006720:	8b7b      	ldrh	r3, [r7, #26]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d147      	bne.n	80067b6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	330c      	adds	r3, #12
 8006730:	7812      	ldrb	r2, [r2, #0]
 8006732:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006738:	1c5a      	adds	r2, r3, #1
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006742:	b29b      	uxth	r3, r3
 8006744:	3b01      	subs	r3, #1
 8006746:	b29a      	uxth	r2, r3
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800674c:	e033      	b.n	80067b6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	f003 0302 	and.w	r3, r3, #2
 8006758:	2b02      	cmp	r3, #2
 800675a:	d113      	bne.n	8006784 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	330c      	adds	r3, #12
 8006766:	7812      	ldrb	r2, [r2, #0]
 8006768:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800676e:	1c5a      	adds	r2, r3, #1
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006778:	b29b      	uxth	r3, r3
 800677a:	3b01      	subs	r3, #1
 800677c:	b29a      	uxth	r2, r3
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006782:	e018      	b.n	80067b6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006784:	f7fc fc06 	bl	8002f94 <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	429a      	cmp	r2, r3
 8006792:	d803      	bhi.n	800679c <HAL_SPI_Transmit+0x20a>
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800679a:	d102      	bne.n	80067a2 <HAL_SPI_Transmit+0x210>
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d109      	bne.n	80067b6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2201      	movs	r2, #1
 80067a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e02d      	b.n	8006812 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1c6      	bne.n	800674e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067c0:	69fa      	ldr	r2, [r7, #28]
 80067c2:	6839      	ldr	r1, [r7, #0]
 80067c4:	68f8      	ldr	r0, [r7, #12]
 80067c6:	f000 f8bf 	bl	8006948 <SPI_EndRxTxTransaction>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d002      	beq.n	80067d6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2220      	movs	r2, #32
 80067d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d10a      	bne.n	80067f4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067de:	2300      	movs	r3, #0
 80067e0:	617b      	str	r3, [r7, #20]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	617b      	str	r3, [r7, #20]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	617b      	str	r3, [r7, #20]
 80067f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006808:	2b00      	cmp	r3, #0
 800680a:	d001      	beq.n	8006810 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e000      	b.n	8006812 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006810:	2300      	movs	r3, #0
  }
}
 8006812:	4618      	mov	r0, r3
 8006814:	3720      	adds	r7, #32
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800681a:	b480      	push	{r7}
 800681c:	b083      	sub	sp, #12
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006828:	b2db      	uxtb	r3, r3
}
 800682a:	4618      	mov	r0, r3
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
	...

08006838 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b088      	sub	sp, #32
 800683c:	af00      	add	r7, sp, #0
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	603b      	str	r3, [r7, #0]
 8006844:	4613      	mov	r3, r2
 8006846:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006848:	f7fc fba4 	bl	8002f94 <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006850:	1a9b      	subs	r3, r3, r2
 8006852:	683a      	ldr	r2, [r7, #0]
 8006854:	4413      	add	r3, r2
 8006856:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006858:	f7fc fb9c 	bl	8002f94 <HAL_GetTick>
 800685c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800685e:	4b39      	ldr	r3, [pc, #228]	@ (8006944 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	015b      	lsls	r3, r3, #5
 8006864:	0d1b      	lsrs	r3, r3, #20
 8006866:	69fa      	ldr	r2, [r7, #28]
 8006868:	fb02 f303 	mul.w	r3, r2, r3
 800686c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800686e:	e054      	b.n	800691a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006876:	d050      	beq.n	800691a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006878:	f7fc fb8c 	bl	8002f94 <HAL_GetTick>
 800687c:	4602      	mov	r2, r0
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	69fa      	ldr	r2, [r7, #28]
 8006884:	429a      	cmp	r2, r3
 8006886:	d902      	bls.n	800688e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d13d      	bne.n	800690a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	685a      	ldr	r2, [r3, #4]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800689c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068a6:	d111      	bne.n	80068cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068b0:	d004      	beq.n	80068bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068ba:	d107      	bne.n	80068cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068d4:	d10f      	bne.n	80068f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068e4:	601a      	str	r2, [r3, #0]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e017      	b.n	800693a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d101      	bne.n	8006914 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006910:	2300      	movs	r3, #0
 8006912:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	3b01      	subs	r3, #1
 8006918:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	689a      	ldr	r2, [r3, #8]
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	4013      	ands	r3, r2
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	429a      	cmp	r2, r3
 8006928:	bf0c      	ite	eq
 800692a:	2301      	moveq	r3, #1
 800692c:	2300      	movne	r3, #0
 800692e:	b2db      	uxtb	r3, r3
 8006930:	461a      	mov	r2, r3
 8006932:	79fb      	ldrb	r3, [r7, #7]
 8006934:	429a      	cmp	r2, r3
 8006936:	d19b      	bne.n	8006870 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3720      	adds	r7, #32
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	20000010 	.word	0x20000010

08006948 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b088      	sub	sp, #32
 800694c:	af02      	add	r7, sp, #8
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	2201      	movs	r2, #1
 800695c:	2102      	movs	r1, #2
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f7ff ff6a 	bl	8006838 <SPI_WaitFlagStateUntilTimeout>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d007      	beq.n	800697a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800696e:	f043 0220 	orr.w	r2, r3, #32
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006976:	2303      	movs	r3, #3
 8006978:	e032      	b.n	80069e0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800697a:	4b1b      	ldr	r3, [pc, #108]	@ (80069e8 <SPI_EndRxTxTransaction+0xa0>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a1b      	ldr	r2, [pc, #108]	@ (80069ec <SPI_EndRxTxTransaction+0xa4>)
 8006980:	fba2 2303 	umull	r2, r3, r2, r3
 8006984:	0d5b      	lsrs	r3, r3, #21
 8006986:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800698a:	fb02 f303 	mul.w	r3, r2, r3
 800698e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006998:	d112      	bne.n	80069c0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	2200      	movs	r2, #0
 80069a2:	2180      	movs	r1, #128	@ 0x80
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f7ff ff47 	bl	8006838 <SPI_WaitFlagStateUntilTimeout>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d016      	beq.n	80069de <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069b4:	f043 0220 	orr.w	r2, r3, #32
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e00f      	b.n	80069e0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00a      	beq.n	80069dc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	3b01      	subs	r3, #1
 80069ca:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d6:	2b80      	cmp	r3, #128	@ 0x80
 80069d8:	d0f2      	beq.n	80069c0 <SPI_EndRxTxTransaction+0x78>
 80069da:	e000      	b.n	80069de <SPI_EndRxTxTransaction+0x96>
        break;
 80069dc:	bf00      	nop
  }

  return HAL_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3718      	adds	r7, #24
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	20000010 	.word	0x20000010
 80069ec:	165e9f81 	.word	0x165e9f81

080069f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d101      	bne.n	8006a02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e041      	b.n	8006a86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d106      	bne.n	8006a1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7fb fee2 	bl	80027e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2202      	movs	r2, #2
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3304      	adds	r3, #4
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	4610      	mov	r0, r2
 8006a30:	f000 fad8 	bl	8006fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3708      	adds	r7, #8
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a8e:	b580      	push	{r7, lr}
 8006a90:	b082      	sub	sp, #8
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e041      	b.n	8006b24 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d106      	bne.n	8006aba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 f839 	bl	8006b2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2202      	movs	r2, #2
 8006abe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	3304      	adds	r3, #4
 8006aca:	4619      	mov	r1, r3
 8006acc:	4610      	mov	r0, r2
 8006ace:	f000 fa89 	bl	8006fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2201      	movs	r2, #1
 8006b06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b22:	2300      	movs	r3, #0
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3708      	adds	r7, #8
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d109      	bne.n	8006b64 <HAL_TIM_PWM_Start+0x24>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	bf14      	ite	ne
 8006b5c:	2301      	movne	r3, #1
 8006b5e:	2300      	moveq	r3, #0
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	e022      	b.n	8006baa <HAL_TIM_PWM_Start+0x6a>
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	d109      	bne.n	8006b7e <HAL_TIM_PWM_Start+0x3e>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	bf14      	ite	ne
 8006b76:	2301      	movne	r3, #1
 8006b78:	2300      	moveq	r3, #0
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	e015      	b.n	8006baa <HAL_TIM_PWM_Start+0x6a>
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	2b08      	cmp	r3, #8
 8006b82:	d109      	bne.n	8006b98 <HAL_TIM_PWM_Start+0x58>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	bf14      	ite	ne
 8006b90:	2301      	movne	r3, #1
 8006b92:	2300      	moveq	r3, #0
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	e008      	b.n	8006baa <HAL_TIM_PWM_Start+0x6a>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	bf14      	ite	ne
 8006ba4:	2301      	movne	r3, #1
 8006ba6:	2300      	moveq	r3, #0
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d001      	beq.n	8006bb2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e07c      	b.n	8006cac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d104      	bne.n	8006bc2 <HAL_TIM_PWM_Start+0x82>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bc0:	e013      	b.n	8006bea <HAL_TIM_PWM_Start+0xaa>
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2b04      	cmp	r3, #4
 8006bc6:	d104      	bne.n	8006bd2 <HAL_TIM_PWM_Start+0x92>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2202      	movs	r2, #2
 8006bcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bd0:	e00b      	b.n	8006bea <HAL_TIM_PWM_Start+0xaa>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b08      	cmp	r3, #8
 8006bd6:	d104      	bne.n	8006be2 <HAL_TIM_PWM_Start+0xa2>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2202      	movs	r2, #2
 8006bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006be0:	e003      	b.n	8006bea <HAL_TIM_PWM_Start+0xaa>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2202      	movs	r2, #2
 8006be6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	6839      	ldr	r1, [r7, #0]
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f000 fcec 	bl	80075d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a2d      	ldr	r2, [pc, #180]	@ (8006cb4 <HAL_TIM_PWM_Start+0x174>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d004      	beq.n	8006c0c <HAL_TIM_PWM_Start+0xcc>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a2c      	ldr	r2, [pc, #176]	@ (8006cb8 <HAL_TIM_PWM_Start+0x178>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d101      	bne.n	8006c10 <HAL_TIM_PWM_Start+0xd0>
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e000      	b.n	8006c12 <HAL_TIM_PWM_Start+0xd2>
 8006c10:	2300      	movs	r3, #0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d007      	beq.n	8006c26 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a22      	ldr	r2, [pc, #136]	@ (8006cb4 <HAL_TIM_PWM_Start+0x174>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d022      	beq.n	8006c76 <HAL_TIM_PWM_Start+0x136>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c38:	d01d      	beq.n	8006c76 <HAL_TIM_PWM_Start+0x136>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006cbc <HAL_TIM_PWM_Start+0x17c>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d018      	beq.n	8006c76 <HAL_TIM_PWM_Start+0x136>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a1d      	ldr	r2, [pc, #116]	@ (8006cc0 <HAL_TIM_PWM_Start+0x180>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d013      	beq.n	8006c76 <HAL_TIM_PWM_Start+0x136>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a1c      	ldr	r2, [pc, #112]	@ (8006cc4 <HAL_TIM_PWM_Start+0x184>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d00e      	beq.n	8006c76 <HAL_TIM_PWM_Start+0x136>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a16      	ldr	r2, [pc, #88]	@ (8006cb8 <HAL_TIM_PWM_Start+0x178>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d009      	beq.n	8006c76 <HAL_TIM_PWM_Start+0x136>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a18      	ldr	r2, [pc, #96]	@ (8006cc8 <HAL_TIM_PWM_Start+0x188>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d004      	beq.n	8006c76 <HAL_TIM_PWM_Start+0x136>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a16      	ldr	r2, [pc, #88]	@ (8006ccc <HAL_TIM_PWM_Start+0x18c>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d111      	bne.n	8006c9a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	f003 0307 	and.w	r3, r3, #7
 8006c80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2b06      	cmp	r3, #6
 8006c86:	d010      	beq.n	8006caa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f042 0201 	orr.w	r2, r2, #1
 8006c96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c98:	e007      	b.n	8006caa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f042 0201 	orr.w	r2, r2, #1
 8006ca8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	40010000 	.word	0x40010000
 8006cb8:	40010400 	.word	0x40010400
 8006cbc:	40000400 	.word	0x40000400
 8006cc0:	40000800 	.word	0x40000800
 8006cc4:	40000c00 	.word	0x40000c00
 8006cc8:	40014000 	.word	0x40014000
 8006ccc:	40001800 	.word	0x40001800

08006cd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d101      	bne.n	8006cee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006cea:	2302      	movs	r3, #2
 8006cec:	e0ae      	b.n	8006e4c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2b0c      	cmp	r3, #12
 8006cfa:	f200 809f 	bhi.w	8006e3c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8006d04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d04:	08006d39 	.word	0x08006d39
 8006d08:	08006e3d 	.word	0x08006e3d
 8006d0c:	08006e3d 	.word	0x08006e3d
 8006d10:	08006e3d 	.word	0x08006e3d
 8006d14:	08006d79 	.word	0x08006d79
 8006d18:	08006e3d 	.word	0x08006e3d
 8006d1c:	08006e3d 	.word	0x08006e3d
 8006d20:	08006e3d 	.word	0x08006e3d
 8006d24:	08006dbb 	.word	0x08006dbb
 8006d28:	08006e3d 	.word	0x08006e3d
 8006d2c:	08006e3d 	.word	0x08006e3d
 8006d30:	08006e3d 	.word	0x08006e3d
 8006d34:	08006dfb 	.word	0x08006dfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68b9      	ldr	r1, [r7, #8]
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f000 f9fc 	bl	800713c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	699a      	ldr	r2, [r3, #24]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f042 0208 	orr.w	r2, r2, #8
 8006d52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	699a      	ldr	r2, [r3, #24]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f022 0204 	bic.w	r2, r2, #4
 8006d62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	6999      	ldr	r1, [r3, #24]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	691a      	ldr	r2, [r3, #16]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	430a      	orrs	r2, r1
 8006d74:	619a      	str	r2, [r3, #24]
      break;
 8006d76:	e064      	b.n	8006e42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	68b9      	ldr	r1, [r7, #8]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f000 fa4c 	bl	800721c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	699a      	ldr	r2, [r3, #24]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	699a      	ldr	r2, [r3, #24]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	6999      	ldr	r1, [r3, #24]
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	021a      	lsls	r2, r3, #8
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	430a      	orrs	r2, r1
 8006db6:	619a      	str	r2, [r3, #24]
      break;
 8006db8:	e043      	b.n	8006e42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68b9      	ldr	r1, [r7, #8]
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f000 faa1 	bl	8007308 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	69da      	ldr	r2, [r3, #28]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f042 0208 	orr.w	r2, r2, #8
 8006dd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69da      	ldr	r2, [r3, #28]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f022 0204 	bic.w	r2, r2, #4
 8006de4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	69d9      	ldr	r1, [r3, #28]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	691a      	ldr	r2, [r3, #16]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	430a      	orrs	r2, r1
 8006df6:	61da      	str	r2, [r3, #28]
      break;
 8006df8:	e023      	b.n	8006e42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	68b9      	ldr	r1, [r7, #8]
 8006e00:	4618      	mov	r0, r3
 8006e02:	f000 faf5 	bl	80073f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	69da      	ldr	r2, [r3, #28]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	69da      	ldr	r2, [r3, #28]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	69d9      	ldr	r1, [r3, #28]
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	691b      	ldr	r3, [r3, #16]
 8006e30:	021a      	lsls	r2, r3, #8
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	61da      	str	r2, [r3, #28]
      break;
 8006e3a:	e002      	b.n	8006e42 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	75fb      	strb	r3, [r7, #23]
      break;
 8006e40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3718      	adds	r7, #24
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d101      	bne.n	8006e70 <HAL_TIM_ConfigClockSource+0x1c>
 8006e6c:	2302      	movs	r3, #2
 8006e6e:	e0b4      	b.n	8006fda <HAL_TIM_ConfigClockSource+0x186>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2202      	movs	r2, #2
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006e8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68ba      	ldr	r2, [r7, #8]
 8006e9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ea8:	d03e      	beq.n	8006f28 <HAL_TIM_ConfigClockSource+0xd4>
 8006eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006eae:	f200 8087 	bhi.w	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8006eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eb6:	f000 8086 	beq.w	8006fc6 <HAL_TIM_ConfigClockSource+0x172>
 8006eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ebe:	d87f      	bhi.n	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ec0:	2b70      	cmp	r3, #112	@ 0x70
 8006ec2:	d01a      	beq.n	8006efa <HAL_TIM_ConfigClockSource+0xa6>
 8006ec4:	2b70      	cmp	r3, #112	@ 0x70
 8006ec6:	d87b      	bhi.n	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ec8:	2b60      	cmp	r3, #96	@ 0x60
 8006eca:	d050      	beq.n	8006f6e <HAL_TIM_ConfigClockSource+0x11a>
 8006ecc:	2b60      	cmp	r3, #96	@ 0x60
 8006ece:	d877      	bhi.n	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ed0:	2b50      	cmp	r3, #80	@ 0x50
 8006ed2:	d03c      	beq.n	8006f4e <HAL_TIM_ConfigClockSource+0xfa>
 8006ed4:	2b50      	cmp	r3, #80	@ 0x50
 8006ed6:	d873      	bhi.n	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ed8:	2b40      	cmp	r3, #64	@ 0x40
 8006eda:	d058      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x13a>
 8006edc:	2b40      	cmp	r3, #64	@ 0x40
 8006ede:	d86f      	bhi.n	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ee0:	2b30      	cmp	r3, #48	@ 0x30
 8006ee2:	d064      	beq.n	8006fae <HAL_TIM_ConfigClockSource+0x15a>
 8006ee4:	2b30      	cmp	r3, #48	@ 0x30
 8006ee6:	d86b      	bhi.n	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ee8:	2b20      	cmp	r3, #32
 8006eea:	d060      	beq.n	8006fae <HAL_TIM_ConfigClockSource+0x15a>
 8006eec:	2b20      	cmp	r3, #32
 8006eee:	d867      	bhi.n	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d05c      	beq.n	8006fae <HAL_TIM_ConfigClockSource+0x15a>
 8006ef4:	2b10      	cmp	r3, #16
 8006ef6:	d05a      	beq.n	8006fae <HAL_TIM_ConfigClockSource+0x15a>
 8006ef8:	e062      	b.n	8006fc0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f0a:	f000 fb41 	bl	8007590 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006f1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68ba      	ldr	r2, [r7, #8]
 8006f24:	609a      	str	r2, [r3, #8]
      break;
 8006f26:	e04f      	b.n	8006fc8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f38:	f000 fb2a 	bl	8007590 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689a      	ldr	r2, [r3, #8]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f4a:	609a      	str	r2, [r3, #8]
      break;
 8006f4c:	e03c      	b.n	8006fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	f000 fa9e 	bl	800749c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2150      	movs	r1, #80	@ 0x50
 8006f66:	4618      	mov	r0, r3
 8006f68:	f000 faf7 	bl	800755a <TIM_ITRx_SetConfig>
      break;
 8006f6c:	e02c      	b.n	8006fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	f000 fabd 	bl	80074fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2160      	movs	r1, #96	@ 0x60
 8006f86:	4618      	mov	r0, r3
 8006f88:	f000 fae7 	bl	800755a <TIM_ITRx_SetConfig>
      break;
 8006f8c:	e01c      	b.n	8006fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f000 fa7e 	bl	800749c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2140      	movs	r1, #64	@ 0x40
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f000 fad7 	bl	800755a <TIM_ITRx_SetConfig>
      break;
 8006fac:	e00c      	b.n	8006fc8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	4610      	mov	r0, r2
 8006fba:	f000 face 	bl	800755a <TIM_ITRx_SetConfig>
      break;
 8006fbe:	e003      	b.n	8006fc8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8006fc4:	e000      	b.n	8006fc8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006fc6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
	...

08006fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a46      	ldr	r2, [pc, #280]	@ (8007110 <TIM_Base_SetConfig+0x12c>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d013      	beq.n	8007024 <TIM_Base_SetConfig+0x40>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007002:	d00f      	beq.n	8007024 <TIM_Base_SetConfig+0x40>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a43      	ldr	r2, [pc, #268]	@ (8007114 <TIM_Base_SetConfig+0x130>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d00b      	beq.n	8007024 <TIM_Base_SetConfig+0x40>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4a42      	ldr	r2, [pc, #264]	@ (8007118 <TIM_Base_SetConfig+0x134>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d007      	beq.n	8007024 <TIM_Base_SetConfig+0x40>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a41      	ldr	r2, [pc, #260]	@ (800711c <TIM_Base_SetConfig+0x138>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d003      	beq.n	8007024 <TIM_Base_SetConfig+0x40>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a40      	ldr	r2, [pc, #256]	@ (8007120 <TIM_Base_SetConfig+0x13c>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d108      	bne.n	8007036 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800702a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	4313      	orrs	r3, r2
 8007034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a35      	ldr	r2, [pc, #212]	@ (8007110 <TIM_Base_SetConfig+0x12c>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d02b      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007044:	d027      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a32      	ldr	r2, [pc, #200]	@ (8007114 <TIM_Base_SetConfig+0x130>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d023      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a31      	ldr	r2, [pc, #196]	@ (8007118 <TIM_Base_SetConfig+0x134>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d01f      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a30      	ldr	r2, [pc, #192]	@ (800711c <TIM_Base_SetConfig+0x138>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d01b      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a2f      	ldr	r2, [pc, #188]	@ (8007120 <TIM_Base_SetConfig+0x13c>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d017      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a2e      	ldr	r2, [pc, #184]	@ (8007124 <TIM_Base_SetConfig+0x140>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d013      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a2d      	ldr	r2, [pc, #180]	@ (8007128 <TIM_Base_SetConfig+0x144>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d00f      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a2c      	ldr	r2, [pc, #176]	@ (800712c <TIM_Base_SetConfig+0x148>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d00b      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a2b      	ldr	r2, [pc, #172]	@ (8007130 <TIM_Base_SetConfig+0x14c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d007      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a2a      	ldr	r2, [pc, #168]	@ (8007134 <TIM_Base_SetConfig+0x150>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d003      	beq.n	8007096 <TIM_Base_SetConfig+0xb2>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a29      	ldr	r2, [pc, #164]	@ (8007138 <TIM_Base_SetConfig+0x154>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d108      	bne.n	80070a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800709c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	689a      	ldr	r2, [r3, #8]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4a10      	ldr	r2, [pc, #64]	@ (8007110 <TIM_Base_SetConfig+0x12c>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d003      	beq.n	80070dc <TIM_Base_SetConfig+0xf8>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a12      	ldr	r2, [pc, #72]	@ (8007120 <TIM_Base_SetConfig+0x13c>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d103      	bne.n	80070e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	691a      	ldr	r2, [r3, #16]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d105      	bne.n	8007102 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	f023 0201 	bic.w	r2, r3, #1
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	611a      	str	r2, [r3, #16]
  }
}
 8007102:	bf00      	nop
 8007104:	3714      	adds	r7, #20
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	40010000 	.word	0x40010000
 8007114:	40000400 	.word	0x40000400
 8007118:	40000800 	.word	0x40000800
 800711c:	40000c00 	.word	0x40000c00
 8007120:	40010400 	.word	0x40010400
 8007124:	40014000 	.word	0x40014000
 8007128:	40014400 	.word	0x40014400
 800712c:	40014800 	.word	0x40014800
 8007130:	40001800 	.word	0x40001800
 8007134:	40001c00 	.word	0x40001c00
 8007138:	40002000 	.word	0x40002000

0800713c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800713c:	b480      	push	{r7}
 800713e:	b087      	sub	sp, #28
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a1b      	ldr	r3, [r3, #32]
 800714a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	f023 0201 	bic.w	r2, r3, #1
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	699b      	ldr	r3, [r3, #24]
 8007162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800716a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f023 0303 	bic.w	r3, r3, #3
 8007172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68fa      	ldr	r2, [r7, #12]
 800717a:	4313      	orrs	r3, r2
 800717c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	f023 0302 	bic.w	r3, r3, #2
 8007184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	697a      	ldr	r2, [r7, #20]
 800718c:	4313      	orrs	r3, r2
 800718e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a20      	ldr	r2, [pc, #128]	@ (8007214 <TIM_OC1_SetConfig+0xd8>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d003      	beq.n	80071a0 <TIM_OC1_SetConfig+0x64>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a1f      	ldr	r2, [pc, #124]	@ (8007218 <TIM_OC1_SetConfig+0xdc>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d10c      	bne.n	80071ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f023 0308 	bic.w	r3, r3, #8
 80071a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	697a      	ldr	r2, [r7, #20]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	f023 0304 	bic.w	r3, r3, #4
 80071b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a15      	ldr	r2, [pc, #84]	@ (8007214 <TIM_OC1_SetConfig+0xd8>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d003      	beq.n	80071ca <TIM_OC1_SetConfig+0x8e>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a14      	ldr	r2, [pc, #80]	@ (8007218 <TIM_OC1_SetConfig+0xdc>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d111      	bne.n	80071ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80071d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	693a      	ldr	r2, [r7, #16]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	699b      	ldr	r3, [r3, #24]
 80071e8:	693a      	ldr	r2, [r7, #16]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	693a      	ldr	r2, [r7, #16]
 80071f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	68fa      	ldr	r2, [r7, #12]
 80071f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	685a      	ldr	r2, [r3, #4]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	621a      	str	r2, [r3, #32]
}
 8007208:	bf00      	nop
 800720a:	371c      	adds	r7, #28
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr
 8007214:	40010000 	.word	0x40010000
 8007218:	40010400 	.word	0x40010400

0800721c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800721c:	b480      	push	{r7}
 800721e:	b087      	sub	sp, #28
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6a1b      	ldr	r3, [r3, #32]
 8007230:	f023 0210 	bic.w	r2, r3, #16
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800724a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	021b      	lsls	r3, r3, #8
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	4313      	orrs	r3, r2
 800725e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	f023 0320 	bic.w	r3, r3, #32
 8007266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	011b      	lsls	r3, r3, #4
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	4313      	orrs	r3, r2
 8007272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a22      	ldr	r2, [pc, #136]	@ (8007300 <TIM_OC2_SetConfig+0xe4>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d003      	beq.n	8007284 <TIM_OC2_SetConfig+0x68>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a21      	ldr	r2, [pc, #132]	@ (8007304 <TIM_OC2_SetConfig+0xe8>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d10d      	bne.n	80072a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800728a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	011b      	lsls	r3, r3, #4
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	4313      	orrs	r3, r2
 8007296:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800729e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a17      	ldr	r2, [pc, #92]	@ (8007300 <TIM_OC2_SetConfig+0xe4>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d003      	beq.n	80072b0 <TIM_OC2_SetConfig+0x94>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a16      	ldr	r2, [pc, #88]	@ (8007304 <TIM_OC2_SetConfig+0xe8>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d113      	bne.n	80072d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80072b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80072be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	695b      	ldr	r3, [r3, #20]
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	693a      	ldr	r2, [r7, #16]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	68fa      	ldr	r2, [r7, #12]
 80072e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	685a      	ldr	r2, [r3, #4]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	621a      	str	r2, [r3, #32]
}
 80072f2:	bf00      	nop
 80072f4:	371c      	adds	r7, #28
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	40010000 	.word	0x40010000
 8007304:	40010400 	.word	0x40010400

08007308 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007308:	b480      	push	{r7}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a1b      	ldr	r3, [r3, #32]
 8007316:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a1b      	ldr	r3, [r3, #32]
 800731c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	69db      	ldr	r3, [r3, #28]
 800732e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	f023 0303 	bic.w	r3, r3, #3
 800733e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	4313      	orrs	r3, r2
 8007348:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007350:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	021b      	lsls	r3, r3, #8
 8007358:	697a      	ldr	r2, [r7, #20]
 800735a:	4313      	orrs	r3, r2
 800735c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a21      	ldr	r2, [pc, #132]	@ (80073e8 <TIM_OC3_SetConfig+0xe0>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d003      	beq.n	800736e <TIM_OC3_SetConfig+0x66>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a20      	ldr	r2, [pc, #128]	@ (80073ec <TIM_OC3_SetConfig+0xe4>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d10d      	bne.n	800738a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007374:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	021b      	lsls	r3, r3, #8
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	4313      	orrs	r3, r2
 8007380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007388:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a16      	ldr	r2, [pc, #88]	@ (80073e8 <TIM_OC3_SetConfig+0xe0>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d003      	beq.n	800739a <TIM_OC3_SetConfig+0x92>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a15      	ldr	r2, [pc, #84]	@ (80073ec <TIM_OC3_SetConfig+0xe4>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d113      	bne.n	80073c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80073a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	695b      	ldr	r3, [r3, #20]
 80073ae:	011b      	lsls	r3, r3, #4
 80073b0:	693a      	ldr	r2, [r7, #16]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	699b      	ldr	r3, [r3, #24]
 80073ba:	011b      	lsls	r3, r3, #4
 80073bc:	693a      	ldr	r2, [r7, #16]
 80073be:	4313      	orrs	r3, r2
 80073c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	693a      	ldr	r2, [r7, #16]
 80073c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	68fa      	ldr	r2, [r7, #12]
 80073cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	685a      	ldr	r2, [r3, #4]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	697a      	ldr	r2, [r7, #20]
 80073da:	621a      	str	r2, [r3, #32]
}
 80073dc:	bf00      	nop
 80073de:	371c      	adds	r7, #28
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr
 80073e8:	40010000 	.word	0x40010000
 80073ec:	40010400 	.word	0x40010400

080073f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b087      	sub	sp, #28
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
 80073fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6a1b      	ldr	r3, [r3, #32]
 8007404:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	69db      	ldr	r3, [r3, #28]
 8007416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800741e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007426:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	021b      	lsls	r3, r3, #8
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	4313      	orrs	r3, r2
 8007432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800743a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	031b      	lsls	r3, r3, #12
 8007442:	693a      	ldr	r2, [r7, #16]
 8007444:	4313      	orrs	r3, r2
 8007446:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4a12      	ldr	r2, [pc, #72]	@ (8007494 <TIM_OC4_SetConfig+0xa4>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d003      	beq.n	8007458 <TIM_OC4_SetConfig+0x68>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a11      	ldr	r2, [pc, #68]	@ (8007498 <TIM_OC4_SetConfig+0xa8>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d109      	bne.n	800746c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800745e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	695b      	ldr	r3, [r3, #20]
 8007464:	019b      	lsls	r3, r3, #6
 8007466:	697a      	ldr	r2, [r7, #20]
 8007468:	4313      	orrs	r3, r2
 800746a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	697a      	ldr	r2, [r7, #20]
 8007470:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	685a      	ldr	r2, [r3, #4]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	693a      	ldr	r2, [r7, #16]
 8007484:	621a      	str	r2, [r3, #32]
}
 8007486:	bf00      	nop
 8007488:	371c      	adds	r7, #28
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	40010000 	.word	0x40010000
 8007498:	40010400 	.word	0x40010400

0800749c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800749c:	b480      	push	{r7}
 800749e:	b087      	sub	sp, #28
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	60b9      	str	r1, [r7, #8]
 80074a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6a1b      	ldr	r3, [r3, #32]
 80074ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6a1b      	ldr	r3, [r3, #32]
 80074b2:	f023 0201 	bic.w	r2, r3, #1
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	699b      	ldr	r3, [r3, #24]
 80074be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	011b      	lsls	r3, r3, #4
 80074cc:	693a      	ldr	r2, [r7, #16]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f023 030a 	bic.w	r3, r3, #10
 80074d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	4313      	orrs	r3, r2
 80074e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	693a      	ldr	r2, [r7, #16]
 80074e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	621a      	str	r2, [r3, #32]
}
 80074ee:	bf00      	nop
 80074f0:	371c      	adds	r7, #28
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr

080074fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074fa:	b480      	push	{r7}
 80074fc:	b087      	sub	sp, #28
 80074fe:	af00      	add	r7, sp, #0
 8007500:	60f8      	str	r0, [r7, #12]
 8007502:	60b9      	str	r1, [r7, #8]
 8007504:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6a1b      	ldr	r3, [r3, #32]
 800750a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6a1b      	ldr	r3, [r3, #32]
 8007510:	f023 0210 	bic.w	r2, r3, #16
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	699b      	ldr	r3, [r3, #24]
 800751c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007524:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	031b      	lsls	r3, r3, #12
 800752a:	693a      	ldr	r2, [r7, #16]
 800752c:	4313      	orrs	r3, r2
 800752e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007536:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	011b      	lsls	r3, r3, #4
 800753c:	697a      	ldr	r2, [r7, #20]
 800753e:	4313      	orrs	r3, r2
 8007540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	693a      	ldr	r2, [r7, #16]
 8007546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	697a      	ldr	r2, [r7, #20]
 800754c:	621a      	str	r2, [r3, #32]
}
 800754e:	bf00      	nop
 8007550:	371c      	adds	r7, #28
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800755a:	b480      	push	{r7}
 800755c:	b085      	sub	sp, #20
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
 8007562:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007570:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007572:	683a      	ldr	r2, [r7, #0]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	4313      	orrs	r3, r2
 8007578:	f043 0307 	orr.w	r3, r3, #7
 800757c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	609a      	str	r2, [r3, #8]
}
 8007584:	bf00      	nop
 8007586:	3714      	adds	r7, #20
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007590:	b480      	push	{r7}
 8007592:	b087      	sub	sp, #28
 8007594:	af00      	add	r7, sp, #0
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
 800759c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	021a      	lsls	r2, r3, #8
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	431a      	orrs	r2, r3
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	697a      	ldr	r2, [r7, #20]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	697a      	ldr	r2, [r7, #20]
 80075c2:	609a      	str	r2, [r3, #8]
}
 80075c4:	bf00      	nop
 80075c6:	371c      	adds	r7, #28
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b087      	sub	sp, #28
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	f003 031f 	and.w	r3, r3, #31
 80075e2:	2201      	movs	r2, #1
 80075e4:	fa02 f303 	lsl.w	r3, r2, r3
 80075e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6a1a      	ldr	r2, [r3, #32]
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	43db      	mvns	r3, r3
 80075f2:	401a      	ands	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6a1a      	ldr	r2, [r3, #32]
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	f003 031f 	and.w	r3, r3, #31
 8007602:	6879      	ldr	r1, [r7, #4]
 8007604:	fa01 f303 	lsl.w	r3, r1, r3
 8007608:	431a      	orrs	r2, r3
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	621a      	str	r2, [r3, #32]
}
 800760e:	bf00      	nop
 8007610:	371c      	adds	r7, #28
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr
	...

0800761c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800762c:	2b01      	cmp	r3, #1
 800762e:	d101      	bne.n	8007634 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007630:	2302      	movs	r3, #2
 8007632:	e05a      	b.n	80076ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2202      	movs	r2, #2
 8007640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800765a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	4313      	orrs	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a21      	ldr	r2, [pc, #132]	@ (80076f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d022      	beq.n	80076be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007680:	d01d      	beq.n	80076be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a1d      	ldr	r2, [pc, #116]	@ (80076fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d018      	beq.n	80076be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a1b      	ldr	r2, [pc, #108]	@ (8007700 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d013      	beq.n	80076be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a1a      	ldr	r2, [pc, #104]	@ (8007704 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d00e      	beq.n	80076be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a18      	ldr	r2, [pc, #96]	@ (8007708 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d009      	beq.n	80076be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a17      	ldr	r2, [pc, #92]	@ (800770c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d004      	beq.n	80076be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a15      	ldr	r2, [pc, #84]	@ (8007710 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d10c      	bne.n	80076d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	68ba      	ldr	r2, [r7, #8]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3714      	adds	r7, #20
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop
 80076f8:	40010000 	.word	0x40010000
 80076fc:	40000400 	.word	0x40000400
 8007700:	40000800 	.word	0x40000800
 8007704:	40000c00 	.word	0x40000c00
 8007708:	40010400 	.word	0x40010400
 800770c:	40014000 	.word	0x40014000
 8007710:	40001800 	.word	0x40001800

08007714 <siprintf>:
 8007714:	b40e      	push	{r1, r2, r3}
 8007716:	b500      	push	{lr}
 8007718:	b09c      	sub	sp, #112	@ 0x70
 800771a:	ab1d      	add	r3, sp, #116	@ 0x74
 800771c:	9002      	str	r0, [sp, #8]
 800771e:	9006      	str	r0, [sp, #24]
 8007720:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007724:	4809      	ldr	r0, [pc, #36]	@ (800774c <siprintf+0x38>)
 8007726:	9107      	str	r1, [sp, #28]
 8007728:	9104      	str	r1, [sp, #16]
 800772a:	4909      	ldr	r1, [pc, #36]	@ (8007750 <siprintf+0x3c>)
 800772c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007730:	9105      	str	r1, [sp, #20]
 8007732:	6800      	ldr	r0, [r0, #0]
 8007734:	9301      	str	r3, [sp, #4]
 8007736:	a902      	add	r1, sp, #8
 8007738:	f000 f9a2 	bl	8007a80 <_svfiprintf_r>
 800773c:	9b02      	ldr	r3, [sp, #8]
 800773e:	2200      	movs	r2, #0
 8007740:	701a      	strb	r2, [r3, #0]
 8007742:	b01c      	add	sp, #112	@ 0x70
 8007744:	f85d eb04 	ldr.w	lr, [sp], #4
 8007748:	b003      	add	sp, #12
 800774a:	4770      	bx	lr
 800774c:	2000001c 	.word	0x2000001c
 8007750:	ffff0208 	.word	0xffff0208

08007754 <memset>:
 8007754:	4402      	add	r2, r0
 8007756:	4603      	mov	r3, r0
 8007758:	4293      	cmp	r3, r2
 800775a:	d100      	bne.n	800775e <memset+0xa>
 800775c:	4770      	bx	lr
 800775e:	f803 1b01 	strb.w	r1, [r3], #1
 8007762:	e7f9      	b.n	8007758 <memset+0x4>

08007764 <__errno>:
 8007764:	4b01      	ldr	r3, [pc, #4]	@ (800776c <__errno+0x8>)
 8007766:	6818      	ldr	r0, [r3, #0]
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	2000001c 	.word	0x2000001c

08007770 <__libc_init_array>:
 8007770:	b570      	push	{r4, r5, r6, lr}
 8007772:	4d0d      	ldr	r5, [pc, #52]	@ (80077a8 <__libc_init_array+0x38>)
 8007774:	4c0d      	ldr	r4, [pc, #52]	@ (80077ac <__libc_init_array+0x3c>)
 8007776:	1b64      	subs	r4, r4, r5
 8007778:	10a4      	asrs	r4, r4, #2
 800777a:	2600      	movs	r6, #0
 800777c:	42a6      	cmp	r6, r4
 800777e:	d109      	bne.n	8007794 <__libc_init_array+0x24>
 8007780:	4d0b      	ldr	r5, [pc, #44]	@ (80077b0 <__libc_init_array+0x40>)
 8007782:	4c0c      	ldr	r4, [pc, #48]	@ (80077b4 <__libc_init_array+0x44>)
 8007784:	f000 fc66 	bl	8008054 <_init>
 8007788:	1b64      	subs	r4, r4, r5
 800778a:	10a4      	asrs	r4, r4, #2
 800778c:	2600      	movs	r6, #0
 800778e:	42a6      	cmp	r6, r4
 8007790:	d105      	bne.n	800779e <__libc_init_array+0x2e>
 8007792:	bd70      	pop	{r4, r5, r6, pc}
 8007794:	f855 3b04 	ldr.w	r3, [r5], #4
 8007798:	4798      	blx	r3
 800779a:	3601      	adds	r6, #1
 800779c:	e7ee      	b.n	800777c <__libc_init_array+0xc>
 800779e:	f855 3b04 	ldr.w	r3, [r5], #4
 80077a2:	4798      	blx	r3
 80077a4:	3601      	adds	r6, #1
 80077a6:	e7f2      	b.n	800778e <__libc_init_array+0x1e>
 80077a8:	08009298 	.word	0x08009298
 80077ac:	08009298 	.word	0x08009298
 80077b0:	08009298 	.word	0x08009298
 80077b4:	0800929c 	.word	0x0800929c

080077b8 <__retarget_lock_acquire_recursive>:
 80077b8:	4770      	bx	lr

080077ba <__retarget_lock_release_recursive>:
 80077ba:	4770      	bx	lr

080077bc <memcpy>:
 80077bc:	440a      	add	r2, r1
 80077be:	4291      	cmp	r1, r2
 80077c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80077c4:	d100      	bne.n	80077c8 <memcpy+0xc>
 80077c6:	4770      	bx	lr
 80077c8:	b510      	push	{r4, lr}
 80077ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077d2:	4291      	cmp	r1, r2
 80077d4:	d1f9      	bne.n	80077ca <memcpy+0xe>
 80077d6:	bd10      	pop	{r4, pc}

080077d8 <_free_r>:
 80077d8:	b538      	push	{r3, r4, r5, lr}
 80077da:	4605      	mov	r5, r0
 80077dc:	2900      	cmp	r1, #0
 80077de:	d041      	beq.n	8007864 <_free_r+0x8c>
 80077e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077e4:	1f0c      	subs	r4, r1, #4
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	bfb8      	it	lt
 80077ea:	18e4      	addlt	r4, r4, r3
 80077ec:	f000 f8e0 	bl	80079b0 <__malloc_lock>
 80077f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007868 <_free_r+0x90>)
 80077f2:	6813      	ldr	r3, [r2, #0]
 80077f4:	b933      	cbnz	r3, 8007804 <_free_r+0x2c>
 80077f6:	6063      	str	r3, [r4, #4]
 80077f8:	6014      	str	r4, [r2, #0]
 80077fa:	4628      	mov	r0, r5
 80077fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007800:	f000 b8dc 	b.w	80079bc <__malloc_unlock>
 8007804:	42a3      	cmp	r3, r4
 8007806:	d908      	bls.n	800781a <_free_r+0x42>
 8007808:	6820      	ldr	r0, [r4, #0]
 800780a:	1821      	adds	r1, r4, r0
 800780c:	428b      	cmp	r3, r1
 800780e:	bf01      	itttt	eq
 8007810:	6819      	ldreq	r1, [r3, #0]
 8007812:	685b      	ldreq	r3, [r3, #4]
 8007814:	1809      	addeq	r1, r1, r0
 8007816:	6021      	streq	r1, [r4, #0]
 8007818:	e7ed      	b.n	80077f6 <_free_r+0x1e>
 800781a:	461a      	mov	r2, r3
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	b10b      	cbz	r3, 8007824 <_free_r+0x4c>
 8007820:	42a3      	cmp	r3, r4
 8007822:	d9fa      	bls.n	800781a <_free_r+0x42>
 8007824:	6811      	ldr	r1, [r2, #0]
 8007826:	1850      	adds	r0, r2, r1
 8007828:	42a0      	cmp	r0, r4
 800782a:	d10b      	bne.n	8007844 <_free_r+0x6c>
 800782c:	6820      	ldr	r0, [r4, #0]
 800782e:	4401      	add	r1, r0
 8007830:	1850      	adds	r0, r2, r1
 8007832:	4283      	cmp	r3, r0
 8007834:	6011      	str	r1, [r2, #0]
 8007836:	d1e0      	bne.n	80077fa <_free_r+0x22>
 8007838:	6818      	ldr	r0, [r3, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	6053      	str	r3, [r2, #4]
 800783e:	4408      	add	r0, r1
 8007840:	6010      	str	r0, [r2, #0]
 8007842:	e7da      	b.n	80077fa <_free_r+0x22>
 8007844:	d902      	bls.n	800784c <_free_r+0x74>
 8007846:	230c      	movs	r3, #12
 8007848:	602b      	str	r3, [r5, #0]
 800784a:	e7d6      	b.n	80077fa <_free_r+0x22>
 800784c:	6820      	ldr	r0, [r4, #0]
 800784e:	1821      	adds	r1, r4, r0
 8007850:	428b      	cmp	r3, r1
 8007852:	bf04      	itt	eq
 8007854:	6819      	ldreq	r1, [r3, #0]
 8007856:	685b      	ldreq	r3, [r3, #4]
 8007858:	6063      	str	r3, [r4, #4]
 800785a:	bf04      	itt	eq
 800785c:	1809      	addeq	r1, r1, r0
 800785e:	6021      	streq	r1, [r4, #0]
 8007860:	6054      	str	r4, [r2, #4]
 8007862:	e7ca      	b.n	80077fa <_free_r+0x22>
 8007864:	bd38      	pop	{r3, r4, r5, pc}
 8007866:	bf00      	nop
 8007868:	20025dbc 	.word	0x20025dbc

0800786c <sbrk_aligned>:
 800786c:	b570      	push	{r4, r5, r6, lr}
 800786e:	4e0f      	ldr	r6, [pc, #60]	@ (80078ac <sbrk_aligned+0x40>)
 8007870:	460c      	mov	r4, r1
 8007872:	6831      	ldr	r1, [r6, #0]
 8007874:	4605      	mov	r5, r0
 8007876:	b911      	cbnz	r1, 800787e <sbrk_aligned+0x12>
 8007878:	f000 fba6 	bl	8007fc8 <_sbrk_r>
 800787c:	6030      	str	r0, [r6, #0]
 800787e:	4621      	mov	r1, r4
 8007880:	4628      	mov	r0, r5
 8007882:	f000 fba1 	bl	8007fc8 <_sbrk_r>
 8007886:	1c43      	adds	r3, r0, #1
 8007888:	d103      	bne.n	8007892 <sbrk_aligned+0x26>
 800788a:	f04f 34ff 	mov.w	r4, #4294967295
 800788e:	4620      	mov	r0, r4
 8007890:	bd70      	pop	{r4, r5, r6, pc}
 8007892:	1cc4      	adds	r4, r0, #3
 8007894:	f024 0403 	bic.w	r4, r4, #3
 8007898:	42a0      	cmp	r0, r4
 800789a:	d0f8      	beq.n	800788e <sbrk_aligned+0x22>
 800789c:	1a21      	subs	r1, r4, r0
 800789e:	4628      	mov	r0, r5
 80078a0:	f000 fb92 	bl	8007fc8 <_sbrk_r>
 80078a4:	3001      	adds	r0, #1
 80078a6:	d1f2      	bne.n	800788e <sbrk_aligned+0x22>
 80078a8:	e7ef      	b.n	800788a <sbrk_aligned+0x1e>
 80078aa:	bf00      	nop
 80078ac:	20025db8 	.word	0x20025db8

080078b0 <_malloc_r>:
 80078b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078b4:	1ccd      	adds	r5, r1, #3
 80078b6:	f025 0503 	bic.w	r5, r5, #3
 80078ba:	3508      	adds	r5, #8
 80078bc:	2d0c      	cmp	r5, #12
 80078be:	bf38      	it	cc
 80078c0:	250c      	movcc	r5, #12
 80078c2:	2d00      	cmp	r5, #0
 80078c4:	4606      	mov	r6, r0
 80078c6:	db01      	blt.n	80078cc <_malloc_r+0x1c>
 80078c8:	42a9      	cmp	r1, r5
 80078ca:	d904      	bls.n	80078d6 <_malloc_r+0x26>
 80078cc:	230c      	movs	r3, #12
 80078ce:	6033      	str	r3, [r6, #0]
 80078d0:	2000      	movs	r0, #0
 80078d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079ac <_malloc_r+0xfc>
 80078da:	f000 f869 	bl	80079b0 <__malloc_lock>
 80078de:	f8d8 3000 	ldr.w	r3, [r8]
 80078e2:	461c      	mov	r4, r3
 80078e4:	bb44      	cbnz	r4, 8007938 <_malloc_r+0x88>
 80078e6:	4629      	mov	r1, r5
 80078e8:	4630      	mov	r0, r6
 80078ea:	f7ff ffbf 	bl	800786c <sbrk_aligned>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	4604      	mov	r4, r0
 80078f2:	d158      	bne.n	80079a6 <_malloc_r+0xf6>
 80078f4:	f8d8 4000 	ldr.w	r4, [r8]
 80078f8:	4627      	mov	r7, r4
 80078fa:	2f00      	cmp	r7, #0
 80078fc:	d143      	bne.n	8007986 <_malloc_r+0xd6>
 80078fe:	2c00      	cmp	r4, #0
 8007900:	d04b      	beq.n	800799a <_malloc_r+0xea>
 8007902:	6823      	ldr	r3, [r4, #0]
 8007904:	4639      	mov	r1, r7
 8007906:	4630      	mov	r0, r6
 8007908:	eb04 0903 	add.w	r9, r4, r3
 800790c:	f000 fb5c 	bl	8007fc8 <_sbrk_r>
 8007910:	4581      	cmp	r9, r0
 8007912:	d142      	bne.n	800799a <_malloc_r+0xea>
 8007914:	6821      	ldr	r1, [r4, #0]
 8007916:	1a6d      	subs	r5, r5, r1
 8007918:	4629      	mov	r1, r5
 800791a:	4630      	mov	r0, r6
 800791c:	f7ff ffa6 	bl	800786c <sbrk_aligned>
 8007920:	3001      	adds	r0, #1
 8007922:	d03a      	beq.n	800799a <_malloc_r+0xea>
 8007924:	6823      	ldr	r3, [r4, #0]
 8007926:	442b      	add	r3, r5
 8007928:	6023      	str	r3, [r4, #0]
 800792a:	f8d8 3000 	ldr.w	r3, [r8]
 800792e:	685a      	ldr	r2, [r3, #4]
 8007930:	bb62      	cbnz	r2, 800798c <_malloc_r+0xdc>
 8007932:	f8c8 7000 	str.w	r7, [r8]
 8007936:	e00f      	b.n	8007958 <_malloc_r+0xa8>
 8007938:	6822      	ldr	r2, [r4, #0]
 800793a:	1b52      	subs	r2, r2, r5
 800793c:	d420      	bmi.n	8007980 <_malloc_r+0xd0>
 800793e:	2a0b      	cmp	r2, #11
 8007940:	d917      	bls.n	8007972 <_malloc_r+0xc2>
 8007942:	1961      	adds	r1, r4, r5
 8007944:	42a3      	cmp	r3, r4
 8007946:	6025      	str	r5, [r4, #0]
 8007948:	bf18      	it	ne
 800794a:	6059      	strne	r1, [r3, #4]
 800794c:	6863      	ldr	r3, [r4, #4]
 800794e:	bf08      	it	eq
 8007950:	f8c8 1000 	streq.w	r1, [r8]
 8007954:	5162      	str	r2, [r4, r5]
 8007956:	604b      	str	r3, [r1, #4]
 8007958:	4630      	mov	r0, r6
 800795a:	f000 f82f 	bl	80079bc <__malloc_unlock>
 800795e:	f104 000b 	add.w	r0, r4, #11
 8007962:	1d23      	adds	r3, r4, #4
 8007964:	f020 0007 	bic.w	r0, r0, #7
 8007968:	1ac2      	subs	r2, r0, r3
 800796a:	bf1c      	itt	ne
 800796c:	1a1b      	subne	r3, r3, r0
 800796e:	50a3      	strne	r3, [r4, r2]
 8007970:	e7af      	b.n	80078d2 <_malloc_r+0x22>
 8007972:	6862      	ldr	r2, [r4, #4]
 8007974:	42a3      	cmp	r3, r4
 8007976:	bf0c      	ite	eq
 8007978:	f8c8 2000 	streq.w	r2, [r8]
 800797c:	605a      	strne	r2, [r3, #4]
 800797e:	e7eb      	b.n	8007958 <_malloc_r+0xa8>
 8007980:	4623      	mov	r3, r4
 8007982:	6864      	ldr	r4, [r4, #4]
 8007984:	e7ae      	b.n	80078e4 <_malloc_r+0x34>
 8007986:	463c      	mov	r4, r7
 8007988:	687f      	ldr	r7, [r7, #4]
 800798a:	e7b6      	b.n	80078fa <_malloc_r+0x4a>
 800798c:	461a      	mov	r2, r3
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	42a3      	cmp	r3, r4
 8007992:	d1fb      	bne.n	800798c <_malloc_r+0xdc>
 8007994:	2300      	movs	r3, #0
 8007996:	6053      	str	r3, [r2, #4]
 8007998:	e7de      	b.n	8007958 <_malloc_r+0xa8>
 800799a:	230c      	movs	r3, #12
 800799c:	6033      	str	r3, [r6, #0]
 800799e:	4630      	mov	r0, r6
 80079a0:	f000 f80c 	bl	80079bc <__malloc_unlock>
 80079a4:	e794      	b.n	80078d0 <_malloc_r+0x20>
 80079a6:	6005      	str	r5, [r0, #0]
 80079a8:	e7d6      	b.n	8007958 <_malloc_r+0xa8>
 80079aa:	bf00      	nop
 80079ac:	20025dbc 	.word	0x20025dbc

080079b0 <__malloc_lock>:
 80079b0:	4801      	ldr	r0, [pc, #4]	@ (80079b8 <__malloc_lock+0x8>)
 80079b2:	f7ff bf01 	b.w	80077b8 <__retarget_lock_acquire_recursive>
 80079b6:	bf00      	nop
 80079b8:	20025db4 	.word	0x20025db4

080079bc <__malloc_unlock>:
 80079bc:	4801      	ldr	r0, [pc, #4]	@ (80079c4 <__malloc_unlock+0x8>)
 80079be:	f7ff befc 	b.w	80077ba <__retarget_lock_release_recursive>
 80079c2:	bf00      	nop
 80079c4:	20025db4 	.word	0x20025db4

080079c8 <__ssputs_r>:
 80079c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079cc:	688e      	ldr	r6, [r1, #8]
 80079ce:	461f      	mov	r7, r3
 80079d0:	42be      	cmp	r6, r7
 80079d2:	680b      	ldr	r3, [r1, #0]
 80079d4:	4682      	mov	sl, r0
 80079d6:	460c      	mov	r4, r1
 80079d8:	4690      	mov	r8, r2
 80079da:	d82d      	bhi.n	8007a38 <__ssputs_r+0x70>
 80079dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80079e4:	d026      	beq.n	8007a34 <__ssputs_r+0x6c>
 80079e6:	6965      	ldr	r5, [r4, #20]
 80079e8:	6909      	ldr	r1, [r1, #16]
 80079ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079ee:	eba3 0901 	sub.w	r9, r3, r1
 80079f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80079f6:	1c7b      	adds	r3, r7, #1
 80079f8:	444b      	add	r3, r9
 80079fa:	106d      	asrs	r5, r5, #1
 80079fc:	429d      	cmp	r5, r3
 80079fe:	bf38      	it	cc
 8007a00:	461d      	movcc	r5, r3
 8007a02:	0553      	lsls	r3, r2, #21
 8007a04:	d527      	bpl.n	8007a56 <__ssputs_r+0x8e>
 8007a06:	4629      	mov	r1, r5
 8007a08:	f7ff ff52 	bl	80078b0 <_malloc_r>
 8007a0c:	4606      	mov	r6, r0
 8007a0e:	b360      	cbz	r0, 8007a6a <__ssputs_r+0xa2>
 8007a10:	6921      	ldr	r1, [r4, #16]
 8007a12:	464a      	mov	r2, r9
 8007a14:	f7ff fed2 	bl	80077bc <memcpy>
 8007a18:	89a3      	ldrh	r3, [r4, #12]
 8007a1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007a1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a22:	81a3      	strh	r3, [r4, #12]
 8007a24:	6126      	str	r6, [r4, #16]
 8007a26:	6165      	str	r5, [r4, #20]
 8007a28:	444e      	add	r6, r9
 8007a2a:	eba5 0509 	sub.w	r5, r5, r9
 8007a2e:	6026      	str	r6, [r4, #0]
 8007a30:	60a5      	str	r5, [r4, #8]
 8007a32:	463e      	mov	r6, r7
 8007a34:	42be      	cmp	r6, r7
 8007a36:	d900      	bls.n	8007a3a <__ssputs_r+0x72>
 8007a38:	463e      	mov	r6, r7
 8007a3a:	6820      	ldr	r0, [r4, #0]
 8007a3c:	4632      	mov	r2, r6
 8007a3e:	4641      	mov	r1, r8
 8007a40:	f000 faa8 	bl	8007f94 <memmove>
 8007a44:	68a3      	ldr	r3, [r4, #8]
 8007a46:	1b9b      	subs	r3, r3, r6
 8007a48:	60a3      	str	r3, [r4, #8]
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	4433      	add	r3, r6
 8007a4e:	6023      	str	r3, [r4, #0]
 8007a50:	2000      	movs	r0, #0
 8007a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a56:	462a      	mov	r2, r5
 8007a58:	f000 fac6 	bl	8007fe8 <_realloc_r>
 8007a5c:	4606      	mov	r6, r0
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	d1e0      	bne.n	8007a24 <__ssputs_r+0x5c>
 8007a62:	6921      	ldr	r1, [r4, #16]
 8007a64:	4650      	mov	r0, sl
 8007a66:	f7ff feb7 	bl	80077d8 <_free_r>
 8007a6a:	230c      	movs	r3, #12
 8007a6c:	f8ca 3000 	str.w	r3, [sl]
 8007a70:	89a3      	ldrh	r3, [r4, #12]
 8007a72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a76:	81a3      	strh	r3, [r4, #12]
 8007a78:	f04f 30ff 	mov.w	r0, #4294967295
 8007a7c:	e7e9      	b.n	8007a52 <__ssputs_r+0x8a>
	...

08007a80 <_svfiprintf_r>:
 8007a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a84:	4698      	mov	r8, r3
 8007a86:	898b      	ldrh	r3, [r1, #12]
 8007a88:	061b      	lsls	r3, r3, #24
 8007a8a:	b09d      	sub	sp, #116	@ 0x74
 8007a8c:	4607      	mov	r7, r0
 8007a8e:	460d      	mov	r5, r1
 8007a90:	4614      	mov	r4, r2
 8007a92:	d510      	bpl.n	8007ab6 <_svfiprintf_r+0x36>
 8007a94:	690b      	ldr	r3, [r1, #16]
 8007a96:	b973      	cbnz	r3, 8007ab6 <_svfiprintf_r+0x36>
 8007a98:	2140      	movs	r1, #64	@ 0x40
 8007a9a:	f7ff ff09 	bl	80078b0 <_malloc_r>
 8007a9e:	6028      	str	r0, [r5, #0]
 8007aa0:	6128      	str	r0, [r5, #16]
 8007aa2:	b930      	cbnz	r0, 8007ab2 <_svfiprintf_r+0x32>
 8007aa4:	230c      	movs	r3, #12
 8007aa6:	603b      	str	r3, [r7, #0]
 8007aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aac:	b01d      	add	sp, #116	@ 0x74
 8007aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab2:	2340      	movs	r3, #64	@ 0x40
 8007ab4:	616b      	str	r3, [r5, #20]
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007aba:	2320      	movs	r3, #32
 8007abc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ac0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ac4:	2330      	movs	r3, #48	@ 0x30
 8007ac6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007c64 <_svfiprintf_r+0x1e4>
 8007aca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ace:	f04f 0901 	mov.w	r9, #1
 8007ad2:	4623      	mov	r3, r4
 8007ad4:	469a      	mov	sl, r3
 8007ad6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ada:	b10a      	cbz	r2, 8007ae0 <_svfiprintf_r+0x60>
 8007adc:	2a25      	cmp	r2, #37	@ 0x25
 8007ade:	d1f9      	bne.n	8007ad4 <_svfiprintf_r+0x54>
 8007ae0:	ebba 0b04 	subs.w	fp, sl, r4
 8007ae4:	d00b      	beq.n	8007afe <_svfiprintf_r+0x7e>
 8007ae6:	465b      	mov	r3, fp
 8007ae8:	4622      	mov	r2, r4
 8007aea:	4629      	mov	r1, r5
 8007aec:	4638      	mov	r0, r7
 8007aee:	f7ff ff6b 	bl	80079c8 <__ssputs_r>
 8007af2:	3001      	adds	r0, #1
 8007af4:	f000 80a7 	beq.w	8007c46 <_svfiprintf_r+0x1c6>
 8007af8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007afa:	445a      	add	r2, fp
 8007afc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007afe:	f89a 3000 	ldrb.w	r3, [sl]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	f000 809f 	beq.w	8007c46 <_svfiprintf_r+0x1c6>
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b12:	f10a 0a01 	add.w	sl, sl, #1
 8007b16:	9304      	str	r3, [sp, #16]
 8007b18:	9307      	str	r3, [sp, #28]
 8007b1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b20:	4654      	mov	r4, sl
 8007b22:	2205      	movs	r2, #5
 8007b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b28:	484e      	ldr	r0, [pc, #312]	@ (8007c64 <_svfiprintf_r+0x1e4>)
 8007b2a:	f7f8 fb61 	bl	80001f0 <memchr>
 8007b2e:	9a04      	ldr	r2, [sp, #16]
 8007b30:	b9d8      	cbnz	r0, 8007b6a <_svfiprintf_r+0xea>
 8007b32:	06d0      	lsls	r0, r2, #27
 8007b34:	bf44      	itt	mi
 8007b36:	2320      	movmi	r3, #32
 8007b38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b3c:	0711      	lsls	r1, r2, #28
 8007b3e:	bf44      	itt	mi
 8007b40:	232b      	movmi	r3, #43	@ 0x2b
 8007b42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b46:	f89a 3000 	ldrb.w	r3, [sl]
 8007b4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b4c:	d015      	beq.n	8007b7a <_svfiprintf_r+0xfa>
 8007b4e:	9a07      	ldr	r2, [sp, #28]
 8007b50:	4654      	mov	r4, sl
 8007b52:	2000      	movs	r0, #0
 8007b54:	f04f 0c0a 	mov.w	ip, #10
 8007b58:	4621      	mov	r1, r4
 8007b5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b5e:	3b30      	subs	r3, #48	@ 0x30
 8007b60:	2b09      	cmp	r3, #9
 8007b62:	d94b      	bls.n	8007bfc <_svfiprintf_r+0x17c>
 8007b64:	b1b0      	cbz	r0, 8007b94 <_svfiprintf_r+0x114>
 8007b66:	9207      	str	r2, [sp, #28]
 8007b68:	e014      	b.n	8007b94 <_svfiprintf_r+0x114>
 8007b6a:	eba0 0308 	sub.w	r3, r0, r8
 8007b6e:	fa09 f303 	lsl.w	r3, r9, r3
 8007b72:	4313      	orrs	r3, r2
 8007b74:	9304      	str	r3, [sp, #16]
 8007b76:	46a2      	mov	sl, r4
 8007b78:	e7d2      	b.n	8007b20 <_svfiprintf_r+0xa0>
 8007b7a:	9b03      	ldr	r3, [sp, #12]
 8007b7c:	1d19      	adds	r1, r3, #4
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	9103      	str	r1, [sp, #12]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	bfbb      	ittet	lt
 8007b86:	425b      	neglt	r3, r3
 8007b88:	f042 0202 	orrlt.w	r2, r2, #2
 8007b8c:	9307      	strge	r3, [sp, #28]
 8007b8e:	9307      	strlt	r3, [sp, #28]
 8007b90:	bfb8      	it	lt
 8007b92:	9204      	strlt	r2, [sp, #16]
 8007b94:	7823      	ldrb	r3, [r4, #0]
 8007b96:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b98:	d10a      	bne.n	8007bb0 <_svfiprintf_r+0x130>
 8007b9a:	7863      	ldrb	r3, [r4, #1]
 8007b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b9e:	d132      	bne.n	8007c06 <_svfiprintf_r+0x186>
 8007ba0:	9b03      	ldr	r3, [sp, #12]
 8007ba2:	1d1a      	adds	r2, r3, #4
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	9203      	str	r2, [sp, #12]
 8007ba8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bac:	3402      	adds	r4, #2
 8007bae:	9305      	str	r3, [sp, #20]
 8007bb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c74 <_svfiprintf_r+0x1f4>
 8007bb4:	7821      	ldrb	r1, [r4, #0]
 8007bb6:	2203      	movs	r2, #3
 8007bb8:	4650      	mov	r0, sl
 8007bba:	f7f8 fb19 	bl	80001f0 <memchr>
 8007bbe:	b138      	cbz	r0, 8007bd0 <_svfiprintf_r+0x150>
 8007bc0:	9b04      	ldr	r3, [sp, #16]
 8007bc2:	eba0 000a 	sub.w	r0, r0, sl
 8007bc6:	2240      	movs	r2, #64	@ 0x40
 8007bc8:	4082      	lsls	r2, r0
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	3401      	adds	r4, #1
 8007bce:	9304      	str	r3, [sp, #16]
 8007bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bd4:	4824      	ldr	r0, [pc, #144]	@ (8007c68 <_svfiprintf_r+0x1e8>)
 8007bd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007bda:	2206      	movs	r2, #6
 8007bdc:	f7f8 fb08 	bl	80001f0 <memchr>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	d036      	beq.n	8007c52 <_svfiprintf_r+0x1d2>
 8007be4:	4b21      	ldr	r3, [pc, #132]	@ (8007c6c <_svfiprintf_r+0x1ec>)
 8007be6:	bb1b      	cbnz	r3, 8007c30 <_svfiprintf_r+0x1b0>
 8007be8:	9b03      	ldr	r3, [sp, #12]
 8007bea:	3307      	adds	r3, #7
 8007bec:	f023 0307 	bic.w	r3, r3, #7
 8007bf0:	3308      	adds	r3, #8
 8007bf2:	9303      	str	r3, [sp, #12]
 8007bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bf6:	4433      	add	r3, r6
 8007bf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bfa:	e76a      	b.n	8007ad2 <_svfiprintf_r+0x52>
 8007bfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c00:	460c      	mov	r4, r1
 8007c02:	2001      	movs	r0, #1
 8007c04:	e7a8      	b.n	8007b58 <_svfiprintf_r+0xd8>
 8007c06:	2300      	movs	r3, #0
 8007c08:	3401      	adds	r4, #1
 8007c0a:	9305      	str	r3, [sp, #20]
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	f04f 0c0a 	mov.w	ip, #10
 8007c12:	4620      	mov	r0, r4
 8007c14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c18:	3a30      	subs	r2, #48	@ 0x30
 8007c1a:	2a09      	cmp	r2, #9
 8007c1c:	d903      	bls.n	8007c26 <_svfiprintf_r+0x1a6>
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d0c6      	beq.n	8007bb0 <_svfiprintf_r+0x130>
 8007c22:	9105      	str	r1, [sp, #20]
 8007c24:	e7c4      	b.n	8007bb0 <_svfiprintf_r+0x130>
 8007c26:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c2a:	4604      	mov	r4, r0
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e7f0      	b.n	8007c12 <_svfiprintf_r+0x192>
 8007c30:	ab03      	add	r3, sp, #12
 8007c32:	9300      	str	r3, [sp, #0]
 8007c34:	462a      	mov	r2, r5
 8007c36:	4b0e      	ldr	r3, [pc, #56]	@ (8007c70 <_svfiprintf_r+0x1f0>)
 8007c38:	a904      	add	r1, sp, #16
 8007c3a:	4638      	mov	r0, r7
 8007c3c:	f3af 8000 	nop.w
 8007c40:	1c42      	adds	r2, r0, #1
 8007c42:	4606      	mov	r6, r0
 8007c44:	d1d6      	bne.n	8007bf4 <_svfiprintf_r+0x174>
 8007c46:	89ab      	ldrh	r3, [r5, #12]
 8007c48:	065b      	lsls	r3, r3, #25
 8007c4a:	f53f af2d 	bmi.w	8007aa8 <_svfiprintf_r+0x28>
 8007c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c50:	e72c      	b.n	8007aac <_svfiprintf_r+0x2c>
 8007c52:	ab03      	add	r3, sp, #12
 8007c54:	9300      	str	r3, [sp, #0]
 8007c56:	462a      	mov	r2, r5
 8007c58:	4b05      	ldr	r3, [pc, #20]	@ (8007c70 <_svfiprintf_r+0x1f0>)
 8007c5a:	a904      	add	r1, sp, #16
 8007c5c:	4638      	mov	r0, r7
 8007c5e:	f000 f879 	bl	8007d54 <_printf_i>
 8007c62:	e7ed      	b.n	8007c40 <_svfiprintf_r+0x1c0>
 8007c64:	0800925c 	.word	0x0800925c
 8007c68:	08009266 	.word	0x08009266
 8007c6c:	00000000 	.word	0x00000000
 8007c70:	080079c9 	.word	0x080079c9
 8007c74:	08009262 	.word	0x08009262

08007c78 <_printf_common>:
 8007c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c7c:	4616      	mov	r6, r2
 8007c7e:	4698      	mov	r8, r3
 8007c80:	688a      	ldr	r2, [r1, #8]
 8007c82:	690b      	ldr	r3, [r1, #16]
 8007c84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	bfb8      	it	lt
 8007c8c:	4613      	movlt	r3, r2
 8007c8e:	6033      	str	r3, [r6, #0]
 8007c90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c94:	4607      	mov	r7, r0
 8007c96:	460c      	mov	r4, r1
 8007c98:	b10a      	cbz	r2, 8007c9e <_printf_common+0x26>
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	6033      	str	r3, [r6, #0]
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	0699      	lsls	r1, r3, #26
 8007ca2:	bf42      	ittt	mi
 8007ca4:	6833      	ldrmi	r3, [r6, #0]
 8007ca6:	3302      	addmi	r3, #2
 8007ca8:	6033      	strmi	r3, [r6, #0]
 8007caa:	6825      	ldr	r5, [r4, #0]
 8007cac:	f015 0506 	ands.w	r5, r5, #6
 8007cb0:	d106      	bne.n	8007cc0 <_printf_common+0x48>
 8007cb2:	f104 0a19 	add.w	sl, r4, #25
 8007cb6:	68e3      	ldr	r3, [r4, #12]
 8007cb8:	6832      	ldr	r2, [r6, #0]
 8007cba:	1a9b      	subs	r3, r3, r2
 8007cbc:	42ab      	cmp	r3, r5
 8007cbe:	dc26      	bgt.n	8007d0e <_printf_common+0x96>
 8007cc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007cc4:	6822      	ldr	r2, [r4, #0]
 8007cc6:	3b00      	subs	r3, #0
 8007cc8:	bf18      	it	ne
 8007cca:	2301      	movne	r3, #1
 8007ccc:	0692      	lsls	r2, r2, #26
 8007cce:	d42b      	bmi.n	8007d28 <_printf_common+0xb0>
 8007cd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007cd4:	4641      	mov	r1, r8
 8007cd6:	4638      	mov	r0, r7
 8007cd8:	47c8      	blx	r9
 8007cda:	3001      	adds	r0, #1
 8007cdc:	d01e      	beq.n	8007d1c <_printf_common+0xa4>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	6922      	ldr	r2, [r4, #16]
 8007ce2:	f003 0306 	and.w	r3, r3, #6
 8007ce6:	2b04      	cmp	r3, #4
 8007ce8:	bf02      	ittt	eq
 8007cea:	68e5      	ldreq	r5, [r4, #12]
 8007cec:	6833      	ldreq	r3, [r6, #0]
 8007cee:	1aed      	subeq	r5, r5, r3
 8007cf0:	68a3      	ldr	r3, [r4, #8]
 8007cf2:	bf0c      	ite	eq
 8007cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cf8:	2500      	movne	r5, #0
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	bfc4      	itt	gt
 8007cfe:	1a9b      	subgt	r3, r3, r2
 8007d00:	18ed      	addgt	r5, r5, r3
 8007d02:	2600      	movs	r6, #0
 8007d04:	341a      	adds	r4, #26
 8007d06:	42b5      	cmp	r5, r6
 8007d08:	d11a      	bne.n	8007d40 <_printf_common+0xc8>
 8007d0a:	2000      	movs	r0, #0
 8007d0c:	e008      	b.n	8007d20 <_printf_common+0xa8>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	4652      	mov	r2, sl
 8007d12:	4641      	mov	r1, r8
 8007d14:	4638      	mov	r0, r7
 8007d16:	47c8      	blx	r9
 8007d18:	3001      	adds	r0, #1
 8007d1a:	d103      	bne.n	8007d24 <_printf_common+0xac>
 8007d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d24:	3501      	adds	r5, #1
 8007d26:	e7c6      	b.n	8007cb6 <_printf_common+0x3e>
 8007d28:	18e1      	adds	r1, r4, r3
 8007d2a:	1c5a      	adds	r2, r3, #1
 8007d2c:	2030      	movs	r0, #48	@ 0x30
 8007d2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d32:	4422      	add	r2, r4
 8007d34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d3c:	3302      	adds	r3, #2
 8007d3e:	e7c7      	b.n	8007cd0 <_printf_common+0x58>
 8007d40:	2301      	movs	r3, #1
 8007d42:	4622      	mov	r2, r4
 8007d44:	4641      	mov	r1, r8
 8007d46:	4638      	mov	r0, r7
 8007d48:	47c8      	blx	r9
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	d0e6      	beq.n	8007d1c <_printf_common+0xa4>
 8007d4e:	3601      	adds	r6, #1
 8007d50:	e7d9      	b.n	8007d06 <_printf_common+0x8e>
	...

08007d54 <_printf_i>:
 8007d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d58:	7e0f      	ldrb	r7, [r1, #24]
 8007d5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d5c:	2f78      	cmp	r7, #120	@ 0x78
 8007d5e:	4691      	mov	r9, r2
 8007d60:	4680      	mov	r8, r0
 8007d62:	460c      	mov	r4, r1
 8007d64:	469a      	mov	sl, r3
 8007d66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d6a:	d807      	bhi.n	8007d7c <_printf_i+0x28>
 8007d6c:	2f62      	cmp	r7, #98	@ 0x62
 8007d6e:	d80a      	bhi.n	8007d86 <_printf_i+0x32>
 8007d70:	2f00      	cmp	r7, #0
 8007d72:	f000 80d2 	beq.w	8007f1a <_printf_i+0x1c6>
 8007d76:	2f58      	cmp	r7, #88	@ 0x58
 8007d78:	f000 80b9 	beq.w	8007eee <_printf_i+0x19a>
 8007d7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d84:	e03a      	b.n	8007dfc <_printf_i+0xa8>
 8007d86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d8a:	2b15      	cmp	r3, #21
 8007d8c:	d8f6      	bhi.n	8007d7c <_printf_i+0x28>
 8007d8e:	a101      	add	r1, pc, #4	@ (adr r1, 8007d94 <_printf_i+0x40>)
 8007d90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d94:	08007ded 	.word	0x08007ded
 8007d98:	08007e01 	.word	0x08007e01
 8007d9c:	08007d7d 	.word	0x08007d7d
 8007da0:	08007d7d 	.word	0x08007d7d
 8007da4:	08007d7d 	.word	0x08007d7d
 8007da8:	08007d7d 	.word	0x08007d7d
 8007dac:	08007e01 	.word	0x08007e01
 8007db0:	08007d7d 	.word	0x08007d7d
 8007db4:	08007d7d 	.word	0x08007d7d
 8007db8:	08007d7d 	.word	0x08007d7d
 8007dbc:	08007d7d 	.word	0x08007d7d
 8007dc0:	08007f01 	.word	0x08007f01
 8007dc4:	08007e2b 	.word	0x08007e2b
 8007dc8:	08007ebb 	.word	0x08007ebb
 8007dcc:	08007d7d 	.word	0x08007d7d
 8007dd0:	08007d7d 	.word	0x08007d7d
 8007dd4:	08007f23 	.word	0x08007f23
 8007dd8:	08007d7d 	.word	0x08007d7d
 8007ddc:	08007e2b 	.word	0x08007e2b
 8007de0:	08007d7d 	.word	0x08007d7d
 8007de4:	08007d7d 	.word	0x08007d7d
 8007de8:	08007ec3 	.word	0x08007ec3
 8007dec:	6833      	ldr	r3, [r6, #0]
 8007dee:	1d1a      	adds	r2, r3, #4
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	6032      	str	r2, [r6, #0]
 8007df4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007df8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e09d      	b.n	8007f3c <_printf_i+0x1e8>
 8007e00:	6833      	ldr	r3, [r6, #0]
 8007e02:	6820      	ldr	r0, [r4, #0]
 8007e04:	1d19      	adds	r1, r3, #4
 8007e06:	6031      	str	r1, [r6, #0]
 8007e08:	0606      	lsls	r6, r0, #24
 8007e0a:	d501      	bpl.n	8007e10 <_printf_i+0xbc>
 8007e0c:	681d      	ldr	r5, [r3, #0]
 8007e0e:	e003      	b.n	8007e18 <_printf_i+0xc4>
 8007e10:	0645      	lsls	r5, r0, #25
 8007e12:	d5fb      	bpl.n	8007e0c <_printf_i+0xb8>
 8007e14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e18:	2d00      	cmp	r5, #0
 8007e1a:	da03      	bge.n	8007e24 <_printf_i+0xd0>
 8007e1c:	232d      	movs	r3, #45	@ 0x2d
 8007e1e:	426d      	negs	r5, r5
 8007e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e24:	4859      	ldr	r0, [pc, #356]	@ (8007f8c <_printf_i+0x238>)
 8007e26:	230a      	movs	r3, #10
 8007e28:	e011      	b.n	8007e4e <_printf_i+0xfa>
 8007e2a:	6821      	ldr	r1, [r4, #0]
 8007e2c:	6833      	ldr	r3, [r6, #0]
 8007e2e:	0608      	lsls	r0, r1, #24
 8007e30:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e34:	d402      	bmi.n	8007e3c <_printf_i+0xe8>
 8007e36:	0649      	lsls	r1, r1, #25
 8007e38:	bf48      	it	mi
 8007e3a:	b2ad      	uxthmi	r5, r5
 8007e3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e3e:	4853      	ldr	r0, [pc, #332]	@ (8007f8c <_printf_i+0x238>)
 8007e40:	6033      	str	r3, [r6, #0]
 8007e42:	bf14      	ite	ne
 8007e44:	230a      	movne	r3, #10
 8007e46:	2308      	moveq	r3, #8
 8007e48:	2100      	movs	r1, #0
 8007e4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e4e:	6866      	ldr	r6, [r4, #4]
 8007e50:	60a6      	str	r6, [r4, #8]
 8007e52:	2e00      	cmp	r6, #0
 8007e54:	bfa2      	ittt	ge
 8007e56:	6821      	ldrge	r1, [r4, #0]
 8007e58:	f021 0104 	bicge.w	r1, r1, #4
 8007e5c:	6021      	strge	r1, [r4, #0]
 8007e5e:	b90d      	cbnz	r5, 8007e64 <_printf_i+0x110>
 8007e60:	2e00      	cmp	r6, #0
 8007e62:	d04b      	beq.n	8007efc <_printf_i+0x1a8>
 8007e64:	4616      	mov	r6, r2
 8007e66:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e6a:	fb03 5711 	mls	r7, r3, r1, r5
 8007e6e:	5dc7      	ldrb	r7, [r0, r7]
 8007e70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e74:	462f      	mov	r7, r5
 8007e76:	42bb      	cmp	r3, r7
 8007e78:	460d      	mov	r5, r1
 8007e7a:	d9f4      	bls.n	8007e66 <_printf_i+0x112>
 8007e7c:	2b08      	cmp	r3, #8
 8007e7e:	d10b      	bne.n	8007e98 <_printf_i+0x144>
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	07df      	lsls	r7, r3, #31
 8007e84:	d508      	bpl.n	8007e98 <_printf_i+0x144>
 8007e86:	6923      	ldr	r3, [r4, #16]
 8007e88:	6861      	ldr	r1, [r4, #4]
 8007e8a:	4299      	cmp	r1, r3
 8007e8c:	bfde      	ittt	le
 8007e8e:	2330      	movle	r3, #48	@ 0x30
 8007e90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e98:	1b92      	subs	r2, r2, r6
 8007e9a:	6122      	str	r2, [r4, #16]
 8007e9c:	f8cd a000 	str.w	sl, [sp]
 8007ea0:	464b      	mov	r3, r9
 8007ea2:	aa03      	add	r2, sp, #12
 8007ea4:	4621      	mov	r1, r4
 8007ea6:	4640      	mov	r0, r8
 8007ea8:	f7ff fee6 	bl	8007c78 <_printf_common>
 8007eac:	3001      	adds	r0, #1
 8007eae:	d14a      	bne.n	8007f46 <_printf_i+0x1f2>
 8007eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb4:	b004      	add	sp, #16
 8007eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eba:	6823      	ldr	r3, [r4, #0]
 8007ebc:	f043 0320 	orr.w	r3, r3, #32
 8007ec0:	6023      	str	r3, [r4, #0]
 8007ec2:	4833      	ldr	r0, [pc, #204]	@ (8007f90 <_printf_i+0x23c>)
 8007ec4:	2778      	movs	r7, #120	@ 0x78
 8007ec6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007eca:	6823      	ldr	r3, [r4, #0]
 8007ecc:	6831      	ldr	r1, [r6, #0]
 8007ece:	061f      	lsls	r7, r3, #24
 8007ed0:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ed4:	d402      	bmi.n	8007edc <_printf_i+0x188>
 8007ed6:	065f      	lsls	r7, r3, #25
 8007ed8:	bf48      	it	mi
 8007eda:	b2ad      	uxthmi	r5, r5
 8007edc:	6031      	str	r1, [r6, #0]
 8007ede:	07d9      	lsls	r1, r3, #31
 8007ee0:	bf44      	itt	mi
 8007ee2:	f043 0320 	orrmi.w	r3, r3, #32
 8007ee6:	6023      	strmi	r3, [r4, #0]
 8007ee8:	b11d      	cbz	r5, 8007ef2 <_printf_i+0x19e>
 8007eea:	2310      	movs	r3, #16
 8007eec:	e7ac      	b.n	8007e48 <_printf_i+0xf4>
 8007eee:	4827      	ldr	r0, [pc, #156]	@ (8007f8c <_printf_i+0x238>)
 8007ef0:	e7e9      	b.n	8007ec6 <_printf_i+0x172>
 8007ef2:	6823      	ldr	r3, [r4, #0]
 8007ef4:	f023 0320 	bic.w	r3, r3, #32
 8007ef8:	6023      	str	r3, [r4, #0]
 8007efa:	e7f6      	b.n	8007eea <_printf_i+0x196>
 8007efc:	4616      	mov	r6, r2
 8007efe:	e7bd      	b.n	8007e7c <_printf_i+0x128>
 8007f00:	6833      	ldr	r3, [r6, #0]
 8007f02:	6825      	ldr	r5, [r4, #0]
 8007f04:	6961      	ldr	r1, [r4, #20]
 8007f06:	1d18      	adds	r0, r3, #4
 8007f08:	6030      	str	r0, [r6, #0]
 8007f0a:	062e      	lsls	r6, r5, #24
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	d501      	bpl.n	8007f14 <_printf_i+0x1c0>
 8007f10:	6019      	str	r1, [r3, #0]
 8007f12:	e002      	b.n	8007f1a <_printf_i+0x1c6>
 8007f14:	0668      	lsls	r0, r5, #25
 8007f16:	d5fb      	bpl.n	8007f10 <_printf_i+0x1bc>
 8007f18:	8019      	strh	r1, [r3, #0]
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	6123      	str	r3, [r4, #16]
 8007f1e:	4616      	mov	r6, r2
 8007f20:	e7bc      	b.n	8007e9c <_printf_i+0x148>
 8007f22:	6833      	ldr	r3, [r6, #0]
 8007f24:	1d1a      	adds	r2, r3, #4
 8007f26:	6032      	str	r2, [r6, #0]
 8007f28:	681e      	ldr	r6, [r3, #0]
 8007f2a:	6862      	ldr	r2, [r4, #4]
 8007f2c:	2100      	movs	r1, #0
 8007f2e:	4630      	mov	r0, r6
 8007f30:	f7f8 f95e 	bl	80001f0 <memchr>
 8007f34:	b108      	cbz	r0, 8007f3a <_printf_i+0x1e6>
 8007f36:	1b80      	subs	r0, r0, r6
 8007f38:	6060      	str	r0, [r4, #4]
 8007f3a:	6863      	ldr	r3, [r4, #4]
 8007f3c:	6123      	str	r3, [r4, #16]
 8007f3e:	2300      	movs	r3, #0
 8007f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f44:	e7aa      	b.n	8007e9c <_printf_i+0x148>
 8007f46:	6923      	ldr	r3, [r4, #16]
 8007f48:	4632      	mov	r2, r6
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	4640      	mov	r0, r8
 8007f4e:	47d0      	blx	sl
 8007f50:	3001      	adds	r0, #1
 8007f52:	d0ad      	beq.n	8007eb0 <_printf_i+0x15c>
 8007f54:	6823      	ldr	r3, [r4, #0]
 8007f56:	079b      	lsls	r3, r3, #30
 8007f58:	d413      	bmi.n	8007f82 <_printf_i+0x22e>
 8007f5a:	68e0      	ldr	r0, [r4, #12]
 8007f5c:	9b03      	ldr	r3, [sp, #12]
 8007f5e:	4298      	cmp	r0, r3
 8007f60:	bfb8      	it	lt
 8007f62:	4618      	movlt	r0, r3
 8007f64:	e7a6      	b.n	8007eb4 <_printf_i+0x160>
 8007f66:	2301      	movs	r3, #1
 8007f68:	4632      	mov	r2, r6
 8007f6a:	4649      	mov	r1, r9
 8007f6c:	4640      	mov	r0, r8
 8007f6e:	47d0      	blx	sl
 8007f70:	3001      	adds	r0, #1
 8007f72:	d09d      	beq.n	8007eb0 <_printf_i+0x15c>
 8007f74:	3501      	adds	r5, #1
 8007f76:	68e3      	ldr	r3, [r4, #12]
 8007f78:	9903      	ldr	r1, [sp, #12]
 8007f7a:	1a5b      	subs	r3, r3, r1
 8007f7c:	42ab      	cmp	r3, r5
 8007f7e:	dcf2      	bgt.n	8007f66 <_printf_i+0x212>
 8007f80:	e7eb      	b.n	8007f5a <_printf_i+0x206>
 8007f82:	2500      	movs	r5, #0
 8007f84:	f104 0619 	add.w	r6, r4, #25
 8007f88:	e7f5      	b.n	8007f76 <_printf_i+0x222>
 8007f8a:	bf00      	nop
 8007f8c:	0800926d 	.word	0x0800926d
 8007f90:	0800927e 	.word	0x0800927e

08007f94 <memmove>:
 8007f94:	4288      	cmp	r0, r1
 8007f96:	b510      	push	{r4, lr}
 8007f98:	eb01 0402 	add.w	r4, r1, r2
 8007f9c:	d902      	bls.n	8007fa4 <memmove+0x10>
 8007f9e:	4284      	cmp	r4, r0
 8007fa0:	4623      	mov	r3, r4
 8007fa2:	d807      	bhi.n	8007fb4 <memmove+0x20>
 8007fa4:	1e43      	subs	r3, r0, #1
 8007fa6:	42a1      	cmp	r1, r4
 8007fa8:	d008      	beq.n	8007fbc <memmove+0x28>
 8007faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007fae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007fb2:	e7f8      	b.n	8007fa6 <memmove+0x12>
 8007fb4:	4402      	add	r2, r0
 8007fb6:	4601      	mov	r1, r0
 8007fb8:	428a      	cmp	r2, r1
 8007fba:	d100      	bne.n	8007fbe <memmove+0x2a>
 8007fbc:	bd10      	pop	{r4, pc}
 8007fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007fc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007fc6:	e7f7      	b.n	8007fb8 <memmove+0x24>

08007fc8 <_sbrk_r>:
 8007fc8:	b538      	push	{r3, r4, r5, lr}
 8007fca:	4d06      	ldr	r5, [pc, #24]	@ (8007fe4 <_sbrk_r+0x1c>)
 8007fcc:	2300      	movs	r3, #0
 8007fce:	4604      	mov	r4, r0
 8007fd0:	4608      	mov	r0, r1
 8007fd2:	602b      	str	r3, [r5, #0]
 8007fd4:	f7fa ff06 	bl	8002de4 <_sbrk>
 8007fd8:	1c43      	adds	r3, r0, #1
 8007fda:	d102      	bne.n	8007fe2 <_sbrk_r+0x1a>
 8007fdc:	682b      	ldr	r3, [r5, #0]
 8007fde:	b103      	cbz	r3, 8007fe2 <_sbrk_r+0x1a>
 8007fe0:	6023      	str	r3, [r4, #0]
 8007fe2:	bd38      	pop	{r3, r4, r5, pc}
 8007fe4:	20025db0 	.word	0x20025db0

08007fe8 <_realloc_r>:
 8007fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fec:	4680      	mov	r8, r0
 8007fee:	4615      	mov	r5, r2
 8007ff0:	460c      	mov	r4, r1
 8007ff2:	b921      	cbnz	r1, 8007ffe <_realloc_r+0x16>
 8007ff4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff8:	4611      	mov	r1, r2
 8007ffa:	f7ff bc59 	b.w	80078b0 <_malloc_r>
 8007ffe:	b92a      	cbnz	r2, 800800c <_realloc_r+0x24>
 8008000:	f7ff fbea 	bl	80077d8 <_free_r>
 8008004:	2400      	movs	r4, #0
 8008006:	4620      	mov	r0, r4
 8008008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800800c:	f000 f81a 	bl	8008044 <_malloc_usable_size_r>
 8008010:	4285      	cmp	r5, r0
 8008012:	4606      	mov	r6, r0
 8008014:	d802      	bhi.n	800801c <_realloc_r+0x34>
 8008016:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800801a:	d8f4      	bhi.n	8008006 <_realloc_r+0x1e>
 800801c:	4629      	mov	r1, r5
 800801e:	4640      	mov	r0, r8
 8008020:	f7ff fc46 	bl	80078b0 <_malloc_r>
 8008024:	4607      	mov	r7, r0
 8008026:	2800      	cmp	r0, #0
 8008028:	d0ec      	beq.n	8008004 <_realloc_r+0x1c>
 800802a:	42b5      	cmp	r5, r6
 800802c:	462a      	mov	r2, r5
 800802e:	4621      	mov	r1, r4
 8008030:	bf28      	it	cs
 8008032:	4632      	movcs	r2, r6
 8008034:	f7ff fbc2 	bl	80077bc <memcpy>
 8008038:	4621      	mov	r1, r4
 800803a:	4640      	mov	r0, r8
 800803c:	f7ff fbcc 	bl	80077d8 <_free_r>
 8008040:	463c      	mov	r4, r7
 8008042:	e7e0      	b.n	8008006 <_realloc_r+0x1e>

08008044 <_malloc_usable_size_r>:
 8008044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008048:	1f18      	subs	r0, r3, #4
 800804a:	2b00      	cmp	r3, #0
 800804c:	bfbc      	itt	lt
 800804e:	580b      	ldrlt	r3, [r1, r0]
 8008050:	18c0      	addlt	r0, r0, r3
 8008052:	4770      	bx	lr

08008054 <_init>:
 8008054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008056:	bf00      	nop
 8008058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800805a:	bc08      	pop	{r3}
 800805c:	469e      	mov	lr, r3
 800805e:	4770      	bx	lr

08008060 <_fini>:
 8008060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008062:	bf00      	nop
 8008064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008066:	bc08      	pop	{r3}
 8008068:	469e      	mov	lr, r3
 800806a:	4770      	bx	lr
