// Seed: 1776192429
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_12;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  assign id_3 = id_2;
  initial id_2[id_1] = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
  assign id_2[-1'b0] = 1 / 1 * id_1 - 1'd0;
  logic id_6;
  wire  id_7;
  wire  id_8;
  id_9 :
  assert property (@(posedge 1) 1'b0)
  else $signed(85);
  ;
  wire id_10;
  assign id_8 = id_2[-1];
endmodule
