{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711707672735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711707672735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 17:21:11 2024 " "Processing started: Fri Mar 29 17:21:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711707672735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707672735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707672735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711707673129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711707673129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file secondcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondCounter " "Found entity 1: SecondCounter" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/SecondCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_hz_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file one_hz_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hz_clock " "Found entity 1: one_hz_clock" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/one_hz_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module LEDDisplay(.v " "Can't analyze file -- file module LEDDisplay(.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711707682330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_0 hex_0 ClockDisplay.v(9) " "Verilog HDL Declaration information at ClockDisplay.v(9): object \"Hex_0\" differs only in case from object \"hex_0\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711707682331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_1 hex_1 ClockDisplay.v(10) " "Verilog HDL Declaration information at ClockDisplay.v(10): object \"Hex_1\" differs only in case from object \"hex_1\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711707682332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_2 hex_2 ClockDisplay.v(11) " "Verilog HDL Declaration information at ClockDisplay.v(11): object \"Hex_2\" differs only in case from object \"hex_2\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711707682332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_3 hex_3 ClockDisplay.v(12) " "Verilog HDL Declaration information at ClockDisplay.v(12): object \"Hex_3\" differs only in case from object \"hex_3\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711707682332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_4 hex_4 ClockDisplay.v(13) " "Verilog HDL Declaration information at ClockDisplay.v(13): object \"Hex_4\" differs only in case from object \"hex_4\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711707682332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex_5 hex_5 ClockDisplay.v(15) " "Verilog HDL Declaration information at ClockDisplay.v(15): object \"Hex_5\" differs only in case from object \"hex_5\" in the same scope" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711707682332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDisplay " "Found entity 1: ClockDisplay" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file minutecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinuteCounter " "Found entity 1: MinuteCounter" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/MinuteCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file leddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDisplay " "Found entity 1: LEDDisplay" {  } { { "LEDDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/LEDDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hourcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HourCounter " "Found entity 1: HourCounter" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/HourCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file daycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DayCounter " "Found entity 1: DayCounter" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monthcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file monthcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonthCounter " "Found entity 1: MonthCounter" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/MonthCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yearcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file yearcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 YearCounter " "Found entity 1: YearCounter" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/YearCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711707682344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707682344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockDisplay " "Elaborating entity \"ClockDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711707682415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state ClockDisplay.v(48) " "Verilog HDL or VHDL warning at ClockDisplay.v(48): object \"state\" assigned a value but never read" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711707682416 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ClockDisplay.v(48) " "Verilog HDL assignment warning at ClockDisplay.v(48): truncated value with size 32 to match size of target (1)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682416 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ClockDisplay.v(222) " "Verilog HDL assignment warning at ClockDisplay.v(222): truncated value with size 32 to match size of target (3)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682417 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(258) " "Verilog HDL assignment warning at ClockDisplay.v(258): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682417 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(259) " "Verilog HDL assignment warning at ClockDisplay.v(259): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682417 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(261) " "Verilog HDL assignment warning at ClockDisplay.v(261): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(262) " "Verilog HDL assignment warning at ClockDisplay.v(262): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(266) " "Verilog HDL assignment warning at ClockDisplay.v(266): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(267) " "Verilog HDL assignment warning at ClockDisplay.v(267): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(272) " "Verilog HDL assignment warning at ClockDisplay.v(272): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(273) " "Verilog HDL assignment warning at ClockDisplay.v(273): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(276) " "Verilog HDL assignment warning at ClockDisplay.v(276): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(277) " "Verilog HDL assignment warning at ClockDisplay.v(277): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(279) " "Verilog HDL assignment warning at ClockDisplay.v(279): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(280) " "Verilog HDL assignment warning at ClockDisplay.v(280): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(289) " "Verilog HDL assignment warning at ClockDisplay.v(289): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(290) " "Verilog HDL assignment warning at ClockDisplay.v(290): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(292) " "Verilog HDL assignment warning at ClockDisplay.v(292): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(293) " "Verilog HDL assignment warning at ClockDisplay.v(293): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(296) " "Verilog HDL assignment warning at ClockDisplay.v(296): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(297) " "Verilog HDL assignment warning at ClockDisplay.v(297): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(302) " "Verilog HDL assignment warning at ClockDisplay.v(302): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(303) " "Verilog HDL assignment warning at ClockDisplay.v(303): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(306) " "Verilog HDL assignment warning at ClockDisplay.v(306): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(307) " "Verilog HDL assignment warning at ClockDisplay.v(307): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(309) " "Verilog HDL assignment warning at ClockDisplay.v(309): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682418 "|ClockDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ClockDisplay.v(310) " "Verilog HDL assignment warning at ClockDisplay.v(310): truncated value with size 7 to match size of target (4)" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682419 "|ClockDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hz_clock one_hz_clock:OHC " "Elaborating entity \"one_hz_clock\" for hierarchy \"one_hz_clock:OHC\"" {  } { { "ClockDisplay.v" "OHC" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 one_hz_clock.v(22) " "Verilog HDL assignment warning at one_hz_clock.v(22): truncated value with size 32 to match size of target (26)" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/one_hz_clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682434 "|ClockDisplay|one_hz_clock:OHC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondCounter SecondCounter:sc " "Elaborating entity \"SecondCounter\" for hierarchy \"SecondCounter:sc\"" {  } { { "ClockDisplay.v" "sc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SecondCounter.v(20) " "Verilog HDL assignment warning at SecondCounter.v(20): truncated value with size 32 to match size of target (6)" {  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/SecondCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682435 "|ClockDisplay|SecondCounter:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCDsecond " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCDsecond\"" {  } { { "ClockDisplay.v" "BCDsecond" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.v(16) " "Verilog HDL assignment warning at BinaryToBCD.v(16): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/BinaryToBCD.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682437 "|ClockDisplay|BinaryToBCD:BCDsecond"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.v(14) " "Verilog HDL assignment warning at BinaryToBCD.v(14): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/BinaryToBCD.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682437 "|ClockDisplay|BinaryToBCD:BCDsecond"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinuteCounter MinuteCounter:mc " "Elaborating entity \"MinuteCounter\" for hierarchy \"MinuteCounter:mc\"" {  } { { "ClockDisplay.v" "mc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MinuteCounter.v(19) " "Verilog HDL assignment warning at MinuteCounter.v(19): truncated value with size 32 to match size of target (6)" {  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/MinuteCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682439 "|ClockDisplay|MinuteCounter:mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HourCounter HourCounter:hc " "Elaborating entity \"HourCounter\" for hierarchy \"HourCounter:hc\"" {  } { { "ClockDisplay.v" "hc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 HourCounter.v(29) " "Verilog HDL assignment warning at HourCounter.v(29): truncated value with size 32 to match size of target (5)" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/HourCounter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682441 "|ClockDisplay|HourCounter:hc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 HourCounter.v(39) " "Verilog HDL assignment warning at HourCounter.v(39): truncated value with size 32 to match size of target (5)" {  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/HourCounter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682441 "|ClockDisplay|HourCounter:hc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DayCounter DayCounter:dc " "Elaborating entity \"DayCounter\" for hierarchy \"DayCounter:dc\"" {  } { { "ClockDisplay.v" "dc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(13) " "Verilog HDL assignment warning at DayCounter.v(13): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682456 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(18) " "Verilog HDL assignment warning at DayCounter.v(18): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682456 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(27) " "Verilog HDL assignment warning at DayCounter.v(27): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682456 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(30) " "Verilog HDL assignment warning at DayCounter.v(30): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682456 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(36) " "Verilog HDL assignment warning at DayCounter.v(36): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682456 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(39) " "Verilog HDL assignment warning at DayCounter.v(39): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682457 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DayCounter.v(45) " "Verilog HDL assignment warning at DayCounter.v(45): truncated value with size 32 to match size of target (5)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682457 "|ClockDisplay|DayCounter:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DayCounter.v(48) " "Verilog HDL assignment warning at DayCounter.v(48): truncated value with size 32 to match size of target (6)" {  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682457 "|ClockDisplay|DayCounter:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MonthCounter MonthCounter:monthc " "Elaborating entity \"MonthCounter\" for hierarchy \"MonthCounter:monthc\"" {  } { { "ClockDisplay.v" "monthc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MonthCounter.v(20) " "Verilog HDL assignment warning at MonthCounter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/MonthCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682459 "|ClockDisplay|MonthCounter:monthc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YearCounter YearCounter:yc " "Elaborating entity \"YearCounter\" for hierarchy \"YearCounter:yc\"" {  } { { "ClockDisplay.v" "yc" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 YearCounter.v(19) " "Verilog HDL assignment warning at YearCounter.v(19): truncated value with size 32 to match size of target (7)" {  } { { "YearCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/YearCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711707682461 "|ClockDisplay|YearCounter:yc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDisplay LEDDisplay:hex_0 " "Elaborating entity \"LEDDisplay\" for hierarchy \"LEDDisplay:hex_0\"" {  } { { "ClockDisplay.v" "hex_0" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707682462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711707682981 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/MonthCounter.v" 16 -1 0 } } { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/MinuteCounter.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711707682989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711707682989 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "last_SW0 last_SW0~_emulated last_SW0~1 " "Register \"last_SW0\" is converted into an equivalent circuit using register \"last_SW0~_emulated\" and latch \"last_SW0~1\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711707682989 "|ClockDisplay|last_SW0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1711707682989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711707683370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/output_files/SMART_WATCH.map.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/output_files/SMART_WATCH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707683897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711707684057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711707684057 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_day " "No output dependent on input pin \"reset_day\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711707684141 "|ClockDisplay|reset_day"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_month " "No output dependent on input pin \"reset_month\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711707684141 "|ClockDisplay|reset_month"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711707684141 "|ClockDisplay|key2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711707684141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "347 " "Implemented 347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711707684141 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711707684141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711707684141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711707684141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711707684169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 17:21:24 2024 " "Processing ended: Fri Mar 29 17:21:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711707684169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711707684169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711707684169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711707684169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711707686352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711707686353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 17:21:25 2024 " "Processing started: Fri Mar 29 17:21:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711707686353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711707686353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711707686353 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711707686475 ""}
{ "Info" "0" "" "Project  = SMART_WATCH" {  } {  } 0 0 "Project  = SMART_WATCH" 0 0 "Fitter" 0 0 1711707686476 ""}
{ "Info" "0" "" "Revision = SMART_WATCH" {  } {  } 0 0 "Revision = SMART_WATCH" 0 0 "Fitter" 0 0 1711707686476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711707686527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711707686527 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SMART_WATCH EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SMART_WATCH\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711707686537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711707686582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711707686582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711707686922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711707686927 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711707687033 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711707687033 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711707687035 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711707687035 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711707687035 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711707687035 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711707687035 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711707687035 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711707687036 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 49 " "No exact pin location assignment(s) for 2 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711707687608 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711707687805 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SMART_WATCH.sdc " "Synopsys Design Constraints File file not found: 'SMART_WATCH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711707687806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711707687806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711707687810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711707687811 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711707687811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711707687836 ""}  } { { "ClockDisplay.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/ClockDisplay.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711707687836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HourCounter:hc\|one_day  " "Automatically promoted node HourCounter:hc\|one_day " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711707687836 ""}  } { { "HourCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/HourCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711707687836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MinuteCounter:mc\|one_hour  " "Automatically promoted node MinuteCounter:mc\|one_hour " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711707687836 ""}  } { { "MinuteCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/MinuteCounter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711707687836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MonthCounter:monthc\|one_year  " "Automatically promoted node MonthCounter:monthc\|one_year " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711707687836 ""}  } { { "MonthCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/MonthCounter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711707687836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "one_hz_clock:OHC\|one_hz  " "Automatically promoted node one_hz_clock:OHC\|one_hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711707687836 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "one_hz_clock:OHC\|one_hz~0 " "Destination node one_hz_clock:OHC\|one_hz~0" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/one_hz_clock.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711707687836 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711707687836 ""}  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/one_hz_clock.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711707687836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SecondCounter:sc\|one_min  " "Automatically promoted node SecondCounter:sc\|one_min " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711707687836 ""}  } { { "SecondCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/SecondCounter.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711707687836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DayCounter:dc\|one_month  " "Automatically promoted node DayCounter:dc\|one_month " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711707687836 ""}  } { { "DayCounter.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/DayCounter.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711707687836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711707688055 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711707688055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711707688055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711707688056 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711707688056 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711707688057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711707688057 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711707688057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711707688086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711707688087 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711707688087 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1711707688092 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1711707688092 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711707688092 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711707688093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711707688093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711707688093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 52 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711707688093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711707688093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711707688093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711707688093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711707688093 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1711707688093 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711707688093 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW1 " "Node \"SW1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711707688160 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1711707688160 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711707688160 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711707688165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711707690489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711707690745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711707690793 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711707699174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711707699174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711707700515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711707703588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711707703588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711707704900 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711707704900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711707704903 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711707705010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711707705024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711707705219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711707705219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711707705383 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711707705951 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711707706168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/output_files/SMART_WATCH.fit.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/LAB3_test/output_files/SMART_WATCH.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711707706425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6319 " "Peak virtual memory: 6319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711707706711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 17:21:46 2024 " "Processing ended: Fri Mar 29 17:21:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711707706711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711707706711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711707706711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711707706711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711707708700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711707708700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 17:21:47 2024 " "Processing started: Fri Mar 29 17:21:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711707708700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711707708700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SMART_WATCH -c SMART_WATCH " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711707708700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711707708993 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711707710971 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711707711057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711707711662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 17:21:51 2024 " "Processing ended: Fri Mar 29 17:21:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711707711662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711707711662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711707711662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711707711662 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711707712300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711707713844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711707713845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 17:21:52 2024 " "Processing started: Fri Mar 29 17:21:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711707713845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711707713845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SMART_WATCH -c SMART_WATCH " "Command: quartus_sta SMART_WATCH -c SMART_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711707713845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711707713978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711707714124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711707714124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707714167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707714167 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711707714518 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SMART_WATCH.sdc " "Synopsys Design Constraints File file not found: 'SMART_WATCH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711707714539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707714539 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711707714541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MonthCounter:monthc\|one_year MonthCounter:monthc\|one_year " "create_clock -period 1.000 -name MonthCounter:monthc\|one_year MonthCounter:monthc\|one_year" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711707714541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DayCounter:dc\|one_month DayCounter:dc\|one_month " "create_clock -period 1.000 -name DayCounter:dc\|one_month DayCounter:dc\|one_month" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711707714541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HourCounter:hc\|one_day HourCounter:hc\|one_day " "create_clock -period 1.000 -name HourCounter:hc\|one_day HourCounter:hc\|one_day" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711707714541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MinuteCounter:mc\|one_hour MinuteCounter:mc\|one_hour " "create_clock -period 1.000 -name MinuteCounter:mc\|one_hour MinuteCounter:mc\|one_hour" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711707714541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SecondCounter:sc\|one_min SecondCounter:sc\|one_min " "create_clock -period 1.000 -name SecondCounter:sc\|one_min SecondCounter:sc\|one_min" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711707714541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name one_hz_clock:OHC\|one_hz one_hz_clock:OHC\|one_hz " "create_clock -period 1.000 -name one_hz_clock:OHC\|one_hz one_hz_clock:OHC\|one_hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711707714541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711707714541 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711707714541 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711707714544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711707714545 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711707714546 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711707714555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711707714578 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711707714578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.538 " "Worst-case setup slack is -4.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.538            -119.580 clk  " "   -4.538            -119.580 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560             -29.116 HourCounter:hc\|one_day  " "   -2.560             -29.116 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508              -7.741 one_hz_clock:OHC\|one_hz  " "   -1.508              -7.741 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.502              -7.681 SecondCounter:sc\|one_min  " "   -1.502              -7.681 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.494              -5.974 MinuteCounter:mc\|one_hour  " "   -1.494              -5.974 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143              -7.848 MonthCounter:monthc\|one_year  " "   -1.143              -7.848 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388              -0.887 DayCounter:dc\|one_month  " "   -0.388              -0.887 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707714582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 DayCounter:dc\|one_month  " "    0.402               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 MinuteCounter:mc\|one_hour  " "    0.402               0.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 HourCounter:hc\|one_day  " "    0.403               0.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 MonthCounter:monthc\|one_year  " "    0.407               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 one_hz_clock:OHC\|one_hz  " "    0.606               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 SecondCounter:sc\|one_min  " "    0.671               0.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707714589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.197 " "Worst-case recovery slack is -1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197              -8.085 one_hz_clock:OHC\|one_hz  " "   -1.197              -8.085 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597             -17.684 clk  " "   -0.597             -17.684 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -3.792 MinuteCounter:mc\|one_hour  " "   -0.474              -3.792 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -5.226 HourCounter:hc\|one_day  " "   -0.441              -5.226 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -2.687 MonthCounter:monthc\|one_year  " "   -0.399              -2.687 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -1.930 DayCounter:dc\|one_month  " "   -0.386              -1.930 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -1.999 SecondCounter:sc\|one_min  " "   -0.288              -1.999 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707714596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.040 " "Worst-case removal slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 MonthCounter:monthc\|one_year  " "    0.040               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 SecondCounter:sc\|one_min  " "    0.200               0.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 DayCounter:dc\|one_month  " "    0.321               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 HourCounter:hc\|one_day  " "    0.358               0.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 MinuteCounter:mc\|one_hour  " "    0.407               0.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 clk  " "    0.513               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 one_hz_clock:OHC\|one_hz  " "    1.013               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707714602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.390 clk  " "   -3.000             -72.390 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 HourCounter:hc\|one_day  " "   -1.285             -15.420 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 MinuteCounter:mc\|one_hour  " "   -1.285             -10.280 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 MonthCounter:monthc\|one_year  " "   -1.285             -10.280 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 SecondCounter:sc\|one_min  " "   -1.285              -8.995 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 one_hz_clock:OHC\|one_hz  " "   -1.285              -8.995 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 DayCounter:dc\|one_month  " "   -1.285              -6.425 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707714607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707714607 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711707714820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711707714838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711707715044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711707715084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711707715095 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711707715095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.082 " "Worst-case setup slack is -4.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.082            -103.817 clk  " "   -4.082            -103.817 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253             -25.423 HourCounter:hc\|one_day  " "   -2.253             -25.423 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243              -6.264 SecondCounter:sc\|one_min  " "   -1.243              -6.264 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235              -6.268 one_hz_clock:OHC\|one_hz  " "   -1.235              -6.268 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227              -4.809 MinuteCounter:mc\|one_hour  " "   -1.227              -4.809 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942              -6.388 MonthCounter:monthc\|one_year  " "   -0.942              -6.388 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -0.487 DayCounter:dc\|one_month  " "   -0.245              -0.487 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 DayCounter:dc\|one_month  " "    0.354               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 HourCounter:hc\|one_day  " "    0.354               0.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 MinuteCounter:mc\|one_hour  " "    0.354               0.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 MonthCounter:monthc\|one_year  " "    0.365               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 one_hz_clock:OHC\|one_hz  " "    0.548               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 SecondCounter:sc\|one_min  " "    0.620               0.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.962 " "Worst-case recovery slack is -0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.962              -6.476 one_hz_clock:OHC\|one_hz  " "   -0.962              -6.476 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485             -14.300 clk  " "   -0.485             -14.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -3.112 MinuteCounter:mc\|one_hour  " "   -0.389              -3.112 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -4.164 HourCounter:hc\|one_day  " "   -0.347              -4.164 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -2.221 MonthCounter:monthc\|one_year  " "   -0.333              -2.221 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -1.570 DayCounter:dc\|one_month  " "   -0.314              -1.570 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -1.610 SecondCounter:sc\|one_min  " "   -0.232              -1.610 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.169 " "Worst-case removal slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 MonthCounter:monthc\|one_year  " "    0.169               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 SecondCounter:sc\|one_min  " "    0.298               0.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 DayCounter:dc\|one_month  " "    0.417               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 HourCounter:hc\|one_day  " "    0.448               0.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 MinuteCounter:mc\|one_hour  " "    0.493               0.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 clk  " "    0.561               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 one_hz_clock:OHC\|one_hz  " "    1.059               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.390 clk  " "   -3.000             -72.390 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 HourCounter:hc\|one_day  " "   -1.285             -15.420 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 MinuteCounter:mc\|one_hour  " "   -1.285             -10.280 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 MonthCounter:monthc\|one_year  " "   -1.285             -10.280 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 SecondCounter:sc\|one_min  " "   -1.285              -8.995 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 one_hz_clock:OHC\|one_hz  " "   -1.285              -8.995 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 DayCounter:dc\|one_month  " "   -1.285              -6.425 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715128 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711707715411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711707715500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711707715503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711707715503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.732 " "Worst-case setup slack is -1.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732             -33.839 clk  " "   -1.732             -33.839 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700              -7.787 HourCounter:hc\|one_day  " "   -0.700              -7.787 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.738 SecondCounter:sc\|one_min  " "   -0.235              -0.738 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -0.724 one_hz_clock:OHC\|one_hz  " "   -0.229              -0.724 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -0.287 MinuteCounter:mc\|one_hour  " "   -0.212              -0.287 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.146 MonthCounter:monthc\|one_year  " "   -0.038              -0.146 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 DayCounter:dc\|one_month  " "    0.310               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 DayCounter:dc\|one_month  " "    0.180               0.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 HourCounter:hc\|one_day  " "    0.181               0.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 MinuteCounter:mc\|one_hour  " "    0.181               0.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 MonthCounter:monthc\|one_year  " "    0.188               0.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 one_hz_clock:OHC\|one_hz  " "    0.280               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 SecondCounter:sc\|one_min  " "    0.310               0.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.835 " "Worst-case recovery slack is -0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835              -5.731 one_hz_clock:OHC\|one_hz  " "   -0.835              -5.731 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396             -12.015 clk  " "   -0.396             -12.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -4.086 HourCounter:hc\|one_day  " "   -0.351              -4.086 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.338              -2.704 MinuteCounter:mc\|one_hour  " "   -0.338              -2.704 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -1.520 DayCounter:dc\|one_month  " "   -0.304              -1.520 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -1.853 MonthCounter:monthc\|one_year  " "   -0.265              -1.853 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240              -1.669 SecondCounter:sc\|one_min  " "   -0.240              -1.669 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.176 " "Worst-case removal slack is -0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -0.535 MonthCounter:monthc\|one_year  " "   -0.176              -0.535 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.523 SecondCounter:sc\|one_min  " "   -0.085              -0.523 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.276 HourCounter:hc\|one_day  " "   -0.035              -0.276 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.130 DayCounter:dc\|one_month  " "   -0.026              -0.130 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.048 MinuteCounter:mc\|one_hour  " "   -0.006              -0.048 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 clk  " "    0.054               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 one_hz_clock:OHC\|one_hz  " "    0.247               0.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.379 clk  " "   -3.000             -60.379 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 HourCounter:hc\|one_day  " "   -1.000             -12.000 HourCounter:hc\|one_day " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 MinuteCounter:mc\|one_hour  " "   -1.000              -8.000 MinuteCounter:mc\|one_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 MonthCounter:monthc\|one_year  " "   -1.000              -8.000 MonthCounter:monthc\|one_year " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 SecondCounter:sc\|one_min  " "   -1.000              -7.000 SecondCounter:sc\|one_min " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 one_hz_clock:OHC\|one_hz  " "   -1.000              -7.000 one_hz_clock:OHC\|one_hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DayCounter:dc\|one_month  " "   -1.000              -5.000 DayCounter:dc\|one_month " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711707715555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711707715555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711707716305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711707716306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711707716445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 17:21:56 2024 " "Processing ended: Fri Mar 29 17:21:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711707716445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711707716445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711707716445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711707716445 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711707717213 ""}
