INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/allgates_8x1mux/allgates_8x1mux.srcs/sources_1/new/allgates_8x1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allgates_8x1mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/allgates_8x1mux/allgates_8x1mux.srcs/sources_1/new/mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/allgates_8x1mux/allgates_8x1mux.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/allgates_8x1mux/allgates_8x1mux.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
