/*
 * Copyright 2006-2013, Haiku, Inc. All Rights Reserved.
 * Copyright 2026, Kevin Adams <kevinadams05@gmail.com>. All Rights Reserved.
 * Distributed under the terms of the MIT License.
 *
 * Support for i915 chipset and up based on the X driver,
 * Copyright 2006-2007 Intel Corporation.
 *
 * Authors:
 *		Axel Dörfler, axeld@pinc-software.de
 *		Alexander von Gluck, kallisti5@unixzen.com
 *		Kevin Adams <kevinadams05@gmail.com>
 */


#include "mode.h"

#include <create_display_modes.h>
#include <stdio.h>
#include <string.h>
#include <math.h>

#include "accelerant.h"
#include "accelerant_protos.h"
#include "bandwidth.h"
#include "bios.h"
#include "connector.h"
#include "display.h"
#include "displayport.h"
#include "encoder.h"
#include "hdmi.h"
#include "pll.h"
#include "utility.h"


#define TRACE_MODE
#ifdef TRACE_MODE
extern "C" void _sPrintf(const char* format, ...);
#	define TRACE(x...) _sPrintf("radeon_hd: " x)
#else
#	define TRACE(x...) ;
#endif

#define ERROR(x...) _sPrintf("radeon_hd: " x)


status_t
create_mode_list(void)
{
	// TODO: multi-monitor?  for now we use VESA and not gDisplay edid
	uint8 crtcID = 0;

	const color_space kRadeonHDSpaces[] = {B_RGB32_LITTLE, B_RGB24_LITTLE,
		B_RGB16_LITTLE, B_RGB15_LITTLE, B_CMAP8};

	gInfo->mode_list_area = create_display_modes("radeon HD modes",
		&gDisplay[crtcID]->edidData, NULL, 0, kRadeonHDSpaces,
		B_COUNT_OF(kRadeonHDSpaces), is_mode_supported, &gInfo->mode_list,
		&gInfo->shared_info->mode_count);
	if (gInfo->mode_list_area < B_OK)
		return gInfo->mode_list_area;

	gInfo->shared_info->mode_list_area = gInfo->mode_list_area;

	return B_OK;
}


//	#pragma mark -


uint32
radeon_accelerant_mode_count(void)
{
	TRACE("%s\n", __func__);
	// TODO: multi-monitor?  we need crtcid here

	return gInfo->shared_info->mode_count;
}


status_t
radeon_get_mode_list(display_mode* modeList)
{
	TRACE("%s\n", __func__);
	// TODO: multi-monitor?  we need crtcid here
	memcpy(modeList, gInfo->mode_list,
		gInfo->shared_info->mode_count * sizeof(display_mode));
	return B_OK;
}


status_t
radeon_get_preferred_mode(display_mode* preferredMode)
{
	TRACE("%s\n", __func__);
	// TODO: multi-monitor?  we need crtcid here

	uint8_t crtc = 0;

	if (gDisplay[crtc]->preferredMode.virtual_width > 0
		&& gDisplay[crtc]->preferredMode.virtual_height > 0) {
		TRACE("%s: preferred mode was found for display %" B_PRIu8 "\n",
			__func__, crtc);
		memcpy(preferredMode, &gDisplay[crtc]->preferredMode,
			sizeof(gDisplay[crtc]->preferredMode));
		return B_OK;
	}

	return B_ERROR;
}


status_t
radeon_get_edid_info(void* info, size_t size, uint32* edid_version)
{
	// TODO: multi-monitor?  for now we use display 0
	uint8 crtcID = 0;

	TRACE("%s\n", __func__);
	if (!gInfo->shared_info->has_edid)
		return B_ERROR;
	if (size < sizeof(struct edid1_info))
		return B_BUFFER_OVERFLOW;

	//memcpy(info, &gInfo->shared_info->edid_info, sizeof(struct edid1_info));
		// VESA
	memcpy(info, &gDisplay[crtcID]->edidData, sizeof(struct edid1_info));
		// Display 0

	*edid_version = EDID_VERSION_1;

	return B_OK;
}


uint32
radeon_dpms_capabilities(void)
{
	// These should be pretty universally supported on Radeon HD cards
	return B_DPMS_ON | B_DPMS_STAND_BY | B_DPMS_SUSPEND | B_DPMS_OFF;
}


uint32
radeon_dpms_mode(void)
{
	// TODO: this really isn't a good long-term solution
	// we may need to look at the encoder dpms scratch registers
	return gInfo->dpms_mode;
}


void
radeon_dpms_set(uint8 id, int mode)
{
	if (mode == B_DPMS_ON) {
		display_crtc_dpms(id, mode);
		encoder_dpms_set(id, mode);
	} else {
		encoder_dpms_set(id, mode);
		display_crtc_dpms(id, mode);
	}
	gInfo->dpms_mode = mode;
}


void
radeon_dpms_set_hook(int mode)
{
	// TODO: multi-monitor?

	uint8 crtcID = 0;

	if (gDisplay[crtcID]->attached)
		radeon_dpms_set(crtcID, mode);
}


status_t
radeon_set_display_mode(display_mode* mode)
{
	// TODO: multi-monitor? For now we set the mode on
	// the first display found.

	TRACE("%s\n", __func__);
	TRACE("  mode->space: %#" B_PRIx32 "\n", mode->space);
	TRACE("  mode->virtual_width: %" B_PRIu16 "\n", mode->virtual_width);
	TRACE("  mode->virtual_height: %" B_PRIu16 "\n", mode->virtual_height);
	TRACE("  mode->h_display_start: %" B_PRIu16 "\n", mode->h_display_start);
	TRACE("  mode->v_display_start: %" B_PRIu16 "\n", mode->v_display_start);
	TRACE("  mode->flags: %#" B_PRIx32 "\n", mode->flags);

	uint8 crtcID = 0;

	if (gDisplay[crtcID]->attached == false)
		return B_ERROR;

	// Re-validate the requested mode. is_mode_supported() filters the
	// offered mode list, but app_server can also restore a previously-
	// saved mode that's no longer in the list (e.g. after a driver
	// update tightens the caps). Reject those here so persisted user
	// preferences can't bypass the per-chip pixel-clock caps.
	if (!is_mode_supported(mode))
		return B_BAD_VALUE;

	// Copy this display mode into the "current mode" for the display
	memcpy(&gDisplay[crtcID]->currentMode, mode, sizeof(display_mode));

	uint32 connectorIndex = gDisplay[crtcID]->connectorIndex;

	// Determine DP lanes if DP
	if (connector_is_dp(connectorIndex)) {
		dp_info *dpInfo = &gConnector[connectorIndex]->dpInfo;
		dpInfo->laneCount = dp_get_lane_count(connectorIndex, mode);
		dpInfo->linkRate = dp_get_link_rate(connectorIndex, mode);
	}

	// *** crtc and encoder prep
	encoder_output_lock(true);
	display_crtc_lock(crtcID, ATOM_ENABLE);
	radeon_dpms_set(crtcID, B_DPMS_OFF);

	// *** Set up encoder -> crtc routing
	encoder_assign_crtc(crtcID);

	// *** CRT controler mode set
	// Set up PLL for connector
	pll_pick(connectorIndex);
	pll_info* pll = &gConnector[connectorIndex]->encoder.pll;
	TRACE("%s: pll %d selected for connector %" B_PRIu32 "\n", __func__,
		pll->id, connectorIndex);
	pll_set(mode, crtcID);

	display_crtc_set_dtd(crtcID, mode);

	display_crtc_fb_set(crtcID, mode);
	// atombios_overscan_setup
	display_crtc_scale(crtcID, mode);

	// *** encoder mode set
	encoder_mode_set(crtcID);

	// *** encoder and CRT controller commit
	radeon_dpms_set(crtcID, B_DPMS_ON);
	display_crtc_lock(crtcID, ATOM_DISABLE);
	encoder_output_lock(false);

	// Phase A instrumentation (magenta-stripe investigation): program the
	// AVI infoframe with read-back logging while the encoder itself stays
	// in DVI mode (display_get_encoder_mode still returns
	// ATOM_ENCODER_MODE_DVI for HDMIA — the Phase 1.5 workaround), so the
	// desktop stays clean. The read-back here, compared against the one
	// at the end of this function, answers investigation suspect #1: do
	// our HDMI-block writes stick, or does a later AtomBIOS call clobber
	// them? Flipping the encoder back to ATOM_ENCODER_MODE_HDMI is the
	// follow-up once the writes are confirmed to stick.
	if (gConnector[connectorIndex]->type == VIDEO_CONNECTOR_HDMIA) {
		hdmi_avi_infoframe_program(crtcID);
		hdmi_registers_dump(crtcID, "right after infoframe program");
	}

	#ifdef TRACE_MODE
	// for debugging
	debug_dp_info();

	TRACE("D1CRTC_STATUS        Value: 0x%X\n",
		Read32(CRT, AVIVO_D1CRTC_STATUS));
	TRACE("D2CRTC_STATUS        Value: 0x%X\n",
		Read32(CRT, AVIVO_D2CRTC_STATUS));
	TRACE("D1CRTC_CONTROL       Value: 0x%X\n",
		Read32(CRT, AVIVO_D1CRTC_CONTROL));
	TRACE("D2CRTC_CONTROL       Value: 0x%X\n",
		Read32(CRT, AVIVO_D2CRTC_CONTROL));
	TRACE("D1GRPH_ENABLE        Value: 0x%X\n",
		Read32(CRT, AVIVO_D1GRPH_ENABLE));
	TRACE("D2GRPH_ENABLE        Value: 0x%X\n",
		Read32(CRT, AVIVO_D2GRPH_ENABLE));
	TRACE("D1SCL_ENABLE         Value: 0x%X\n",
		Read32(CRT, AVIVO_D1SCL_SCALER_ENABLE));
	TRACE("D2SCL_ENABLE         Value: 0x%X\n",
		Read32(CRT, AVIVO_D2SCL_SCALER_ENABLE));
	TRACE("D1CRTC_BLANK_CONTROL Value: 0x%X\n",
		Read32(CRT, AVIVO_D1CRTC_BLANK_CONTROL));
	TRACE("D2CRTC_BLANK_CONTROL Value: 0x%X\n",
		Read32(CRT, AVIVO_D1CRTC_BLANK_CONTROL));
	#endif

	// Phase A instrumentation, second sample: if these values differ
	// from the "right after infoframe program" dump above, something in
	// the remaining mode-set path (AtomBIOS DPMS / lock release)
	// reprogrammed the HDMI block behind our back.
	if (gConnector[connectorIndex]->type == VIDEO_CONNECTOR_HDMIA) {
		hdmi_registers_dump(crtcID, "end of mode set");
		hdmi_block_dump(crtcID);
	}

	// Scanout bandwidth arbitration. Must run after the CRTC and encoder
	// are programmed, because it derives the watermarks from the mode that
	// was actually applied. The before/after dumps bracket it so a syslog
	// alone shows both what the VBIOS left and what we wrote.
	bandwidth_registers_dump("before bandwidth update");
	bandwidth_update();
	bandwidth_registers_dump("after bandwidth update");

	return B_OK;
}


status_t
radeon_get_display_mode(display_mode* _currentMode)
{
	TRACE("%s\n", __func__);

	*_currentMode = gInfo->shared_info->current_mode;
	//*_currentMode = gDisplay[X]->currentMode;
	return B_OK;
}


status_t
radeon_get_frame_buffer_config(frame_buffer_config* config)
{
	TRACE("%s\n", __func__);

	config->frame_buffer = gInfo->shared_info->frame_buffer;
	config->frame_buffer_dma = (uint8*)gInfo->shared_info->frame_buffer_phys;

	config->bytes_per_row = gInfo->shared_info->bytes_per_row;

	TRACE("  config->frame_buffer: %#" B_PRIxADDR "\n",
		(phys_addr_t)config->frame_buffer);
	TRACE("  config->frame_buffer_dma: %#" B_PRIxADDR "\n",
		(phys_addr_t)config->frame_buffer_dma);
	TRACE("  config->bytes_per_row: %" B_PRIu32 "\n", config->bytes_per_row);

	return B_OK;
}


status_t
radeon_get_pixel_clock_limits(display_mode* mode, uint32* _low, uint32* _high)
{
	TRACE("%s\n", __func__);

	if (_low != NULL) {
		// lower limit of about 48Hz vertical refresh
		uint32 totalClocks = (uint32)mode->timing.h_total
			* (uint32)mode->timing.v_total;
		uint32 low = (totalClocks * 48L) / 1000L;

		if (low < PLL_MIN_DEFAULT)
			low = PLL_MIN_DEFAULT;
		else if (low > PLL_MAX_DEFAULT)
			return B_ERROR;

		*_low = low;
	}

	if (_high != NULL)
		*_high = PLL_MAX_DEFAULT;

	//*_low = 48L;
	//*_high = 100 * 1000000L;
	return B_OK;
}


bool
is_mode_supported(display_mode* mode)
{
	bool sane = true;

	// Validate modeline is within a sane range
	if (is_mode_sane(mode) != B_OK)
		sane = false;

	// Reject 1:1 (square) synthesized modes. These come out of Haiku's
	// shared accelerant helper create_display_modes() when an EDID
	// Standard Timing Identifier's aspect-ratio bits decode to "unknown"
	// and the parser falls through to width-equals-height. No real
	// consumer monitor advertises native 1280x1280 / 1440x1440 /
	// 1680x1680 timings; offering them in the candidate list just lets
	// the default-mode picker pick a square mode on a 16:9 panel by
	// pure pixel-count tiebreak.
	if (mode->virtual_width == mode->virtual_height
		&& mode->virtual_width > 1024) {
		TRACE("%s: rejecting square synthesized mode %" B_PRIu32
			"x%" B_PRIu32 " (likely create_display_modes aspect-ratio "
			"fallthrough)\n", __func__, mode->virtual_width,
			mode->virtual_height);
		sane = false;
	}

	// TODO: is_mode_supported on *which* display?
	uint32 crtid = 0;

	// Validate pixel clock against connector type limits.
	// HDMI single-link TMDS maxes out at 165 MHz (pre-DCE6) or
	// 340 MHz (DCE6+ with HDMI 1.3+). DVI single-link has the same
	// 165 MHz limit; dual-link DVI supports up to 330 MHz.
	// Without this check, the driver may attempt pixel clocks the
	// hardware physically cannot produce (e.g. 533 MHz for 4K@60Hz
	// on a Cedar GPU over HDMI), causing a garbled display.
	uint32 connectorIndex = gDisplay[crtid]->connectorIndex;
	uint32 connectorType = gConnector[connectorIndex]->type;
	radeon_shared_info &info = *gInfo->shared_info;

	if (mode->timing.pixel_clock > 165000) {
		switch (connectorType) {
			case VIDEO_CONNECTOR_HDMIA:
				if (info.chipsetID >= RADEON_CAPEVERDE) {
					// DCE6+: HDMI 1.3+ supports up to 340 MHz single-link
					if (mode->timing.pixel_clock > 340000)
						sane = false;
				} else {
					// Pre-DCE6: HDMI limited to 165 MHz single-link TMDS
					sane = false;
				}
				break;
			case VIDEO_CONNECTOR_DVID:
			case VIDEO_CONNECTOR_DVII:
				// Single-link DVI: 165 MHz max. Only dual-link DVI
				// connectors can exceed this, and Haiku doesn't currently
				// distinguish single vs dual-link in connector enumeration.
				sane = false;
				break;
			case VIDEO_CONNECTOR_HDMIB:
				// HDMI-B is electrically dual-link DVI, up to 340 MHz
				if (mode->timing.pixel_clock > 340000)
					sane = false;
				break;
			default:
				break;
		}
	}

	// Per-chip memory-bandwidth caps for linear scanout.
	//
	// Haiku writes pixels into the framebuffer through the PCI BAR as a
	// linear surface and programs the chip with ARRAY_MODE_LINEAR_ALIGNED
	// (see Phase 3.2 / display_crtc_fb_set). On lower-end Northern Islands
	// silicon the memory bus is too narrow to sustain the read bandwidth
	// linear scanout needs at high pixel clocks. Symptoms above the cap
	// range from minor edge jitter (4K@30Hz) to severe stride-aliased
	// corruption (4K@60Hz).
	//
	// Linux's radeon driver works around this by using tiled scanout
	// (ARRAY_MODE = 2D_TILED_THIN1), which has dramatically better
	// memory-access locality. Tiled scanout requires app_server to write
	// pixels in tile order or use a translation layer — that change lives
	// outside the radeon_hd driver and is therefore out of scope for this
	// fork (which is distributed as a standalone .hpkg overlay).
	//
	// Caps are per-chip and empirical — picked as the highest pixel clock
	// validated as clean on real hardware:
	//
	//   Caicos (64-bit bus)   165 MHz   tops out around 1080p@75Hz
	//   Turks  (128-bit bus)  250 MHz   tops out around 1680x1680@60Hz
	//                                   (verified clean at 240261 kHz;
	//                                   cap set with 5 MHz headroom)
	//   Barts  (256-bit bus)  340 MHz   matches HDMI 1.4a native ceiling;
	//                                   4K@60Hz (533 MHz on DP) confirmed
	//                                   stride-aliased on HD 6850. Cap can
	//                                   move up once intermediate modes
	//                                   (4K@30, 1440p@60, 1080p@144) are
	//                                   tested empirically.
	//
	// Cayman (256-bit bus, same DCE 5 generation as Barts) shares this
	// scanout architecture but is left uncapped pending HW testing.
	//
	// Anything above these is rejected before it reaches the PLL/encoder
	// programming path. See Phase 4 in the RadeonHD technical
	// documentation for the full investigation.
	uint32 capKHz = 0;
	const char* capChipName = NULL;
	if (info.chipsetID == RADEON_CAICOS) {
		capKHz = 165000;
		capChipName = "Caicos";
	} else if (info.chipsetID == RADEON_TURKS) {
		capKHz = 250000;
		capChipName = "Turks";
	} else if (info.chipsetID == RADEON_BARTS) {
		capKHz = 340000;
		capChipName = "Barts";
	}
	if (capKHz != 0 && mode->timing.pixel_clock > capKHz) {
		TRACE("%s: rejecting %" B_PRIu32 "x%" B_PRIu32 " on %s "
			"(pixel clock %" B_PRIu32 " kHz exceeds %" B_PRIu32
			" MHz linear-scanout cap)\n", __func__,
			mode->virtual_width, mode->virtual_height, capChipName,
			mode->timing.pixel_clock, capKHz / 1000);
		sane = false;
	}

	// if we have edid info, check frequency adginst crt reported valid ranges
	if (gInfo->shared_info->has_edid
		&& gDisplay[crtid]->foundRanges) {

		// All four range fields are uint32. Phrasing the lower bound as
		// `freq < min - 1` underflows to 0xFFFFFFFF when min == 0 and
		// rejects every mode. Use `freq + 1 < min` to keep the same
		// ±1 unit tolerance without underflowing.

		// validate horizontal frequency range
		uint32 hfreq = mode->timing.pixel_clock / mode->timing.h_total;
		if (hfreq > gDisplay[crtid]->hfreqMax + 1
			|| hfreq + 1 < gDisplay[crtid]->hfreqMin) {
			TRACE("%s: hfreq %" B_PRIu32 " outside EDID range [%" B_PRIu32
				", %" B_PRIu32 "]\n", __func__, hfreq,
				gDisplay[crtid]->hfreqMin, gDisplay[crtid]->hfreqMax);
			sane = false;
		}

		// validate vertical frequency range
		uint32 vfreq = mode->timing.pixel_clock / ((mode->timing.v_total
			* mode->timing.h_total) / 1000);
		if (vfreq > gDisplay[crtid]->vfreqMax + 1
			|| vfreq + 1 < gDisplay[crtid]->vfreqMin) {
			TRACE("%s: vfreq %" B_PRIu32 " outside EDID range [%" B_PRIu32
				", %" B_PRIu32 "]\n", __func__, vfreq,
				gDisplay[crtid]->vfreqMin, gDisplay[crtid]->vfreqMax);
			sane = false;
		}
	}

	TRACE("MODE: %d ; %d %d %d %d ; %d %d %d %d is %s\n",
		mode->timing.pixel_clock, mode->timing.h_display,
		mode->timing.h_sync_start, mode->timing.h_sync_end,
		mode->timing.h_total, mode->timing.v_display,
		mode->timing.v_sync_start, mode->timing.v_sync_end,
		mode->timing.v_total,
		sane ? "OK." : "BAD, out of range!");

	return sane;
}


/*
 * A quick sanity check of the provided display_mode
 */
status_t
is_mode_sane(display_mode* mode)
{
	// horizontal timing
	// validate h_sync_start is less then h_sync_end
	if (mode->timing.h_sync_start > mode->timing.h_sync_end) {
		TRACE("%s: ERROR: (%dx%d) "
			"received h_sync_start greater then h_sync_end!\n",
			__func__, mode->timing.h_display, mode->timing.v_display);
		return B_ERROR;
	}
	// validate h_total is greater then h_display
	if (mode->timing.h_total < mode->timing.h_display) {
		TRACE("%s: ERROR: (%dx%d) "
			"received h_total greater then h_display!\n",
			__func__, mode->timing.h_display, mode->timing.v_display);
		return B_ERROR;
	}

	// vertical timing
	// validate v_start is less then v_end
	if (mode->timing.v_sync_start > mode->timing.v_sync_end) {
		TRACE("%s: ERROR: (%dx%d) "
			"received v_sync_start greater then v_sync_end!\n",
			__func__, mode->timing.h_display, mode->timing.v_display);
		return B_ERROR;
	}
	// validate v_total is greater then v_display
	if (mode->timing.v_total < mode->timing.v_display) {
		TRACE("%s: ERROR: (%dx%d) "
			"received v_total greater then v_display!\n",
			__func__, mode->timing.h_display, mode->timing.v_display);
		return B_ERROR;
	}

	// calculate refresh rate for given timings to whole int (in Hz)
	int refresh = mode->timing.pixel_clock * 1000
		/ (mode->timing.h_total * mode->timing.v_total);

	if (refresh < 30 || refresh > 250) {
		TRACE("%s: ERROR: (%dx%d) "
			"refresh rate of %dHz is unlikely for any kind of monitor!\n",
			__func__, mode->timing.h_display, mode->timing.v_display, refresh);
		return B_ERROR;
	}

	return B_OK;
}


uint32
get_mode_bpp(display_mode* mode)
{
	// Get bitsPerPixel for given mode

	switch (mode->space) {
		case B_CMAP8:
			return 8;
		case B_RGB15_LITTLE:
			return 15;
		case B_RGB16_LITTLE:
			return 16;
		case B_RGB24_LITTLE:
		case B_RGB32_LITTLE:
			return 32;
	}
	ERROR("%s: Unknown colorspace for mode, guessing 32 bits per pixel\n",
		__func__);
	return 32;
}


static uint32_t
radeon_get_backlight_register()
{
	// R600 and up is 0x172c else its 0x0018
	if (gInfo->shared_info->chipsetID >= RADEON_R600)
		return 0x172c;
	return 0x0018;
}


status_t
radeon_set_brightness(float brightness)
{
	TRACE("%s (%f)\n", __func__, brightness);

	if (brightness < 0 || brightness > 1)
		return B_BAD_VALUE;

	uint32_t backlightReg = radeon_get_backlight_register();
	uint8_t brightnessRaw = (uint8_t)ceilf(brightness * 255);
	uint32_t level = Read32(OUT, backlightReg);
	TRACE("brightness level = %lx\n", level);
	level &= ~ATOM_S2_CURRENT_BL_LEVEL_MASK;
	level |= (( brightnessRaw << ATOM_S2_CURRENT_BL_LEVEL_SHIFT )
					& ATOM_S2_CURRENT_BL_LEVEL_MASK);
	TRACE("new brightness level = %lx\n", level);

	Write32(OUT, backlightReg, level);

	//TODO crtcID = 0: see create_mode
	// TODO: multi-monitor?  for now we use VESA and not gDisplay edid
	uint8 crtcID = 0;
	//TODO : test if it is a LCD ?
	uint32 connectorIndex = gDisplay[crtcID]->connectorIndex;
	connector_info* connector = gConnector[connectorIndex];
	pll_info* pll = &connector->encoder.pll;

	transmitter_dig_setup(connectorIndex, pll->pixelClock,
		0, 0, ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL);
	transmitter_dig_setup(connectorIndex, pll->pixelClock,
		0, 0, ATOM_TRANSMITTER_ACTION_LCD_BLON);

	return B_OK;
}


status_t
radeon_get_brightness(float* brightness)
{
	TRACE("%s\n", __func__);

	if (brightness == NULL)
		return B_BAD_VALUE;

	uint32_t backlightReg = Read32(OUT, radeon_get_backlight_register());
	uint8_t brightnessRaw = ((backlightReg & ATOM_S2_CURRENT_BL_LEVEL_MASK) >>
			ATOM_S2_CURRENT_BL_LEVEL_SHIFT);
	*brightness = (float)brightnessRaw / 255;

	return B_OK;
}
