// Id := 100664326, Name := Z0.bit Z0.Logix.LogicOps::left(Z0.bit,Z0.bit)
// bit left(bit a, bit b)
// AggressiveInlining
bit left(bit a, bit b)
{
    IL_0000: ldarg.0
    IL_0001: ret
}
------------------------------------------------------------------------------------------------------------------------
