#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov  3 17:52:58 2024
# Process ID: 21089
# Current directory: /home/lohitaksh/FPGA_project/hyperbolic
# Command line: vivado
# Log file: /home/lohitaksh/FPGA_project/hyperbolic/vivado.log
# Journal file: /home/lohitaksh/FPGA_project/hyperbolic/vivado.jou
# Running On: GU603VV, OS: Linux, CPU Frequency: 1976.677 MHz, CPU Physical cores: 10, Host memory: 16403 MB
#-----------------------------------------------------------
start_gui
open_project /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.xpr
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference splitter splitter_1
startgroup
delete_bd_objs [get_bd_nets div_gen_1_m_axis_dout_tdata]
delete_bd_objs [get_bd_ports tanh]
endgroup
connect_bd_net [get_bd_pins splitter_1/mix] [get_bd_pins div_gen_1/m_axis_dout_tdata]
startgroup
make_bd_pins_external  [get_bd_pins splitter_1/sinh]
endgroup
set_property name tanh [get_bd_ports sinh_0]
save_bd_design
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.CONST_VAL {16384} [get_bd_cells xlconstant_2]
endgroup
save_bd_design
close_sim
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets splitter_1_sinh]
connect_bd_net [get_bd_ports tanh] [get_bd_pins splitter_1/cosh]
save_bd_design
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets xbip_multadd_0_PCOUT]
delete_bd_objs [get_bd_ports mac_cout]
save_bd_design
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
set_property enable_resource_estimation 1 [current_project]
close_sim
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
run 10 us
run 1 us
relaunch_sim
run 1 us
relaunch_sim
run 1 us
run 1 us
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets splitter_1_cosh]
connect_bd_net [get_bd_ports tanh] [get_bd_pins splitter_1/sinh]
save_bd_design
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {8.5 2726 10} [get_bd_cells div_gen_1]
close [ open /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v w ]
add_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference BitShift14 BitShift14_0
set_property location {8 2358 120} [get_bd_cells BitShift14_0]
delete_bd_objs [get_bd_cells BitShift14_0]
create_bd_cell -type module -reference BitShift14 BitShift14_0
startgroup
set_property -dict [list \
  CONFIG.dividend_and_quotient_width {30} \
  CONFIG.divisor_width {16} \
  CONFIG.fractional_width {16} \
  CONFIG.latency {34} \
] [get_bd_cells div_gen_1]
endgroup
delete_bd_objs [get_bd_nets TwoOneMux_1_out]
connect_bd_net [get_bd_pins BitShift14_0/in] [get_bd_pins TwoOneMux_1/val]
connect_bd_net [get_bd_pins BitShift14_0/shifted] [get_bd_pins div_gen_1/s_axis_dividend_tdata]
set_property location {8 2363 67} [get_bd_cells BitShift14_0]
set_property location {8 2357 58} [get_bd_cells BitShift14_0]
save_bd_design
close_sim
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets TwoOneMux_1_val] [get_bd_nets BitShift14_0_shifted] [get_bd_cells BitShift14_0]
create_bd_cell -type module -reference BitShift14 BitShift14_0
set_property location {8 2344 49} [get_bd_cells BitShift14_0]
connect_bd_net [get_bd_pins TwoOneMux_1/val] [get_bd_pins BitShift14_0/in]
connect_bd_net [get_bd_pins BitShift14_0/shifted] [get_bd_pins div_gen_1/s_axis_dividend_tdata]
save_bd_design
close_sim
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
delete_bd_objs [get_bd_nets TwoOneMux_1_val] [get_bd_nets BitShift14_0_shifted] [get_bd_cells BitShift14_0]
update_module_reference design_1_BitShift14_0_2
create_bd_cell -type module -reference BitShift14 BitShift14_0
set_property location {8 2377 62} [get_bd_cells BitShift14_0]
connect_bd_net [get_bd_pins TwoOneMux_1/val] [get_bd_pins BitShift14_0/unshifted]
connect_bd_net [get_bd_pins BitShift14_0/shifted] [get_bd_pins div_gen_1/s_axis_dividend_tdata]
save_bd_design
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.dividend_and_quotient_width.VALUE_SRC USER] [get_bd_cells div_gen_1]
set_property -dict [list \
  CONFIG.dividend_and_quotient_width {30} \
  CONFIG.divisor_width {16} \
  CONFIG.fractional_width {16} \
  CONFIG.latency {34} \
] [get_bd_cells div_gen_1]
endgroup
delete_bd_objs [get_bd_nets TwoOneMux_1_val] [get_bd_nets BitShift14_0_shifted] [get_bd_cells BitShift14_0]
create_bd_cell -type module -reference BitShift14 BitShift14_0
set_property location {8 2385 62} [get_bd_cells BitShift14_0]
connect_bd_net [get_bd_pins TwoOneMux_1/val] [get_bd_pins BitShift14_0/unshifted]
delete_bd_objs [get_bd_nets TwoOneMux_1_val] [get_bd_cells BitShift14_0]
create_bd_cell -type module -reference BitShift14 BitShift14_0
delete_bd_objs [get_bd_cells BitShift14_0]
save_bd_design
create_bd_cell -type module -reference BitShift14 BitShift14_0
delete_bd_objs [get_bd_cells BitShift14_0]
reset_project
save_bd_design
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference BitShift14 BitShift14_0
set_property location {8 2374 57} [get_bd_cells BitShift14_0]
connect_bd_net [get_bd_pins TwoOneMux_1/val] [get_bd_pins BitShift14_0/unshifted]
connect_bd_net [get_bd_pins BitShift14_0/shifted] [get_bd_pins div_gen_1/s_axis_dividend_tdata]
save_bd_design
close_sim
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
close_sim
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_BitShift14_0_0
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets TwoOneMux_1_val] [get_bd_nets BitShift14_0_shifted] [get_bd_cells BitShift14_0]
connect_bd_net [get_bd_pins TwoOneMux_1/val] [get_bd_pins div_gen_1/s_axis_dividend_tdata]
startgroup
set_property -dict [list \
  CONFIG.fractional_width {14} \
  CONFIG.latency {48} \
  CONFIG.remainder_type {Fractional} \
] [get_bd_cells div_gen_1]
endgroup
startgroup
set_property -dict [list CONFIG.dividend_and_quotient_width.VALUE_SRC PROPAGATED CONFIG.divisor_width.VALUE_SRC PROPAGATED] [get_bd_cells div_gen_1]
set_property -dict [list \
  CONFIG.fractional_width {14} \
  CONFIG.latency {34} \
] [get_bd_cells div_gen_1]
endgroup
startgroup
set_property -dict [list CONFIG.dividend_and_quotient_width.VALUE_SRC PROPAGATED] [get_bd_cells div_gen_1]
set_property -dict [list \
  CONFIG.fractional_width {14} \
  CONFIG.latency {34} \
] [get_bd_cells div_gen_1]
endgroup
startgroup
set_property -dict [list CONFIG.dividend_and_quotient_width.VALUE_SRC USER] [get_bd_cells div_gen_1]
set_property -dict [list \
  CONFIG.dividend_and_quotient_width {16} \
  CONFIG.fractional_width {14} \
  CONFIG.latency {34} \
] [get_bd_cells div_gen_1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.fractional_width {16} \
  CONFIG.latency {36} \
  CONFIG.remainder_type {Fractional} \
] [get_bd_cells div_gen_1]
endgroup
set_property name quo [get_bd_ports tanh]
create_bd_port -dir O -from 31 -to 0 tanh
connect_bd_net [get_bd_ports tanh] [get_bd_pins div_gen_1/m_axis_dout_tdata]
set_property location {3379 95} [get_bd_ports tanh]
save_bd_design
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
add_force {/blk_tb/sel} -radix hex {1 0ns}
run 1 us
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets splitter_1_sinh] [get_bd_cells splitter_1]
delete_bd_objs [get_bd_ports quo]
restart
run 1 us
run 1 us
add_force {/blk_tb/mac_out} -radix dec {1000 0ns}
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.operand_sign.VALUE_SRC USER] [get_bd_cells div_gen_1]
set_property -dict [list \
  CONFIG.latency {34} \
  CONFIG.operand_sign {Unsigned} \
] [get_bd_cells div_gen_1]
endgroup
close_sim
save_bd_design
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source blk_tb.tcl
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
run 1 us
close_sim
