-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Wed Nov 20 01:56:32 2024
-- Host        : tony running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_yolo_acc_top_0_0_sim_netlist.vhdl
-- Design      : design_1_yolo_acc_top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_CTRL_BUS_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    leaky : out STD_LOGIC;
    bias_en : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \int_input_w_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_input_h_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \int_fold_input_ch_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : in STD_LOGIC;
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_CTRL_BUS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_CTRL_BUS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal \^bias_en\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_ready_i_2_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal \int_bias_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_bias_en[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch[3]_i_2_n_0\ : STD_LOGIC;
  signal \^int_fold_input_ch_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_input_h0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_input_h[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_input_h[8]_i_3_n_0\ : STD_LOGIC;
  signal \^int_input_h_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_input_w0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_input_w[8]_i_1_n_0\ : STD_LOGIC;
  signal \^int_input_w_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_3_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_leaky[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_leaky[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \^leaky\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_fold_input_ch[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_fold_input_ch[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_fold_input_ch[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_fold_input_ch[3]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_input_h[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_h[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_h[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_h[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_h[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_input_h[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_input_h[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_input_h[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_input_h[8]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_input_w[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_input_w[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_input_w[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_input_w[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_input_w[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_input_w[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_input_w[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_input_w[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_leaky[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rdata[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rdata[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdata[8]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair7";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  bias_en <= \^bias_en\;
  \int_fold_input_ch_reg[3]_0\(3 downto 0) <= \^int_fold_input_ch_reg[3]_0\(3 downto 0);
  \int_input_h_reg[8]_0\(8 downto 0) <= \^int_input_h_reg[8]_0\(8 downto 0);
  \int_input_w_reg[8]_0\(8 downto 0) <= \^int_input_w_reg[8]_0\(8 downto 0);
  interrupt <= \^interrupt\;
  leaky <= \^leaky\;
  s_axi_CTRL_BUS_BVALID <= \^s_axi_ctrl_bus_bvalid\;
  s_axi_CTRL_BUS_RVALID <= \^s_axi_ctrl_bus_rvalid\;
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_CTRL_BUS_RREADY,
      I1 => \^s_axi_ctrl_bus_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_BUS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_BUS_RREADY,
      I3 => \^s_axi_ctrl_bus_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_ctrl_bus_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_CTRL_BUS_BREADY,
      I1 => s_axi_CTRL_BUS_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_ctrl_bus_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_BUS_AWVALID,
      I2 => s_axi_CTRL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BUS_BREADY,
      I3 => \^s_axi_ctrl_bus_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_ctrl_bus_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      O => D(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_5_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_5_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => int_ap_ready_i_2_n_0,
      I1 => p_5_in(7),
      I2 => ap_done,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \rdata[9]_i_3_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(5),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => s_axi_CTRL_BUS_ARVALID,
      O => int_ap_ready_i_2_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_5_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_input_h[8]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => int_ap_start1,
      I2 => p_5_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \int_input_h[8]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CTRL_BUS_WSTRB(0),
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_5_in(7),
      R => \^ap_rst_n_inv\
    );
\int_bias_en[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \int_bias_en[0]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \^bias_en\,
      O => \int_bias_en[0]_i_1_n_0\
    );
\int_bias_en[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => s_axi_CTRL_BUS_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_bias_en[0]_i_2_n_0\
    );
\int_bias_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_bias_en[0]_i_1_n_0\,
      Q => \^bias_en\,
      R => \^ap_rst_n_inv\
    );
\int_fold_input_ch[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_fold_input_ch_reg[3]_0\(0),
      O => \int_fold_input_ch[0]_i_1_n_0\
    );
\int_fold_input_ch[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_fold_input_ch_reg[3]_0\(1),
      O => \int_fold_input_ch[1]_i_1_n_0\
    );
\int_fold_input_ch[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_fold_input_ch_reg[3]_0\(2),
      O => \int_fold_input_ch[2]_i_1_n_0\
    );
\int_fold_input_ch[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_input_h[8]_i_3_n_0\,
      O => \int_fold_input_ch[3]_i_1_n_0\
    );
\int_fold_input_ch[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_fold_input_ch_reg[3]_0\(3),
      O => \int_fold_input_ch[3]_i_2_n_0\
    );
\int_fold_input_ch_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_fold_input_ch[3]_i_1_n_0\,
      D => \int_fold_input_ch[0]_i_1_n_0\,
      Q => \^int_fold_input_ch_reg[3]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_fold_input_ch_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_fold_input_ch[3]_i_1_n_0\,
      D => \int_fold_input_ch[1]_i_1_n_0\,
      Q => \^int_fold_input_ch_reg[3]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_fold_input_ch_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_fold_input_ch[3]_i_1_n_0\,
      D => \int_fold_input_ch[2]_i_1_n_0\,
      Q => \^int_fold_input_ch_reg[3]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_fold_input_ch_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_fold_input_ch[3]_i_1_n_0\,
      D => \int_fold_input_ch[3]_i_2_n_0\,
      Q => \^int_fold_input_ch_reg[3]_0\(3),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_CTRL_BUS_WSTRB(0),
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \int_isr[0]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => int_ier10_out,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => int_ier10_out,
      I2 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \int_input_h[8]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CTRL_BUS_WSTRB(0),
      O => int_ier10_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_input_h[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_reg[8]_0\(0),
      O => int_input_h0(0)
    );
\int_input_h[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_reg[8]_0\(1),
      O => int_input_h0(1)
    );
\int_input_h[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_reg[8]_0\(2),
      O => int_input_h0(2)
    );
\int_input_h[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_reg[8]_0\(3),
      O => int_input_h0(3)
    );
\int_input_h[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_reg[8]_0\(4),
      O => int_input_h0(4)
    );
\int_input_h[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_reg[8]_0\(5),
      O => int_input_h0(5)
    );
\int_input_h[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_reg[8]_0\(6),
      O => int_input_h0(6)
    );
\int_input_h[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_reg[8]_0\(7),
      O => int_input_h0(7)
    );
\int_input_h[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_input_h[8]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      O => \int_input_h[8]_i_1_n_0\
    );
\int_input_h[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^int_input_h_reg[8]_0\(8),
      O => int_input_h0(8)
    );
\int_input_h[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_CTRL_BUS_WVALID,
      O => \int_input_h[8]_i_3_n_0\
    );
\int_input_h_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(0),
      Q => \^int_input_h_reg[8]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(1),
      Q => \^int_input_h_reg[8]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(2),
      Q => \^int_input_h_reg[8]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(3),
      Q => \^int_input_h_reg[8]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(4),
      Q => \^int_input_h_reg[8]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(5),
      Q => \^int_input_h_reg[8]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(6),
      Q => \^int_input_h_reg[8]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(7),
      Q => \^int_input_h_reg[8]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(8),
      Q => \^int_input_h_reg[8]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_input_w[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_reg[8]_0\(0),
      O => int_input_w0(0)
    );
\int_input_w[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_reg[8]_0\(1),
      O => int_input_w0(1)
    );
\int_input_w[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_reg[8]_0\(2),
      O => int_input_w0(2)
    );
\int_input_w[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_reg[8]_0\(3),
      O => int_input_w0(3)
    );
\int_input_w[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_reg[8]_0\(4),
      O => int_input_w0(4)
    );
\int_input_w[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_reg[8]_0\(5),
      O => int_input_w0(5)
    );
\int_input_w[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_reg[8]_0\(6),
      O => int_input_w0(6)
    );
\int_input_w[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_reg[8]_0\(7),
      O => int_input_w0(7)
    );
\int_input_w[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_input_h[8]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      O => \int_input_w[8]_i_1_n_0\
    );
\int_input_w[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^int_input_w_reg[8]_0\(8),
      O => int_input_w0(8)
    );
\int_input_w_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(0),
      Q => \^int_input_w_reg[8]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(1),
      Q => \^int_input_w_reg[8]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(2),
      Q => \^int_input_w_reg[8]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(3),
      Q => \^int_input_w_reg[8]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(4),
      Q => \^int_input_w_reg[8]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(5),
      Q => \^int_input_w_reg[8]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(6),
      Q => \^int_input_w_reg[8]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(7),
      Q => \^int_input_w_reg[8]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(8),
      Q => \^int_input_w_reg[8]_0\(8),
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => \int_isr_reg_n_0_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => int_isr7_out,
      I2 => ap_done,
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \int_isr[0]_i_3_n_0\,
      O => int_isr7_out
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      O => \int_isr[0]_i_3_n_0\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => int_isr7_out,
      I2 => ap_done,
      I3 => p_0_in,
      I4 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_leaky[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_leaky[0]_i_2_n_0\,
      I4 => \^leaky\,
      O => \int_leaky[0]_i_1_n_0\
    );
\int_leaky[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \int_input_h[8]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_leaky[0]_i_2_n_0\
    );
\int_leaky_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_leaky[0]_i_1_n_0\,
      Q => \^leaky\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFAAAAAAAA"
    )
        port map (
      I0 => task_ap_done,
      I1 => ar_hs,
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => s_axi_CTRL_BUS_ARADDR(3),
      I4 => \rdata[7]_i_2_n_0\,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => p_5_in(2),
      I1 => Q(0),
      I2 => \^ap_start\,
      I3 => auto_restart_status_reg_n_0,
      I4 => ap_done,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => \rdata[9]_i_3_n_0\,
      I1 => \rdata_reg[0]_i_2_n_0\,
      I2 => \rdata[0]_i_3_n_0\,
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => s_axi_CTRL_BUS_ARADDR(5),
      O => rdata(0)
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(1),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => int_gie_reg_n_0,
      I3 => s_axi_CTRL_BUS_ARADDR(3),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^bias_en\,
      I1 => \^int_input_h_reg[8]_0\(0),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => \^int_fold_input_ch_reg[3]_0\(0),
      I4 => s_axi_CTRL_BUS_ARADDR(5),
      I5 => \^ap_start\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(0),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => \^leaky\,
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080FF00008080"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(3),
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => \rdata[1]_i_2_n_0\,
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => \rdata[1]_i_3_n_0\,
      I5 => \rdata[1]_i_4_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(2),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(0),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in,
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => \^int_input_w_reg[8]_0\(1),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \rdata[1]_i_5_n_0\,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(1),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => \^int_fold_input_ch_reg[3]_0\(1),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => \int_task_ap_done__0\,
      O => \rdata[1]_i_5_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => \^int_input_w_reg[8]_0\(2),
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => \rdata[9]_i_3_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(2),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => \^int_fold_input_ch_reg[3]_0\(2),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => p_5_in(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => \^int_input_w_reg[8]_0\(3),
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => \rdata[9]_i_3_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(3),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => \^int_fold_input_ch_reg[3]_0\(3),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => \int_ap_ready__0\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(4),
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => \^int_input_h_reg[8]_0\(4),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(5),
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => \^int_input_h_reg[8]_0\(5),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(6),
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => \^int_input_h_reg[8]_0\(6),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => p_5_in(7),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => \^int_input_h_reg[8]_0\(7),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \^int_input_w_reg[8]_0\(7),
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => s_axi_CTRL_BUS_ARADDR(1),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => s_axi_CTRL_BUS_ARADDR(1),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => ar_hs,
      O => \rdata[8]_i_1_n_0\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(8),
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => \^int_input_h_reg[8]_0\(8),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_BUS_ARVALID,
      O => ar_hs
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \rdata[9]_i_3_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(5),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      I4 => \^interrupt\,
      O => rdata(9)
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(2),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      I2 => s_axi_CTRL_BUS_ARADDR(0),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_BUS_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => s_axi_CTRL_BUS_ARADDR(3)
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_BUS_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_BUS_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_BUS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => s_axi_CTRL_BUS_RDATA(4),
      R => \rdata[8]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => s_axi_CTRL_BUS_RDATA(5),
      R => \rdata[8]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => s_axi_CTRL_BUS_RDATA(6),
      R => \rdata[8]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_BUS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_2_n_0\,
      Q => s_axi_CTRL_BUS_RDATA(8),
      R => \rdata[8]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CTRL_BUS_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init is
  port (
    \indvar_flatten_fu_180_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_loop_exit_ready_pp0_iter3_reg_reg__0\ : out STD_LOGIC;
    indvar_flatten_fu_180 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_fu_180_reg[0]_0\ : in STD_LOGIC;
    icmp_ln1027_2_reg_1122 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_ready_int : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg : in STD_LOGIC;
    outStream_TREADY_int_regslice : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    \indvar_flatten_fu_180_reg[12]\ : in STD_LOGIC;
    col_idx_fu_1761 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair27";
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  SR(0) <= \^sr\(0);
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => \^b_v_data_1_state_reg[1]\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[5]\(1),
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => outStream_TREADY_int_regslice,
      I1 => \ap_CS_fsm_reg[5]\(1),
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache_reg_1(0),
      O => \^b_v_data_1_state_reg[1]\
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]\,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_loop_exit_ready_pp0_iter3_reg_reg__0\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I1 => \^b_v_data_1_state_reg[1]\,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FFF4F"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]\,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      I4 => ap_ready_int,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\indvar_flatten_fu_180[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B8BB"
    )
        port map (
      I0 => D(0),
      I1 => \indvar_flatten_fu_180_reg[0]_0\,
      I2 => icmp_ln1027_2_reg_1122,
      I3 => Q(0),
      I4 => \^sr\(0),
      O => \indvar_flatten_fu_180_reg[0]\
    );
\indvar_flatten_fu_180[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8000088880000"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \indvar_flatten_fu_180_reg[12]\,
      I4 => col_idx_fu_1761,
      I5 => icmp_ln1027_2_reg_1122,
      O => indvar_flatten_fu_180(0)
    );
\input_ch_idx_fu_172[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => col_idx_fu_1761,
      I1 => ap_loop_init_int,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init_11 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_279_ce : out STD_LOGIC;
    \rhs_V_fu_84_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \rhs_V_fu_84_reg[2]\ : out STD_LOGIC;
    \rhs_V_fu_84_reg[1]\ : out STD_LOGIC;
    \rhs_V_fu_84_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_reg_reg : in STD_LOGIC;
    \rhs_V_fu_84[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rhs_V_fu_84_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln25_reg_282_reg[0]\ : in STD_LOGIC;
    bias_en_read_reg_286 : in STD_LOGIC;
    \trunc_ln1494_reg_286_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init_11 : entity is "yolo_acc_top_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init_11 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \rhs_V_fu_84[3]_i_4_n_0\ : STD_LOGIC;
  signal \rhs_V_fu_84[3]_i_5_n_0\ : STD_LOGIC;
  signal \rhs_V_fu_84[3]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \icmp_ln25_reg_282[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rhs_V_fu_84[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rhs_V_fu_84[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rhs_V_fu_84[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rhs_V_fu_84[3]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rhs_V_fu_84[3]_i_5\ : label is "soft_lutpair23";
begin
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50305F3F5F3F5F3F"
    )
        port map (
      I0 => \rhs_V_fu_84[3]_i_4_n_0\,
      I1 => \ap_CS_fsm_reg[0]_1\,
      I2 => Q(0),
      I3 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \ap_CS_fsm_reg[0]_0\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F0880F880088"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I3 => Q(0),
      I4 => \ap_CS_fsm_reg[0]_1\,
      I5 => \rhs_V_fu_84[3]_i_4_n_0\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFFFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \rhs_V_fu_84[3]_i_4_n_0\,
      I2 => Q(0),
      I3 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808A808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => ap_done_cache,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I3 => Q(0),
      I4 => \rhs_V_fu_84[3]_i_4_n_0\,
      O => \ap_CS_fsm_reg[2]\(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(0),
      I1 => \rhs_V_fu_84[3]_i_4_n_0\,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80CC8000"
    )
        port map (
      I0 => \rhs_V_fu_84[3]_i_4_n_0\,
      I1 => ap_rst_n,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => ap_rst_n_0
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F888FFFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_0,
      I2 => Q(0),
      I3 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I4 => \rhs_V_fu_84[3]_i_4_n_0\,
      I5 => ap_rst_n,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \rhs_V_fu_84[3]_i_4_n_0\,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I3 => Q(0),
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln25_reg_282[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \rhs_V_fu_84[3]_i_4_n_0\,
      I1 => Q(0),
      I2 => \icmp_ln25_reg_282_reg[0]\,
      O => \ap_CS_fsm_reg[0]\
    );
p_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F400000"
    )
        port map (
      I0 => \rhs_V_fu_84[3]_i_4_n_0\,
      I1 => Q(0),
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[3]\(1),
      I5 => p_reg_reg,
      O => grp_fu_279_ce
    );
\rhs_V_fu_84[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \rhs_V_fu_84_reg[3]_0\(0),
      O => \rhs_V_fu_84_reg[3]\(0)
    );
\rhs_V_fu_84[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \rhs_V_fu_84_reg[3]_0\(0),
      I1 => ap_loop_init_int,
      I2 => \rhs_V_fu_84_reg[3]_0\(1),
      O => \rhs_V_fu_84_reg[3]\(1)
    );
\rhs_V_fu_84[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \rhs_V_fu_84_reg[3]_0\(2),
      I1 => \rhs_V_fu_84_reg[3]_0\(1),
      I2 => ap_loop_init_int,
      I3 => \rhs_V_fu_84_reg[3]_0\(0),
      O => \rhs_V_fu_84_reg[3]\(2)
    );
\rhs_V_fu_84[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => \rhs_V_fu_84[3]_i_4_n_0\,
      O => SR(0)
    );
\rhs_V_fu_84[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I1 => \rhs_V_fu_84[3]_i_4_n_0\,
      I2 => Q(0),
      O => E(0)
    );
\rhs_V_fu_84[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \rhs_V_fu_84_reg[3]_0\(3),
      I1 => \rhs_V_fu_84_reg[3]_0\(0),
      I2 => \rhs_V_fu_84[3]_i_5_n_0\,
      I3 => \rhs_V_fu_84_reg[3]_0\(1),
      I4 => \rhs_V_fu_84_reg[3]_0\(2),
      O => \rhs_V_fu_84_reg[3]\(3)
    );
\rhs_V_fu_84[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEBBFF9AFFFFFFFF"
    )
        port map (
      I0 => \rhs_V_fu_84[3]_i_4_0\(1),
      I1 => \rhs_V_fu_84[3]_i_5_n_0\,
      I2 => \rhs_V_fu_84_reg[3]_0\(1),
      I3 => \rhs_V_fu_84[3]_i_4_0\(0),
      I4 => \rhs_V_fu_84_reg[3]_0\(0),
      I5 => \rhs_V_fu_84[3]_i_6_n_0\,
      O => \rhs_V_fu_84[3]_i_4_n_0\
    );
\rhs_V_fu_84[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      O => \rhs_V_fu_84[3]_i_5_n_0\
    );
\rhs_V_fu_84[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => \rhs_V_fu_84_reg[3]_0\(3),
      I1 => \rhs_V_fu_84[3]_i_4_0\(3),
      I2 => \rhs_V_fu_84_reg[3]_0\(2),
      I3 => \rhs_V_fu_84[3]_i_5_n_0\,
      I4 => \rhs_V_fu_84[3]_i_4_0\(2),
      O => \rhs_V_fu_84[3]_i_6_n_0\
    );
\trunc_ln1494_reg_286[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF20000000"
    )
        port map (
      I0 => \rhs_V_fu_84_reg[3]_0\(0),
      I1 => \rhs_V_fu_84[3]_i_5_n_0\,
      I2 => bias_en_read_reg_286,
      I3 => \rhs_V_fu_84[3]_i_4_n_0\,
      I4 => Q(0),
      I5 => \trunc_ln1494_reg_286_reg[2]\(0),
      O => \rhs_V_fu_84_reg[0]\
    );
\trunc_ln1494_reg_286[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF20000000"
    )
        port map (
      I0 => \rhs_V_fu_84_reg[3]_0\(1),
      I1 => \rhs_V_fu_84[3]_i_5_n_0\,
      I2 => bias_en_read_reg_286,
      I3 => \rhs_V_fu_84[3]_i_4_n_0\,
      I4 => Q(0),
      I5 => \trunc_ln1494_reg_286_reg[2]\(1),
      O => \rhs_V_fu_84_reg[1]\
    );
\trunc_ln1494_reg_286[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF20000000"
    )
        port map (
      I0 => \rhs_V_fu_84_reg[3]_0\(2),
      I1 => \rhs_V_fu_84[3]_i_5_n_0\,
      I2 => bias_en_read_reg_286,
      I3 => \rhs_V_fu_84[3]_i_4_n_0\,
      I4 => Q(0),
      I5 => \trunc_ln1494_reg_286_reg[2]\(2),
      O => \rhs_V_fu_84_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    kernel_bias_fp_V_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/kernel_bias_fp_V_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 5) => ADDRARDADDR(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => DIBDI(15 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => ram_reg_0(15 downto 0),
      DOBDO(15 downto 0) => ram_reg_1(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => kernel_bias_fp_V_ce1,
      ENBWREN => kernel_bias_fp_V_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_9ns_4ns_13_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dout_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_9ns_4ns_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_9ns_4ns_13_1_1 is
  signal dout_n_91 : STD_LOGIC;
  signal dout_n_92 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => dout_1(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => dout_0(3 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_dout_P_UNCONNECTED(47 downto 15),
      P(14) => dout_n_91,
      P(13) => dout_n_92,
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_int_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_76_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_fu_330_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_11_fu_201_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(13 downto 0) <= \^p\(13 downto 0);
\p_Val2_11_fu_201_p2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFF0000"
    )
        port map (
      I0 => \p_Val2_11_fu_201_p2_carry_i_2__0_n_0\,
      I1 => grp_fu_330_p2(5),
      I2 => grp_fu_330_p2(4),
      I3 => grp_fu_330_p2(6),
      I4 => \^p\(0),
      I5 => grp_fu_330_p2(7),
      O => p_reg_reg_0(0)
    );
\p_Val2_11_fu_201_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => grp_fu_330_p2(2),
      I1 => grp_fu_330_p2(3),
      I2 => grp_fu_330_p2(0),
      I3 => grp_fu_330_p2(1),
      O => \p_Val2_11_fu_201_p2_carry_i_2__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \ret_V_fu_76_p2_carry__2\(3),
      O => \bias_int_reg_reg[15]\(3)
    );
\p_Val2_8_fu_90_p2_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \ret_V_fu_76_p2_carry__2\(2),
      O => \bias_int_reg_reg[15]\(2)
    );
\p_Val2_8_fu_90_p2_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \ret_V_fu_76_p2_carry__2\(1),
      O => \bias_int_reg_reg[15]\(1)
    );
\p_Val2_8_fu_90_p2_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \ret_V_fu_76_p2_carry__2\(0),
      O => \bias_int_reg_reg[15]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000011010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 8) => \^p\(13 downto 0),
      P(7 downto 0) => grp_fu_330_p2(7 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\ret_V_fu_76_p2_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => DI(0)
    );
\ret_V_fu_76_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \ret_V_fu_76_p2_carry__2\(3),
      O => S(3)
    );
\ret_V_fu_76_p2_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \ret_V_fu_76_p2_carry__2\(2),
      O => S(2)
    );
\ret_V_fu_76_p2_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \ret_V_fu_76_p2_carry__2\(1),
      O => S(1)
    );
\ret_V_fu_76_p2_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \ret_V_fu_76_p2_carry__2\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_int_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_76_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_10 : entity is "yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_10 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_fu_330_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_11_fu_201_p2_carry_i_2_n_0 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(13 downto 0) <= \^p\(13 downto 0);
p_Val2_11_fu_201_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFF0000"
    )
        port map (
      I0 => p_Val2_11_fu_201_p2_carry_i_2_n_0,
      I1 => grp_fu_330_p2(5),
      I2 => grp_fu_330_p2(4),
      I3 => grp_fu_330_p2(6),
      I4 => \^p\(0),
      I5 => grp_fu_330_p2(7),
      O => p_reg_reg_0(0)
    );
p_Val2_11_fu_201_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => grp_fu_330_p2(2),
      I1 => grp_fu_330_p2(3),
      I2 => grp_fu_330_p2(0),
      I3 => grp_fu_330_p2(1),
      O => p_Val2_11_fu_201_p2_carry_i_2_n_0
    );
\p_Val2_8_fu_90_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \ret_V_fu_76_p2_carry__2\(3),
      O => \bias_int_reg_reg[15]\(3)
    );
\p_Val2_8_fu_90_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \ret_V_fu_76_p2_carry__2\(2),
      O => \bias_int_reg_reg[15]\(2)
    );
\p_Val2_8_fu_90_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \ret_V_fu_76_p2_carry__2\(1),
      O => \bias_int_reg_reg[15]\(1)
    );
\p_Val2_8_fu_90_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \ret_V_fu_76_p2_carry__2\(0),
      O => \bias_int_reg_reg[15]\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000011010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 8) => \^p\(13 downto 0),
      P(7 downto 0) => grp_fu_330_p2(7 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\ret_V_fu_76_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => DI(0)
    );
\ret_V_fu_76_p2_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \ret_V_fu_76_p2_carry__2\(3),
      O => S(3)
    );
\ret_V_fu_76_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \ret_V_fu_76_p2_carry__2\(2),
      O => S(2)
    );
\ret_V_fu_76_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \ret_V_fu_76_p2_carry__2\(1),
      O => S(1)
    );
\ret_V_fu_76_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \ret_V_fu_76_p2_carry__2\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    grp_fu_279_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 13) => B"00000000000000000",
      A(12 downto 0) => p_reg_reg_1(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => p_reg_reg_0(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_279_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => grp_fu_279_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_279_ce,
      CEP => grp_fu_279_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => D(21 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      O => \ap_CS_fsm_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    inStream_a_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \B_V_data_1_payload_A_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \B_V_data_1_payload_B_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \B_V_data_1_payload_A_reg[47]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    inStream_a_TVALID : in STD_LOGIC;
    \p_Val2_5_fu_826_p2_carry__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_0 : in STD_LOGIC;
    \p_Val2_5_fu_826_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_Val2_5_fu_826_p2_carry__2_1\ : in STD_LOGIC;
    inStream_a_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__6_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^instream_a_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__12\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2__1\ : label is "soft_lutpair95";
begin
  \B_V_data_1_payload_B_reg[63]_0\(63 downto 0) <= \^b_v_data_1_payload_b_reg[63]_0\(63 downto 0);
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  Q(63 downto 0) <= \^q\(63 downto 0);
  inStream_a_TVALID_int_regslice <= \^instream_a_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^instream_a_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(0),
      Q => \^q\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(10),
      Q => \^q\(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(11),
      Q => \^q\(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(12),
      Q => \^q\(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(13),
      Q => \^q\(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(14),
      Q => \^q\(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(15),
      Q => \^q\(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(16),
      Q => \^q\(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(17),
      Q => \^q\(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(18),
      Q => \^q\(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(19),
      Q => \^q\(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(1),
      Q => \^q\(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(20),
      Q => \^q\(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(21),
      Q => \^q\(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(22),
      Q => \^q\(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(23),
      Q => \^q\(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(24),
      Q => \^q\(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(25),
      Q => \^q\(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(26),
      Q => \^q\(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(27),
      Q => \^q\(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(28),
      Q => \^q\(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(29),
      Q => \^q\(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(2),
      Q => \^q\(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(30),
      Q => \^q\(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(31),
      Q => \^q\(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(32),
      Q => \^q\(32),
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(33),
      Q => \^q\(33),
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(34),
      Q => \^q\(34),
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(35),
      Q => \^q\(35),
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(36),
      Q => \^q\(36),
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(37),
      Q => \^q\(37),
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(38),
      Q => \^q\(38),
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(39),
      Q => \^q\(39),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(3),
      Q => \^q\(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(40),
      Q => \^q\(40),
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(41),
      Q => \^q\(41),
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(42),
      Q => \^q\(42),
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(43),
      Q => \^q\(43),
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(44),
      Q => \^q\(44),
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(45),
      Q => \^q\(45),
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(46),
      Q => \^q\(46),
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(47),
      Q => \^q\(47),
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(48),
      Q => \^q\(48),
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(49),
      Q => \^q\(49),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(4),
      Q => \^q\(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(50),
      Q => \^q\(50),
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(51),
      Q => \^q\(51),
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(52),
      Q => \^q\(52),
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(53),
      Q => \^q\(53),
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(54),
      Q => \^q\(54),
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(55),
      Q => \^q\(55),
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(56),
      Q => \^q\(56),
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(57),
      Q => \^q\(57),
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(58),
      Q => \^q\(58),
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(59),
      Q => \^q\(59),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(5),
      Q => \^q\(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(60),
      Q => \^q\(60),
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(61),
      Q => \^q\(61),
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(62),
      Q => \^q\(62),
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(63),
      Q => \^q\(63),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(6),
      Q => \^q\(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(7),
      Q => \^q\(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(8),
      Q => \^q\(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDATA(9),
      Q => \^q\(9),
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^instream_a_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(0),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(10),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(11),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(12),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(13),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(14),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(15),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(16),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(17),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(18),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(19),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(1),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(20),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(21),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(22),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(23),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(24),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(25),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(26),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(27),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(28),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(29),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(2),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(30),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(31),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(32),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(32),
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(33),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(33),
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(34),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(34),
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(35),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(35),
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(36),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(36),
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(37),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(37),
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(38),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(38),
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(39),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(39),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(3),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(40),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(40),
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(41),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(41),
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(42),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(42),
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(43),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(43),
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(44),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(44),
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(45),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(45),
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(46),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(46),
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(47),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(47),
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(48),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(48),
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(49),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(49),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(4),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(50),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(50),
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(51),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(51),
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(52),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(52),
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(53),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(53),
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(54),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(54),
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(55),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(55),
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(56),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(56),
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(57),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(57),
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(58),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(58),
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(59),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(59),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(5),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(60),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(60),
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(61),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(61),
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(62),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(62),
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(63),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(63),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(6),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(7),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(8),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDATA(9),
      Q => \^b_v_data_1_payload_b_reg[63]_0\(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => inStream_a_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__6_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__6_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => inStream_a_TVALID,
      I2 => \^instream_a_tvalid_int_regslice\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__12_n_0\
    );
\B_V_data_1_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^instream_a_tvalid_int_regslice\,
      I1 => B_V_data_1_sel0,
      I2 => inStream_a_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__12_n_0\,
      Q => \^instream_a_tvalid_int_regslice\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\p_Val2_1_fu_686_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[63]_0\(15),
      I3 => \p_Val2_5_fu_826_p2_carry__2\(0),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_5_fu_826_p2_carry__2_0\(0),
      O => \B_V_data_1_payload_A_reg[15]_0\(0)
    );
\p_Val2_3_fu_756_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[63]_0\(31),
      I3 => \p_Val2_5_fu_826_p2_carry__2\(1),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_5_fu_826_p2_carry__2_0\(1),
      O => \B_V_data_1_payload_A_reg[31]_0\(0)
    );
\p_Val2_5_fu_826_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[63]_0\(47),
      I3 => \p_Val2_5_fu_826_p2_carry__2\(2),
      I4 => \p_Val2_5_fu_826_p2_carry__2_1\,
      I5 => \p_Val2_5_fu_826_p2_carry__2_0\(2),
      O => \B_V_data_1_payload_A_reg[47]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_1 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    inStream_b_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_0 : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2\ : out STD_LOGIC;
    \ret_V_2_fu_812_p2_carry__2\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \B_V_data_1_payload_A_reg[47]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_b_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_A_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[30]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \B_V_data_1_payload_A_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[63]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[47]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_A_reg[35]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[39]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[43]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[46]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_A_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[27]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[30]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_A_reg[51]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[55]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[59]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[63]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_0\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_1\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_2\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_3\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_4\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_5\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_6\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_7\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_8\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_9\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_10\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_11\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_12\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_13\ : out STD_LOGIC;
    \ret_V_fu_672_p2_carry__2_14\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_0\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_1\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_2\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_3\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_4\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_5\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_6\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_7\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_8\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_9\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_10\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_11\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_12\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_13\ : out STD_LOGIC;
    \ret_V_1_fu_742_p2_carry__2_14\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_0\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_1\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_2\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_3\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_4\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_5\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_6\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_7\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_8\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_9\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_10\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_11\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_12\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_13\ : out STD_LOGIC;
    \ret_V_3_fu_882_p2_carry__2_14\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_1 : in STD_LOGIC;
    \select_ln302_reg_1184_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_2_reg_1194_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_2_reg_1194_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_1_reg_1189_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_3_reg_1199_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel0 : in STD_LOGIC;
    inStream_b_TVALID : in STD_LOGIC;
    \p_Val2_7_fu_896_p2_carry__2\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    B_V_data_1_sel_0 : in STD_LOGIC;
    \p_Val2_7_fu_896_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    bias_en_read_reg_286 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_reg_1184_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_reg_1184_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_b_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_1 : entity is "yolo_acc_top_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_1 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \^b_v_data_1_payload_b_reg[47]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal \^b_v_data_1_sel_rd_reg_rep_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__12_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^instream_b_tvalid_int_regslice\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[10]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[12]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[13]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[15]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \select_ln302_1_reg_1189[9]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[10]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[11]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[12]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[13]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[14]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[15]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[8]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \select_ln302_3_reg_1199[9]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[10]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[11]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[12]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[14]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[15]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \select_ln302_reg_1184[9]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_reg_291[15]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_reg_296[15]_i_1\ : label is "soft_lutpair140";
begin
  \B_V_data_1_payload_B_reg[47]_0\(32 downto 0) <= \^b_v_data_1_payload_b_reg[47]_0\(32 downto 0);
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  B_V_data_1_sel_rd_reg_rep_0 <= \^b_v_data_1_sel_rd_reg_rep_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  Q(32 downto 0) <= \^q\(32 downto 0);
  inStream_b_TVALID_int_regslice <= \^instream_b_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^instream_b_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(0),
      Q => \^q\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(10),
      Q => \^q\(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(11),
      Q => \^q\(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(12),
      Q => \^q\(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(13),
      Q => \^q\(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(14),
      Q => \^q\(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(15),
      Q => \^q\(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(16),
      Q => \^q\(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(17),
      Q => \^q\(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(18),
      Q => \^q\(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(19),
      Q => \^q\(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(1),
      Q => \^q\(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(20),
      Q => \^q\(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(21),
      Q => \^q\(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(22),
      Q => \^q\(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(23),
      Q => \^q\(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(24),
      Q => \^q\(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(25),
      Q => \^q\(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(26),
      Q => \^q\(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(27),
      Q => \^q\(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(28),
      Q => \^q\(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(29),
      Q => \^q\(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(2),
      Q => \^q\(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(30),
      Q => \^q\(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(31),
      Q => \^q\(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(32),
      Q => B_V_data_1_payload_A(32),
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(33),
      Q => B_V_data_1_payload_A(33),
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(34),
      Q => B_V_data_1_payload_A(34),
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(35),
      Q => B_V_data_1_payload_A(35),
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(36),
      Q => B_V_data_1_payload_A(36),
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(37),
      Q => B_V_data_1_payload_A(37),
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(38),
      Q => B_V_data_1_payload_A(38),
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(39),
      Q => B_V_data_1_payload_A(39),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(3),
      Q => \^q\(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(40),
      Q => B_V_data_1_payload_A(40),
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(41),
      Q => B_V_data_1_payload_A(41),
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(42),
      Q => B_V_data_1_payload_A(42),
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(43),
      Q => B_V_data_1_payload_A(43),
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(44),
      Q => B_V_data_1_payload_A(44),
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(45),
      Q => B_V_data_1_payload_A(45),
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(46),
      Q => B_V_data_1_payload_A(46),
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(47),
      Q => \^q\(32),
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(48),
      Q => B_V_data_1_payload_A(48),
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(49),
      Q => B_V_data_1_payload_A(49),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(4),
      Q => \^q\(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(50),
      Q => B_V_data_1_payload_A(50),
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(51),
      Q => B_V_data_1_payload_A(51),
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(52),
      Q => B_V_data_1_payload_A(52),
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(53),
      Q => B_V_data_1_payload_A(53),
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(54),
      Q => B_V_data_1_payload_A(54),
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(55),
      Q => B_V_data_1_payload_A(55),
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(56),
      Q => B_V_data_1_payload_A(56),
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(57),
      Q => B_V_data_1_payload_A(57),
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(58),
      Q => B_V_data_1_payload_A(58),
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(59),
      Q => B_V_data_1_payload_A(59),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(5),
      Q => \^q\(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(60),
      Q => B_V_data_1_payload_A(60),
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(61),
      Q => B_V_data_1_payload_A(61),
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(62),
      Q => B_V_data_1_payload_A(62),
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(63),
      Q => B_V_data_1_payload_A(63),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(6),
      Q => \^q\(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(7),
      Q => \^q\(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(8),
      Q => \^q\(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_b_TDATA(9),
      Q => \^q\(9),
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^instream_b_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(0),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(10),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(11),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(12),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(13),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(14),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(15),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(16),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(17),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(18),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(19),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(1),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(20),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(21),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(22),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(23),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(24),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(25),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(26),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(27),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(28),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(29),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(2),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(30),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(31),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(32),
      Q => B_V_data_1_payload_B(32),
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(33),
      Q => B_V_data_1_payload_B(33),
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(34),
      Q => B_V_data_1_payload_B(34),
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(35),
      Q => B_V_data_1_payload_B(35),
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(36),
      Q => B_V_data_1_payload_B(36),
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(37),
      Q => B_V_data_1_payload_B(37),
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(38),
      Q => B_V_data_1_payload_B(38),
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(39),
      Q => B_V_data_1_payload_B(39),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(3),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(40),
      Q => B_V_data_1_payload_B(40),
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(41),
      Q => B_V_data_1_payload_B(41),
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(42),
      Q => B_V_data_1_payload_B(42),
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(43),
      Q => B_V_data_1_payload_B(43),
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(44),
      Q => B_V_data_1_payload_B(44),
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(45),
      Q => B_V_data_1_payload_B(45),
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(46),
      Q => B_V_data_1_payload_B(46),
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(47),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(32),
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(48),
      Q => B_V_data_1_payload_B(48),
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(49),
      Q => B_V_data_1_payload_B(49),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(4),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(50),
      Q => B_V_data_1_payload_B(50),
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(51),
      Q => B_V_data_1_payload_B(51),
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(52),
      Q => B_V_data_1_payload_B(52),
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(53),
      Q => B_V_data_1_payload_B(53),
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(54),
      Q => B_V_data_1_payload_B(54),
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(55),
      Q => B_V_data_1_payload_B(55),
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(56),
      Q => B_V_data_1_payload_B(56),
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(57),
      Q => B_V_data_1_payload_B(57),
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(58),
      Q => B_V_data_1_payload_B(58),
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(59),
      Q => B_V_data_1_payload_B(59),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(5),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(60),
      Q => B_V_data_1_payload_B(60),
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(61),
      Q => B_V_data_1_payload_B(61),
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(62),
      Q => B_V_data_1_payload_B(62),
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(63),
      Q => B_V_data_1_payload_B(63),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(6),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(7),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(8),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_b_TDATA(9),
      Q => \^b_v_data_1_payload_b_reg[47]_0\(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_rep_1,
      Q => \^b_v_data_1_sel_rd_reg_rep_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => inStream_b_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__12_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__12_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => inStream_b_TVALID,
      I2 => \^instream_b_tvalid_int_regslice\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1_n_0\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^instream_b_tvalid_int_regslice\,
      I1 => B_V_data_1_sel0,
      I2 => inStream_b_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_0\,
      Q => \^instream_b_tvalid_int_regslice\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^instream_b_tvalid_int_regslice\,
      I1 => bias_en_read_reg_286,
      I2 => p_0_in(0),
      O => \B_V_data_1_state_reg[0]_0\
    );
\p_Val2_1_fu_686_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(7),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(7),
      O => \B_V_data_1_payload_B_reg[30]_0\(7)
    );
\p_Val2_1_fu_686_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(6),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(6),
      O => \B_V_data_1_payload_B_reg[30]_0\(6)
    );
\p_Val2_1_fu_686_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(5),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(5),
      O => \B_V_data_1_payload_B_reg[30]_0\(5)
    );
\p_Val2_1_fu_686_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(4),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(4),
      O => \B_V_data_1_payload_B_reg[30]_0\(4)
    );
\p_Val2_1_fu_686_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(7),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(7),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(7),
      O => \B_V_data_1_payload_A_reg[7]_1\(3)
    );
\p_Val2_1_fu_686_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(6),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(6),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(6),
      O => \B_V_data_1_payload_A_reg[7]_1\(2)
    );
\p_Val2_1_fu_686_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(5),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(5),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(5),
      O => \B_V_data_1_payload_A_reg[7]_1\(1)
    );
\p_Val2_1_fu_686_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(4),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(4),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(4),
      O => \B_V_data_1_payload_A_reg[7]_1\(0)
    );
\p_Val2_1_fu_686_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(11),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(11),
      O => \B_V_data_1_payload_B_reg[30]_0\(11)
    );
\p_Val2_1_fu_686_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(10),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(10),
      O => \B_V_data_1_payload_B_reg[30]_0\(10)
    );
\p_Val2_1_fu_686_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(9),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(9),
      O => \B_V_data_1_payload_B_reg[30]_0\(9)
    );
\p_Val2_1_fu_686_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(8),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(8),
      O => \B_V_data_1_payload_B_reg[30]_0\(8)
    );
\p_Val2_1_fu_686_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(11),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(11),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(11),
      O => \B_V_data_1_payload_A_reg[11]_1\(3)
    );
\p_Val2_1_fu_686_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(10),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(10),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(10),
      O => \B_V_data_1_payload_A_reg[11]_1\(2)
    );
\p_Val2_1_fu_686_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(9),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(9),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(9),
      O => \B_V_data_1_payload_A_reg[11]_1\(1)
    );
\p_Val2_1_fu_686_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(8),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(8),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(8),
      O => \B_V_data_1_payload_A_reg[11]_1\(0)
    );
\p_Val2_1_fu_686_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(14),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(14),
      O => \B_V_data_1_payload_B_reg[30]_0\(14)
    );
\p_Val2_1_fu_686_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(13),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(13),
      O => \B_V_data_1_payload_B_reg[30]_0\(13)
    );
\p_Val2_1_fu_686_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(12),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(12),
      O => \B_V_data_1_payload_B_reg[30]_0\(12)
    );
\p_Val2_1_fu_686_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(14),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(14),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(14),
      O => \B_V_data_1_payload_A_reg[14]_0\(2)
    );
\p_Val2_1_fu_686_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(13),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(13),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(13),
      O => \B_V_data_1_payload_A_reg[14]_0\(1)
    );
\p_Val2_1_fu_686_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(12),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(12),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(12),
      O => \B_V_data_1_payload_A_reg[14]_0\(0)
    );
p_Val2_1_fu_686_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(3),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(3),
      O => \B_V_data_1_payload_B_reg[30]_0\(3)
    );
p_Val2_1_fu_686_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(2),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(2),
      O => \B_V_data_1_payload_B_reg[30]_0\(2)
    );
p_Val2_1_fu_686_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(1),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(1),
      O => \B_V_data_1_payload_B_reg[30]_0\(1)
    );
p_Val2_1_fu_686_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(0),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(0),
      O => \B_V_data_1_payload_B_reg[30]_0\(0)
    );
p_Val2_1_fu_686_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(3),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(3),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(3),
      O => S(3)
    );
p_Val2_1_fu_686_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(2),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(2),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(2),
      O => S(2)
    );
p_Val2_1_fu_686_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(1),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(1),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(1),
      O => S(1)
    );
p_Val2_1_fu_686_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(0),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(0),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(0),
      O => S(0)
    );
\p_Val2_3_fu_756_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(23),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(23),
      O => \B_V_data_1_payload_B_reg[30]_0\(22)
    );
\p_Val2_3_fu_756_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(22),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(22),
      O => \B_V_data_1_payload_B_reg[30]_0\(21)
    );
\p_Val2_3_fu_756_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(21),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(21),
      O => \B_V_data_1_payload_B_reg[30]_0\(20)
    );
\p_Val2_3_fu_756_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(20),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(20),
      O => \B_V_data_1_payload_B_reg[30]_0\(19)
    );
\p_Val2_3_fu_756_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(23),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(23),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(23),
      O => \B_V_data_1_payload_A_reg[23]_1\(3)
    );
\p_Val2_3_fu_756_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(22),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(22),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(22),
      O => \B_V_data_1_payload_A_reg[23]_1\(2)
    );
\p_Val2_3_fu_756_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(21),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(21),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(21),
      O => \B_V_data_1_payload_A_reg[23]_1\(1)
    );
\p_Val2_3_fu_756_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(20),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(20),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(20),
      O => \B_V_data_1_payload_A_reg[23]_1\(0)
    );
\p_Val2_3_fu_756_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(27),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(27),
      O => \B_V_data_1_payload_B_reg[30]_0\(26)
    );
\p_Val2_3_fu_756_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(26),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(26),
      O => \B_V_data_1_payload_B_reg[30]_0\(25)
    );
\p_Val2_3_fu_756_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(25),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(25),
      O => \B_V_data_1_payload_B_reg[30]_0\(24)
    );
\p_Val2_3_fu_756_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(24),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(24),
      O => \B_V_data_1_payload_B_reg[30]_0\(23)
    );
\p_Val2_3_fu_756_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(27),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(27),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(27),
      O => \B_V_data_1_payload_A_reg[27]_1\(3)
    );
\p_Val2_3_fu_756_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(26),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(26),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(26),
      O => \B_V_data_1_payload_A_reg[27]_1\(2)
    );
\p_Val2_3_fu_756_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(25),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(25),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(25),
      O => \B_V_data_1_payload_A_reg[27]_1\(1)
    );
\p_Val2_3_fu_756_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(24),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(24),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(24),
      O => \B_V_data_1_payload_A_reg[27]_1\(0)
    );
\p_Val2_3_fu_756_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(30),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(30),
      O => \B_V_data_1_payload_B_reg[30]_0\(29)
    );
\p_Val2_3_fu_756_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(29),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(29),
      O => \B_V_data_1_payload_B_reg[30]_0\(28)
    );
\p_Val2_3_fu_756_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(28),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(28),
      O => \B_V_data_1_payload_B_reg[30]_0\(27)
    );
\p_Val2_3_fu_756_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(30),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(30),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(30),
      O => \B_V_data_1_payload_A_reg[30]_0\(2)
    );
\p_Val2_3_fu_756_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(29),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(29),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(29),
      O => \B_V_data_1_payload_A_reg[30]_0\(1)
    );
\p_Val2_3_fu_756_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(28),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(28),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(28),
      O => \B_V_data_1_payload_A_reg[30]_0\(0)
    );
p_Val2_3_fu_756_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(19),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(19),
      O => \B_V_data_1_payload_B_reg[30]_0\(18)
    );
p_Val2_3_fu_756_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(18),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(18),
      O => \B_V_data_1_payload_B_reg[30]_0\(17)
    );
p_Val2_3_fu_756_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(17),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(17),
      O => \B_V_data_1_payload_B_reg[30]_0\(16)
    );
p_Val2_3_fu_756_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(16),
      I1 => \^b_v_data_1_sel\,
      I2 => \^q\(16),
      O => \B_V_data_1_payload_B_reg[30]_0\(15)
    );
p_Val2_3_fu_756_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(19),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(19),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(19),
      O => \B_V_data_1_payload_A_reg[19]_1\(3)
    );
p_Val2_3_fu_756_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(18),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(18),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(18),
      O => \B_V_data_1_payload_A_reg[19]_1\(2)
    );
p_Val2_3_fu_756_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(17),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(17),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(17),
      O => \B_V_data_1_payload_A_reg[19]_1\(1)
    );
p_Val2_3_fu_756_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(16),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(16),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(16),
      O => \B_V_data_1_payload_A_reg[19]_1\(0)
    );
\p_Val2_5_fu_826_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(39),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(39),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(39),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(39),
      O => \B_V_data_1_payload_A_reg[39]_1\(3)
    );
\p_Val2_5_fu_826_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(38),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(38),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(38),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(38),
      O => \B_V_data_1_payload_A_reg[39]_1\(2)
    );
\p_Val2_5_fu_826_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(37),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(37),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(37),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(37),
      O => \B_V_data_1_payload_A_reg[39]_1\(1)
    );
\p_Val2_5_fu_826_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(36),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(36),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(36),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(36),
      O => \B_V_data_1_payload_A_reg[39]_1\(0)
    );
\p_Val2_5_fu_826_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(43),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(43),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(43),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(43),
      O => \B_V_data_1_payload_A_reg[43]_1\(3)
    );
\p_Val2_5_fu_826_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(42),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(42),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(42),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(42),
      O => \B_V_data_1_payload_A_reg[43]_1\(2)
    );
\p_Val2_5_fu_826_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(41),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(41),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(41),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(41),
      O => \B_V_data_1_payload_A_reg[43]_1\(1)
    );
\p_Val2_5_fu_826_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(40),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(40),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(40),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(40),
      O => \B_V_data_1_payload_A_reg[43]_1\(0)
    );
\p_Val2_5_fu_826_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(46),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(46),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(46),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(46),
      O => \B_V_data_1_payload_A_reg[46]_0\(2)
    );
\p_Val2_5_fu_826_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(45),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(45),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(45),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(45),
      O => \B_V_data_1_payload_A_reg[46]_0\(1)
    );
\p_Val2_5_fu_826_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(44),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(44),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(44),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(44),
      O => \B_V_data_1_payload_A_reg[46]_0\(0)
    );
p_Val2_5_fu_826_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(35),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(35),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(35),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(35),
      O => \B_V_data_1_payload_A_reg[35]_1\(3)
    );
p_Val2_5_fu_826_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(34),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(34),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(34),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(34),
      O => \B_V_data_1_payload_A_reg[35]_1\(2)
    );
p_Val2_5_fu_826_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(33),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(33),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(33),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(33),
      O => \B_V_data_1_payload_A_reg[35]_1\(1)
    );
p_Val2_5_fu_826_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(32),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(32),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(32),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(32),
      O => \B_V_data_1_payload_A_reg[35]_1\(0)
    );
\p_Val2_7_fu_896_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(55),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(55),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(55),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(55),
      O => \B_V_data_1_payload_A_reg[55]_1\(3)
    );
\p_Val2_7_fu_896_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(54),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(54),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(54),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(54),
      O => \B_V_data_1_payload_A_reg[55]_1\(2)
    );
\p_Val2_7_fu_896_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(53),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(53),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(53),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(53),
      O => \B_V_data_1_payload_A_reg[55]_1\(1)
    );
\p_Val2_7_fu_896_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(52),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(52),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(52),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(52),
      O => \B_V_data_1_payload_A_reg[55]_1\(0)
    );
\p_Val2_7_fu_896_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(59),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(59),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(59),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(59),
      O => \B_V_data_1_payload_A_reg[59]_1\(3)
    );
\p_Val2_7_fu_896_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(58),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(58),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(58),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(58),
      O => \B_V_data_1_payload_A_reg[59]_1\(2)
    );
\p_Val2_7_fu_896_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(57),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(57),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(57),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(57),
      O => \B_V_data_1_payload_A_reg[59]_1\(1)
    );
\p_Val2_7_fu_896_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(56),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(56),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(56),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(56),
      O => \B_V_data_1_payload_A_reg[59]_1\(0)
    );
\p_Val2_7_fu_896_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(63),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(63),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(63),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(63),
      O => \B_V_data_1_payload_A_reg[63]_2\(3)
    );
\p_Val2_7_fu_896_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(62),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(62),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(62),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(62),
      O => \B_V_data_1_payload_A_reg[63]_2\(2)
    );
\p_Val2_7_fu_896_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(61),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(61),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(61),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(61),
      O => \B_V_data_1_payload_A_reg[63]_2\(1)
    );
\p_Val2_7_fu_896_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(60),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(60),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(60),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(60),
      O => \B_V_data_1_payload_A_reg[63]_2\(0)
    );
p_Val2_7_fu_896_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(51),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(51),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(51),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(51),
      O => \B_V_data_1_payload_A_reg[51]_1\(3)
    );
p_Val2_7_fu_896_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(50),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(50),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(50),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(50),
      O => \B_V_data_1_payload_A_reg[51]_1\(2)
    );
p_Val2_7_fu_896_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(49),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(49),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(49),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(49),
      O => \B_V_data_1_payload_A_reg[51]_1\(1)
    );
p_Val2_7_fu_896_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(48),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(48),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(48),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(48),
      O => \B_V_data_1_payload_A_reg[51]_1\(0)
    );
\ret_V_1_fu_742_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(23),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(23),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(23),
      O => \B_V_data_1_payload_A_reg[23]_0\(3)
    );
\ret_V_1_fu_742_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(22),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(22),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(22),
      O => \B_V_data_1_payload_A_reg[23]_0\(2)
    );
\ret_V_1_fu_742_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(21),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(21),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(21),
      O => \B_V_data_1_payload_A_reg[23]_0\(1)
    );
\ret_V_1_fu_742_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(20),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(20),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(20),
      O => \B_V_data_1_payload_A_reg[23]_0\(0)
    );
\ret_V_1_fu_742_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(27),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(27),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(27),
      O => \B_V_data_1_payload_A_reg[27]_0\(3)
    );
\ret_V_1_fu_742_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(26),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(26),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(26),
      O => \B_V_data_1_payload_A_reg[27]_0\(2)
    );
\ret_V_1_fu_742_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(25),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(25),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(25),
      O => \B_V_data_1_payload_A_reg[27]_0\(1)
    );
\ret_V_1_fu_742_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(24),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(24),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(24),
      O => \B_V_data_1_payload_A_reg[27]_0\(0)
    );
\ret_V_1_fu_742_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(31),
      O => \B_V_data_1_payload_A_reg[31]_0\(0)
    );
\ret_V_1_fu_742_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(31),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(31),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(31),
      O => \B_V_data_1_payload_A_reg[31]_1\(3)
    );
\ret_V_1_fu_742_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(30),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(30),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(30),
      O => \B_V_data_1_payload_A_reg[31]_1\(2)
    );
\ret_V_1_fu_742_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(29),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(29),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(29),
      O => \B_V_data_1_payload_A_reg[31]_1\(1)
    );
\ret_V_1_fu_742_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(28),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(28),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(28),
      O => \B_V_data_1_payload_A_reg[31]_1\(0)
    );
ret_V_1_fu_742_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(19),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(19),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(19),
      O => \B_V_data_1_payload_A_reg[19]_0\(3)
    );
ret_V_1_fu_742_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(18),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(18),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(18),
      O => \B_V_data_1_payload_A_reg[19]_0\(2)
    );
ret_V_1_fu_742_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(17),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(17),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(17),
      O => \B_V_data_1_payload_A_reg[19]_0\(1)
    );
ret_V_1_fu_742_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(16),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(16),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(16),
      O => \B_V_data_1_payload_A_reg[19]_0\(0)
    );
\ret_V_2_fu_812_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(39),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(39),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(39),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(39),
      O => \B_V_data_1_payload_A_reg[39]_0\(3)
    );
\ret_V_2_fu_812_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(38),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(38),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(38),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(38),
      O => \B_V_data_1_payload_A_reg[39]_0\(2)
    );
\ret_V_2_fu_812_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(37),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(37),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(37),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(37),
      O => \B_V_data_1_payload_A_reg[39]_0\(1)
    );
\ret_V_2_fu_812_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(36),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(36),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(36),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(36),
      O => \B_V_data_1_payload_A_reg[39]_0\(0)
    );
\ret_V_2_fu_812_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(43),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(43),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(43),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(43),
      O => \B_V_data_1_payload_A_reg[43]_0\(3)
    );
\ret_V_2_fu_812_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(42),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(42),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(42),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(42),
      O => \B_V_data_1_payload_A_reg[43]_0\(2)
    );
\ret_V_2_fu_812_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(41),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(41),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(41),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(41),
      O => \B_V_data_1_payload_A_reg[43]_0\(1)
    );
\ret_V_2_fu_812_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(40),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(40),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(40),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(40),
      O => \B_V_data_1_payload_A_reg[43]_0\(0)
    );
\ret_V_2_fu_812_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(32),
      O => \B_V_data_1_payload_A_reg[47]_0\(0)
    );
\ret_V_2_fu_812_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(32),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(47),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(47),
      O => \B_V_data_1_payload_A_reg[47]_1\(3)
    );
\ret_V_2_fu_812_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(46),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(46),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(46),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(46),
      O => \B_V_data_1_payload_A_reg[47]_1\(2)
    );
\ret_V_2_fu_812_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(45),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(45),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(45),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(45),
      O => \B_V_data_1_payload_A_reg[47]_1\(1)
    );
\ret_V_2_fu_812_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(44),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(44),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(44),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(44),
      O => \B_V_data_1_payload_A_reg[47]_1\(0)
    );
ret_V_2_fu_812_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(35),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(35),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(35),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(35),
      O => \B_V_data_1_payload_A_reg[35]_0\(3)
    );
ret_V_2_fu_812_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(34),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(34),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(34),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(34),
      O => \B_V_data_1_payload_A_reg[35]_0\(2)
    );
ret_V_2_fu_812_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(33),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(33),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(33),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(33),
      O => \B_V_data_1_payload_A_reg[35]_0\(1)
    );
ret_V_2_fu_812_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(32),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(32),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(32),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(32),
      O => \B_V_data_1_payload_A_reg[35]_0\(0)
    );
\ret_V_3_fu_882_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(55),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(55),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(55),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(55),
      O => \B_V_data_1_payload_A_reg[55]_0\(3)
    );
\ret_V_3_fu_882_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(54),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(54),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(54),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(54),
      O => \B_V_data_1_payload_A_reg[55]_0\(2)
    );
\ret_V_3_fu_882_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(53),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(53),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(53),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(53),
      O => \B_V_data_1_payload_A_reg[55]_0\(1)
    );
\ret_V_3_fu_882_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(52),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(52),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(52),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(52),
      O => \B_V_data_1_payload_A_reg[55]_0\(0)
    );
\ret_V_3_fu_882_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(59),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(59),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(59),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(59),
      O => \B_V_data_1_payload_A_reg[59]_0\(3)
    );
\ret_V_3_fu_882_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(58),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(58),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(58),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(58),
      O => \B_V_data_1_payload_A_reg[59]_0\(2)
    );
\ret_V_3_fu_882_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(57),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(57),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(57),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(57),
      O => \B_V_data_1_payload_A_reg[59]_0\(1)
    );
\ret_V_3_fu_882_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(56),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(56),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(56),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(56),
      O => \B_V_data_1_payload_A_reg[59]_0\(0)
    );
\ret_V_3_fu_882_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => B_V_data_1_payload_A(63),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(63),
      O => \B_V_data_1_payload_A_reg[63]_0\(0)
    );
\ret_V_3_fu_882_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(63),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(63),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(63),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(63),
      O => \B_V_data_1_payload_A_reg[63]_1\(3)
    );
\ret_V_3_fu_882_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(62),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(62),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(62),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(62),
      O => \B_V_data_1_payload_A_reg[63]_1\(2)
    );
\ret_V_3_fu_882_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(61),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(61),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(61),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(61),
      O => \B_V_data_1_payload_A_reg[63]_1\(1)
    );
\ret_V_3_fu_882_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(60),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(60),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(60),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(60),
      O => \B_V_data_1_payload_A_reg[63]_1\(0)
    );
ret_V_3_fu_882_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(51),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(51),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(51),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(51),
      O => \B_V_data_1_payload_A_reg[51]_0\(3)
    );
ret_V_3_fu_882_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(50),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(50),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(50),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(50),
      O => \B_V_data_1_payload_A_reg[51]_0\(2)
    );
ret_V_3_fu_882_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(49),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(49),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(49),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(49),
      O => \B_V_data_1_payload_A_reg[51]_0\(1)
    );
ret_V_3_fu_882_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => B_V_data_1_payload_A(48),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_B(48),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(48),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(48),
      O => \B_V_data_1_payload_A_reg[51]_0\(0)
    );
\ret_V_fu_672_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(7),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(7),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(7),
      O => \B_V_data_1_payload_A_reg[7]_0\(3)
    );
\ret_V_fu_672_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(6),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(6),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(6),
      O => \B_V_data_1_payload_A_reg[7]_0\(2)
    );
\ret_V_fu_672_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(5),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(5),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(5),
      O => \B_V_data_1_payload_A_reg[7]_0\(1)
    );
\ret_V_fu_672_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(4),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(4),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(4),
      O => \B_V_data_1_payload_A_reg[7]_0\(0)
    );
\ret_V_fu_672_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(11),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(11),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(11),
      O => \B_V_data_1_payload_A_reg[11]_0\(3)
    );
\ret_V_fu_672_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(10),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(10),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(10),
      O => \B_V_data_1_payload_A_reg[11]_0\(2)
    );
\ret_V_fu_672_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(9),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(9),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(9),
      O => \B_V_data_1_payload_A_reg[11]_0\(1)
    );
\ret_V_fu_672_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(8),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(8),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(8),
      O => \B_V_data_1_payload_A_reg[11]_0\(0)
    );
\ret_V_fu_672_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(15),
      O => DI(0)
    );
\ret_V_fu_672_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(15),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(15),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(15),
      O => \B_V_data_1_payload_A_reg[15]_0\(3)
    );
\ret_V_fu_672_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(14),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(14),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(14),
      O => \B_V_data_1_payload_A_reg[15]_0\(2)
    );
\ret_V_fu_672_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(13),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(13),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(13),
      O => \B_V_data_1_payload_A_reg[15]_0\(1)
    );
\ret_V_fu_672_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(12),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(12),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(12),
      O => \B_V_data_1_payload_A_reg[15]_0\(0)
    );
ret_V_fu_672_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(3),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(3),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(3),
      O => \B_V_data_1_payload_A_reg[3]_0\(3)
    );
ret_V_fu_672_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(2),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(2),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(2),
      O => \B_V_data_1_payload_A_reg[3]_0\(2)
    );
ret_V_fu_672_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(1),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(1),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(1),
      O => \B_V_data_1_payload_A_reg[3]_0\(1)
    );
ret_V_fu_672_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_b_reg[47]_0\(0),
      I3 => \p_Val2_7_fu_896_p2_carry__2\(0),
      I4 => B_V_data_1_sel_0,
      I5 => \p_Val2_7_fu_896_p2_carry__2_0\(0),
      O => \B_V_data_1_payload_A_reg[3]_0\(0)
    );
\select_ln302_1_reg_1189[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[3]\(0),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_14\
    );
\select_ln302_1_reg_1189[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[11]\(2),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_4\
    );
\select_ln302_1_reg_1189[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[11]\(3),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_3\
    );
\select_ln302_1_reg_1189[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[15]\(0),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_2\
    );
\select_ln302_1_reg_1189[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[15]\(1),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_1\
    );
\select_ln302_1_reg_1189[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[15]\(2),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_0\
    );
\select_ln302_1_reg_1189[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[15]\(3),
      I1 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2\
    );
\select_ln302_1_reg_1189[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[3]\(1),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_13\
    );
\select_ln302_1_reg_1189[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[3]\(2),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_12\
    );
\select_ln302_1_reg_1189[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[3]\(3),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_11\
    );
\select_ln302_1_reg_1189[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[7]\(0),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_10\
    );
\select_ln302_1_reg_1189[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[7]\(1),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_9\
    );
\select_ln302_1_reg_1189[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[7]\(2),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_8\
    );
\select_ln302_1_reg_1189[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[7]\(3),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_7\
    );
\select_ln302_1_reg_1189[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[11]\(0),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_6\
    );
\select_ln302_1_reg_1189[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_1_reg_1189_reg[11]\(1),
      I1 => \select_ln302_1_reg_1189_reg[15]\(3),
      I2 => \select_ln302_1_reg_1189_reg[15]_0\(0),
      O => \ret_V_1_fu_742_p2_carry__2_5\
    );
\select_ln302_2_reg_1194[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln302_2_reg_1194_reg[15]\(0),
      I1 => \select_ln302_2_reg_1194_reg[15]_0\(0),
      O => \ret_V_2_fu_812_p2_carry__2\
    );
\select_ln302_3_reg_1199[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[3]\(0),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_14\
    );
\select_ln302_3_reg_1199[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[11]\(2),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_4\
    );
\select_ln302_3_reg_1199[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[11]\(3),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_3\
    );
\select_ln302_3_reg_1199[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[15]\(0),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_2\
    );
\select_ln302_3_reg_1199[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[15]\(1),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_1\
    );
\select_ln302_3_reg_1199[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[15]\(2),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_0\
    );
\select_ln302_3_reg_1199[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[15]\(3),
      I1 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2\
    );
\select_ln302_3_reg_1199[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[3]\(1),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_13\
    );
\select_ln302_3_reg_1199[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[3]\(2),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_12\
    );
\select_ln302_3_reg_1199[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[3]\(3),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_11\
    );
\select_ln302_3_reg_1199[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[7]\(0),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_10\
    );
\select_ln302_3_reg_1199[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[7]\(1),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_9\
    );
\select_ln302_3_reg_1199[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[7]\(2),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_8\
    );
\select_ln302_3_reg_1199[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[7]\(3),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_7\
    );
\select_ln302_3_reg_1199[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[11]\(0),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_6\
    );
\select_ln302_3_reg_1199[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_3_reg_1199_reg[11]\(1),
      I1 => \select_ln302_3_reg_1199_reg[15]\(3),
      I2 => \select_ln302_3_reg_1199_reg[15]_0\(0),
      O => \ret_V_3_fu_882_p2_carry__2_5\
    );
\select_ln302_reg_1184[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => O(0),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_14\
    );
\select_ln302_reg_1184[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[11]\(2),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_4\
    );
\select_ln302_reg_1184[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[11]\(3),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_3\
    );
\select_ln302_reg_1184[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[15]\(0),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_2\
    );
\select_ln302_reg_1184[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[15]\(1),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_1\
    );
\select_ln302_reg_1184[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[15]\(2),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_0\
    );
\select_ln302_reg_1184[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[15]\(3),
      I1 => CO(0),
      O => \ret_V_fu_672_p2_carry__2\
    );
\select_ln302_reg_1184[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => O(1),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_13\
    );
\select_ln302_reg_1184[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => O(2),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_12\
    );
\select_ln302_reg_1184[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => O(3),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_11\
    );
\select_ln302_reg_1184[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[7]\(0),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_10\
    );
\select_ln302_reg_1184[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[7]\(1),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_9\
    );
\select_ln302_reg_1184[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[7]\(2),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_8\
    );
\select_ln302_reg_1184[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[7]\(3),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_7\
    );
\select_ln302_reg_1184[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[11]\(0),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_6\
    );
\select_ln302_reg_1184[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \select_ln302_reg_1184_reg[11]\(1),
      I1 => \select_ln302_reg_1184_reg[15]\(3),
      I2 => CO(0),
      O => \ret_V_fu_672_p2_carry__2_5\
    );
\tmp_data_sub_data_2_V_reg_291[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(32),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(32),
      O => inStream_b_TDATA_int_regslice(0)
    );
\tmp_data_sub_data_2_V_reg_291[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(42),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(42),
      O => inStream_b_TDATA_int_regslice(10)
    );
\tmp_data_sub_data_2_V_reg_291[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(43),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(43),
      O => inStream_b_TDATA_int_regslice(11)
    );
\tmp_data_sub_data_2_V_reg_291[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(44),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(44),
      O => inStream_b_TDATA_int_regslice(12)
    );
\tmp_data_sub_data_2_V_reg_291[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(45),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(45),
      O => inStream_b_TDATA_int_regslice(13)
    );
\tmp_data_sub_data_2_V_reg_291[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(46),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(46),
      O => inStream_b_TDATA_int_regslice(14)
    );
\tmp_data_sub_data_2_V_reg_291[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[47]_0\(32),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => \^q\(32),
      O => inStream_b_TDATA_int_regslice(15)
    );
\tmp_data_sub_data_2_V_reg_291[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(33),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(33),
      O => inStream_b_TDATA_int_regslice(1)
    );
\tmp_data_sub_data_2_V_reg_291[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(34),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(34),
      O => inStream_b_TDATA_int_regslice(2)
    );
\tmp_data_sub_data_2_V_reg_291[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(35),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(35),
      O => inStream_b_TDATA_int_regslice(3)
    );
\tmp_data_sub_data_2_V_reg_291[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(36),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(36),
      O => inStream_b_TDATA_int_regslice(4)
    );
\tmp_data_sub_data_2_V_reg_291[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(37),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(37),
      O => inStream_b_TDATA_int_regslice(5)
    );
\tmp_data_sub_data_2_V_reg_291[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(38),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(38),
      O => inStream_b_TDATA_int_regslice(6)
    );
\tmp_data_sub_data_2_V_reg_291[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(39),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(39),
      O => inStream_b_TDATA_int_regslice(7)
    );
\tmp_data_sub_data_2_V_reg_291[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(40),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(40),
      O => inStream_b_TDATA_int_regslice(8)
    );
\tmp_data_sub_data_2_V_reg_291[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(41),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(41),
      O => inStream_b_TDATA_int_regslice(9)
    );
\tmp_data_sub_data_3_V_reg_296[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(48),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(48),
      O => inStream_b_TDATA_int_regslice(16)
    );
\tmp_data_sub_data_3_V_reg_296[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(58),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(58),
      O => inStream_b_TDATA_int_regslice(26)
    );
\tmp_data_sub_data_3_V_reg_296[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(59),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(59),
      O => inStream_b_TDATA_int_regslice(27)
    );
\tmp_data_sub_data_3_V_reg_296[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(60),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(60),
      O => inStream_b_TDATA_int_regslice(28)
    );
\tmp_data_sub_data_3_V_reg_296[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(61),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(61),
      O => inStream_b_TDATA_int_regslice(29)
    );
\tmp_data_sub_data_3_V_reg_296[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(62),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(62),
      O => inStream_b_TDATA_int_regslice(30)
    );
\tmp_data_sub_data_3_V_reg_296[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(63),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(63),
      O => inStream_b_TDATA_int_regslice(31)
    );
\tmp_data_sub_data_3_V_reg_296[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(49),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(49),
      O => inStream_b_TDATA_int_regslice(17)
    );
\tmp_data_sub_data_3_V_reg_296[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(50),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(50),
      O => inStream_b_TDATA_int_regslice(18)
    );
\tmp_data_sub_data_3_V_reg_296[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(51),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(51),
      O => inStream_b_TDATA_int_regslice(19)
    );
\tmp_data_sub_data_3_V_reg_296[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(52),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(52),
      O => inStream_b_TDATA_int_regslice(20)
    );
\tmp_data_sub_data_3_V_reg_296[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(53),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(53),
      O => inStream_b_TDATA_int_regslice(21)
    );
\tmp_data_sub_data_3_V_reg_296[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(54),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(54),
      O => inStream_b_TDATA_int_regslice(22)
    );
\tmp_data_sub_data_3_V_reg_296[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(55),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(55),
      O => inStream_b_TDATA_int_regslice(23)
    );
\tmp_data_sub_data_3_V_reg_296[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(56),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(56),
      O => inStream_b_TDATA_int_regslice(24)
    );
\tmp_data_sub_data_3_V_reg_296[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(57),
      I1 => \^b_v_data_1_sel_rd_reg_rep_0\,
      I2 => B_V_data_1_payload_A(57),
      O => inStream_b_TDATA_int_regslice(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_2 is
  port (
    outStream_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_2 : entity is "yolo_acc_top_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_2 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__6_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__5_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^outstream_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \outStream_TDATA[0]_INST_0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \outStream_TDATA[10]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \outStream_TDATA[11]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \outStream_TDATA[12]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \outStream_TDATA[13]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \outStream_TDATA[14]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \outStream_TDATA[15]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \outStream_TDATA[16]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \outStream_TDATA[17]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \outStream_TDATA[18]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \outStream_TDATA[19]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \outStream_TDATA[1]_INST_0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \outStream_TDATA[20]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \outStream_TDATA[21]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \outStream_TDATA[22]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \outStream_TDATA[23]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \outStream_TDATA[24]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \outStream_TDATA[25]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \outStream_TDATA[26]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \outStream_TDATA[27]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \outStream_TDATA[28]_INST_0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \outStream_TDATA[29]_INST_0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \outStream_TDATA[2]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \outStream_TDATA[30]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \outStream_TDATA[31]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \outStream_TDATA[32]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \outStream_TDATA[33]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \outStream_TDATA[34]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \outStream_TDATA[35]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \outStream_TDATA[36]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \outStream_TDATA[37]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \outStream_TDATA[38]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \outStream_TDATA[39]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \outStream_TDATA[3]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \outStream_TDATA[40]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \outStream_TDATA[41]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \outStream_TDATA[42]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \outStream_TDATA[43]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \outStream_TDATA[44]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \outStream_TDATA[45]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \outStream_TDATA[46]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \outStream_TDATA[47]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \outStream_TDATA[48]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \outStream_TDATA[49]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \outStream_TDATA[4]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \outStream_TDATA[50]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \outStream_TDATA[51]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \outStream_TDATA[52]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \outStream_TDATA[53]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \outStream_TDATA[54]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \outStream_TDATA[55]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \outStream_TDATA[56]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \outStream_TDATA[57]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \outStream_TDATA[58]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \outStream_TDATA[59]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \outStream_TDATA[5]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \outStream_TDATA[60]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \outStream_TDATA[61]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \outStream_TDATA[62]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \outStream_TDATA[63]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \outStream_TDATA[6]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \outStream_TDATA[7]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \outStream_TDATA[8]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \outStream_TDATA[9]_INST_0\ : label is "soft_lutpair146";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  outStream_TREADY_int_regslice <= \^outstream_tready_int_regslice\;
\B_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^outstream_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(32),
      Q => B_V_data_1_payload_A(32),
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(33),
      Q => B_V_data_1_payload_A(33),
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(34),
      Q => B_V_data_1_payload_A(34),
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(35),
      Q => B_V_data_1_payload_A(35),
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(36),
      Q => B_V_data_1_payload_A(36),
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(37),
      Q => B_V_data_1_payload_A(37),
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(38),
      Q => B_V_data_1_payload_A(38),
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(39),
      Q => B_V_data_1_payload_A(39),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(40),
      Q => B_V_data_1_payload_A(40),
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(41),
      Q => B_V_data_1_payload_A(41),
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(42),
      Q => B_V_data_1_payload_A(42),
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(43),
      Q => B_V_data_1_payload_A(43),
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(44),
      Q => B_V_data_1_payload_A(44),
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(45),
      Q => B_V_data_1_payload_A(45),
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(46),
      Q => B_V_data_1_payload_A(46),
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(47),
      Q => B_V_data_1_payload_A(47),
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(48),
      Q => B_V_data_1_payload_A(48),
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(49),
      Q => B_V_data_1_payload_A(49),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(50),
      Q => B_V_data_1_payload_A(50),
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(51),
      Q => B_V_data_1_payload_A(51),
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(52),
      Q => B_V_data_1_payload_A(52),
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(53),
      Q => B_V_data_1_payload_A(53),
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(54),
      Q => B_V_data_1_payload_A(54),
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(55),
      Q => B_V_data_1_payload_A(55),
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(56),
      Q => B_V_data_1_payload_A(56),
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(57),
      Q => B_V_data_1_payload_A(57),
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(58),
      Q => B_V_data_1_payload_A(58),
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(59),
      Q => B_V_data_1_payload_A(59),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(60),
      Q => B_V_data_1_payload_A(60),
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(61),
      Q => B_V_data_1_payload_A(61),
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(62),
      Q => B_V_data_1_payload_A(62),
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(63),
      Q => B_V_data_1_payload_A(63),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^outstream_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(32),
      Q => B_V_data_1_payload_B(32),
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(33),
      Q => B_V_data_1_payload_B(33),
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(34),
      Q => B_V_data_1_payload_B(34),
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(35),
      Q => B_V_data_1_payload_B(35),
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(36),
      Q => B_V_data_1_payload_B(36),
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(37),
      Q => B_V_data_1_payload_B(37),
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(38),
      Q => B_V_data_1_payload_B(38),
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(39),
      Q => B_V_data_1_payload_B(39),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(40),
      Q => B_V_data_1_payload_B(40),
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(41),
      Q => B_V_data_1_payload_B(41),
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(42),
      Q => B_V_data_1_payload_B(42),
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(43),
      Q => B_V_data_1_payload_B(43),
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(44),
      Q => B_V_data_1_payload_B(44),
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(45),
      Q => B_V_data_1_payload_B(45),
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(46),
      Q => B_V_data_1_payload_B(46),
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(47),
      Q => B_V_data_1_payload_B(47),
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(48),
      Q => B_V_data_1_payload_B(48),
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(49),
      Q => B_V_data_1_payload_B(49),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(50),
      Q => B_V_data_1_payload_B(50),
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(51),
      Q => B_V_data_1_payload_B(51),
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(52),
      Q => B_V_data_1_payload_B(52),
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(53),
      Q => B_V_data_1_payload_B(53),
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(54),
      Q => B_V_data_1_payload_B(54),
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(55),
      Q => B_V_data_1_payload_B(55),
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(56),
      Q => B_V_data_1_payload_B(56),
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(57),
      Q => B_V_data_1_payload_B(57),
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(58),
      Q => B_V_data_1_payload_B(58),
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(59),
      Q => B_V_data_1_payload_B(59),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(60),
      Q => B_V_data_1_payload_B(60),
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(61),
      Q => B_V_data_1_payload_B(61),
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(62),
      Q => B_V_data_1_payload_B(62),
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(63),
      Q => B_V_data_1_payload_B(63),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => outStream_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__6_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__6_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^outstream_tready_int_regslice\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \B_V_data_1_state_reg[0]_1\(0),
      I4 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__5_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__5_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA2A2A2A2A2A2A2A"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => outStream_TREADY,
      I2 => \^outstream_tready_int_regslice\,
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \B_V_data_1_state_reg[0]_1\(0),
      O => \B_V_data_1_state[0]_i_1__0_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^outstream_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFF44444444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \^outstream_tready_int_regslice\,
      I3 => outStream_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF700070007000"
    )
        port map (
      I0 => \^outstream_tready_int_regslice\,
      I1 => outStream_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg[6]\,
      I5 => Q(1),
      O => D(1)
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => outStream_TREADY,
      I3 => \^outstream_tready_int_regslice\,
      O => ap_done
    );
\outStream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(0)
    );
\outStream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(10)
    );
\outStream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(11)
    );
\outStream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(12)
    );
\outStream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(13)
    );
\outStream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(14)
    );
\outStream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(15)
    );
\outStream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(16)
    );
\outStream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(17)
    );
\outStream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(18)
    );
\outStream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(19)
    );
\outStream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(1)
    );
\outStream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(20)
    );
\outStream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(21)
    );
\outStream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(22)
    );
\outStream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(23)
    );
\outStream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(24)
    );
\outStream_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(25)
    );
\outStream_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(26)
    );
\outStream_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(27)
    );
\outStream_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(28)
    );
\outStream_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(29)
    );
\outStream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(2)
    );
\outStream_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(30)
    );
\outStream_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(31)
    );
\outStream_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(32),
      I1 => B_V_data_1_payload_A(32),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(32)
    );
\outStream_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(33),
      I1 => B_V_data_1_payload_A(33),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(33)
    );
\outStream_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(34),
      I1 => B_V_data_1_payload_A(34),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(34)
    );
\outStream_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(35),
      I1 => B_V_data_1_payload_A(35),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(35)
    );
\outStream_TDATA[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(36),
      I1 => B_V_data_1_payload_A(36),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(36)
    );
\outStream_TDATA[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(37),
      I1 => B_V_data_1_payload_A(37),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(37)
    );
\outStream_TDATA[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(38),
      I1 => B_V_data_1_payload_A(38),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(38)
    );
\outStream_TDATA[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(39),
      I1 => B_V_data_1_payload_A(39),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(39)
    );
\outStream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(3)
    );
\outStream_TDATA[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(40),
      I1 => B_V_data_1_payload_A(40),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(40)
    );
\outStream_TDATA[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(41),
      I1 => B_V_data_1_payload_A(41),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(41)
    );
\outStream_TDATA[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(42),
      I1 => B_V_data_1_payload_A(42),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(42)
    );
\outStream_TDATA[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(43),
      I1 => B_V_data_1_payload_A(43),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(43)
    );
\outStream_TDATA[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(44),
      I1 => B_V_data_1_payload_A(44),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(44)
    );
\outStream_TDATA[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(45),
      I1 => B_V_data_1_payload_A(45),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(45)
    );
\outStream_TDATA[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(46),
      I1 => B_V_data_1_payload_A(46),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(46)
    );
\outStream_TDATA[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(47),
      I1 => B_V_data_1_payload_A(47),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(47)
    );
\outStream_TDATA[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(48),
      I1 => B_V_data_1_payload_A(48),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(48)
    );
\outStream_TDATA[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(49),
      I1 => B_V_data_1_payload_A(49),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(49)
    );
\outStream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(4)
    );
\outStream_TDATA[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(50),
      I1 => B_V_data_1_payload_A(50),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(50)
    );
\outStream_TDATA[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(51),
      I1 => B_V_data_1_payload_A(51),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(51)
    );
\outStream_TDATA[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(52),
      I1 => B_V_data_1_payload_A(52),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(52)
    );
\outStream_TDATA[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(53),
      I1 => B_V_data_1_payload_A(53),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(53)
    );
\outStream_TDATA[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(54),
      I1 => B_V_data_1_payload_A(54),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(54)
    );
\outStream_TDATA[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(55),
      I1 => B_V_data_1_payload_A(55),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(55)
    );
\outStream_TDATA[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(56),
      I1 => B_V_data_1_payload_A(56),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(56)
    );
\outStream_TDATA[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(57),
      I1 => B_V_data_1_payload_A(57),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(57)
    );
\outStream_TDATA[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(58),
      I1 => B_V_data_1_payload_A(58),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(58)
    );
\outStream_TDATA[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(59),
      I1 => B_V_data_1_payload_A(59),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(59)
    );
\outStream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(5)
    );
\outStream_TDATA[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(60),
      I1 => B_V_data_1_payload_A(60),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(60)
    );
\outStream_TDATA[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(61),
      I1 => B_V_data_1_payload_A(61),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(61)
    );
\outStream_TDATA[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(62),
      I1 => B_V_data_1_payload_A(62),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(62)
    );
\outStream_TDATA[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(63),
      I1 => B_V_data_1_payload_A(63),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(63)
    );
\outStream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(6)
    );
\outStream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(7)
    );
\outStream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(8)
    );
\outStream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => outStream_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__7_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1159[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1159[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1159[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1159[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1159[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1159[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1159[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1159[7]_i_2\ : label is "soft_lutpair107";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TKEEP(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TKEEP(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TKEEP(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TKEEP(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TKEEP(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TKEEP(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TKEEP(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TKEEP(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TKEEP(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TKEEP(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TKEEP(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TKEEP(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TKEEP(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TKEEP(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TKEEP(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TKEEP(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__7_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__7_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__11_n_0\
    );
\B_V_data_1_state[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => B_V_data_1_sel0,
      I2 => inStream_a_TVALID,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__11_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_keep_V_reg_1159[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\tmp_keep_V_reg_1159[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
\tmp_keep_V_reg_1159[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(2)
    );
\tmp_keep_V_reg_1159[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(3)
    );
\tmp_keep_V_reg_1159[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(4)
    );
\tmp_keep_V_reg_1159[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(5)
    );
\tmp_keep_V_reg_1159[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(6)
    );
\tmp_keep_V_reg_1159[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_0\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_0\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__8_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__10\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__11\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1164[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1164[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1164[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1164[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1164[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1164[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1164[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1164[7]_i_1\ : label is "soft_lutpair112";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TSTRB(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TSTRB(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TSTRB(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TSTRB(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TSTRB(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TSTRB(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TSTRB(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TSTRB(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TSTRB(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TSTRB(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TSTRB(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TSTRB(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TSTRB(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TSTRB(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TSTRB(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TSTRB(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__8_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__8_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__10_n_0\
    );
\B_V_data_1_state[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => B_V_data_1_sel0,
      I2 => inStream_a_TVALID,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__10_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_strb_V_reg_1164[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\tmp_strb_V_reg_1164[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
\tmp_strb_V_reg_1164[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(2)
    );
\tmp_strb_V_reg_1164[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(3)
    );
\tmp_strb_V_reg_1164[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(4)
    );
\tmp_strb_V_reg_1164[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(5)
    );
\tmp_strb_V_reg_1164[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(6)
    );
\tmp_strb_V_reg_1164[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_5\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_5\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_5\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__7_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \outStream_TKEEP[0]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \outStream_TKEEP[1]_INST_0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \outStream_TKEEP[2]_INST_0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \outStream_TKEEP[3]_INST_0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \outStream_TKEEP[4]_INST_0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \outStream_TKEEP[5]_INST_0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \outStream_TKEEP[6]_INST_0\ : label is "soft_lutpair186";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__7_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__7_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_0\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => outStream_TKEEP(0)
    );
\outStream_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => outStream_TKEEP(1)
    );
\outStream_TKEEP[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => outStream_TKEEP(2)
    );
\outStream_TKEEP[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => outStream_TKEEP(3)
    );
\outStream_TKEEP[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => outStream_TKEEP(4)
    );
\outStream_TKEEP[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => outStream_TKEEP(5)
    );
\outStream_TKEEP[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => outStream_TKEEP(6)
    );
\outStream_TKEEP[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => outStream_TKEEP(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_6\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_6\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_6\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__8_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \outStream_TSTRB[0]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \outStream_TSTRB[1]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \outStream_TSTRB[2]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \outStream_TSTRB[3]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \outStream_TSTRB[4]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \outStream_TSTRB[5]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \outStream_TSTRB[6]_INST_0\ : label is "soft_lutpair193";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__8_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__8_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__2_n_0\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => outStream_TSTRB(0)
    );
\outStream_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => outStream_TSTRB(1)
    );
\outStream_TSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => outStream_TSTRB(2)
    );
\outStream_TSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => outStream_TSTRB(3)
    );
\outStream_TSTRB[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => outStream_TSTRB(4)
    );
\outStream_TSTRB[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => outStream_TSTRB(5)
    );
\outStream_TSTRB[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => outStream_TSTRB(6)
    );
\outStream_TSTRB[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => outStream_TSTRB(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__9_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__9\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__10\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_1169[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_1169[1]_i_1\ : label is "soft_lutpair114";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => inStream_a_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_0\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => inStream_a_TUSER(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_0\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_0\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => inStream_a_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_0\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => inStream_a_TUSER(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_0\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_0\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__9_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__9_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__9_n_0\
    );
\B_V_data_1_state[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => B_V_data_1_sel0,
      I2 => inStream_a_TVALID,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__9_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_user_V_reg_1169[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[1]_0\(0)
    );
\tmp_user_V_reg_1169[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[1]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1_7\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1_7\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1_7\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__9_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__9\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \outStream_TUSER[0]_INST_0\ : label is "soft_lutpair195";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(0),
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1__0_n_0\
    );
\B_V_data_1_payload_A[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(1),
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1__0_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_0\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1__0_n_0\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(0),
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1__0_n_0\
    );
\B_V_data_1_payload_B[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(1),
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1__0_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_0\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1__0_n_0\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__9_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__9_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__3_n_0\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => outStream_TUSER(0)
    );
\outStream_TUSER[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => outStream_TUSER(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized2\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized2\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized2\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__10_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__10\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \outStream_TLAST[0]_INST_0\ : label is "soft_lutpair188";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST,
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_0\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST,
      I1 => \^b_v_data_1_sel_wr\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_0\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__10_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__10_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__4_n_0\
    );
\B_V_data_1_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => outStream_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TID : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__10_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__8\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__9\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1174[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1174[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1174[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1174[3]_i_1\ : label is "soft_lutpair102";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TID(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TID(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TID(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TID(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TID(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TID(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TID(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TID(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TID(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TID(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__10_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__10_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__8_n_0\
    );
\B_V_data_1_state[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => B_V_data_1_sel0,
      I2 => inStream_a_TVALID,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__8_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_id_V_reg_1174[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[4]_0\(0)
    );
\tmp_id_V_reg_1174[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[4]_0\(1)
    );
\tmp_id_V_reg_1174[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(2),
      O => \B_V_data_1_payload_B_reg[4]_0\(2)
    );
\tmp_id_V_reg_1174[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(3),
      O => \B_V_data_1_payload_B_reg[4]_0\(3)
    );
\tmp_id_V_reg_1174[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(4),
      O => \B_V_data_1_payload_B_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3_4\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3_4\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3_4\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__11_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__11\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__6\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \outStream_TID[0]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \outStream_TID[1]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \outStream_TID[2]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \outStream_TID[3]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \outStream_TID[4]_INST_0\ : label is "soft_lutpair181";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__11_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__11_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__5_n_0\
    );
\B_V_data_1_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__5_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => outStream_TID(0)
    );
\outStream_TID[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => outStream_TID(1)
    );
\outStream_TID[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => outStream_TID(2)
    );
\outStream_TID[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => outStream_TID(3)
    );
\outStream_TID[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => outStream_TID(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__11_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__7\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__8\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1179[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1179[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1179[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1179[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1179[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1179[5]_i_1\ : label is "soft_lutpair99";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDEST(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDEST(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDEST(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDEST(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDEST(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_a_TDEST(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDEST(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDEST(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDEST(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDEST(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDEST(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_a_TDEST(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__11_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__11_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__7_n_0\
    );
\B_V_data_1_state[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => B_V_data_1_sel0,
      I2 => inStream_a_TVALID,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__7_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_dest_V_reg_1179[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[5]_0\(0)
    );
\tmp_dest_V_reg_1179[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[5]_0\(1)
    );
\tmp_dest_V_reg_1179[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(2),
      O => \B_V_data_1_payload_B_reg[5]_0\(2)
    );
\tmp_dest_V_reg_1179[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(3),
      O => \B_V_data_1_payload_B_reg[5]_0\(3)
    );
\tmp_dest_V_reg_1179[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(4),
      O => \B_V_data_1_payload_B_reg[5]_0\(4)
    );
\tmp_dest_V_reg_1179[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(5),
      O => \B_V_data_1_payload_B_reg[5]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4_3\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4_3\ : entity is "yolo_acc_top_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4_3\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__12_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__12\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \outStream_TDEST[0]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \outStream_TDEST[1]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \outStream_TDEST[2]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \outStream_TDEST[3]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \outStream_TDEST[4]_INST_0\ : label is "soft_lutpair177";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__12_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__12_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__6_n_0\
    );
\B_V_data_1_state[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__6_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => outStream_TDEST(0)
    );
\outStream_TDEST[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => outStream_TDEST(1)
    );
\outStream_TDEST[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => outStream_TDEST(2)
    );
\outStream_TDEST[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => outStream_TDEST(3)
    );
\outStream_TDEST[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => outStream_TDEST(4)
    );
\outStream_TDEST[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => outStream_TDEST(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_int_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_76_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0 is
begin
yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      DI(0) => DI(0),
      P(13 downto 0) => P(13 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \bias_int_reg_reg[15]\(3 downto 0) => \bias_int_reg_reg[15]\(3 downto 0),
      p_reg_reg_0(0) => p_reg_reg(0),
      \ret_V_fu_76_p2_carry__2\(3 downto 0) => \ret_V_fu_76_p2_carry__2\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_int_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_76_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_9 : entity is "yolo_acc_top_mul_mul_16s_5ns_22_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_9 is
begin
yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_DSP48_0_10
     port map (
      A(15 downto 0) => A(15 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      P(13 downto 0) => P(13 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      \bias_int_reg_reg[15]\(3 downto 0) => \bias_int_reg_reg[15]\(3 downto 0),
      p_reg_reg_0(0) => p_reg_reg(0),
      \ret_V_fu_76_p2_carry__2\(3 downto 0) => \ret_V_fu_76_p2_carry__2\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_9ns_13ns_22_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    grp_fu_279_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_9ns_13ns_22_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_9ns_13ns_22_4_1 is
begin
yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_9ns_13ns_22_4_1_DSP48_1
     port map (
      D(21 downto 0) => D(21 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      grp_fu_279_ce => grp_fu_279_ce,
      p_reg_reg_0(8 downto 0) => p_reg_reg(8 downto 0),
      p_reg_reg_1(12 downto 0) => p_reg_reg_0(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_279_ce : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel0 : out STD_LOGIC;
    kernel_bias_fp_V_ce1 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ret_V_9_reg_301_reg[2]_0\ : out STD_LOGIC;
    \ret_V_9_reg_301_reg[3]_0\ : out STD_LOGIC;
    \ret_V_9_reg_301_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC;
    \rhs_V_fu_84[3]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bias_en_read_reg_286 : in STD_LOGIC;
    B_V_data_1_sel0_0 : in STD_LOGIC;
    inStream_b_TVALID_int_regslice : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    inStream_b_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1 is
  signal B_V_data_1_sel_rd_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal i_V_fu_173_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_reg_i_39_n_0 : STD_LOGIC;
  signal ret_V_9_reg_301 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rhs_V_fu_84 : STD_LOGIC;
  signal \rhs_V_fu_84_reg_n_0_[0]\ : STD_LOGIC;
  signal \rhs_V_fu_84_reg_n_0_[1]\ : STD_LOGIC;
  signal \rhs_V_fu_84_reg_n_0_[2]\ : STD_LOGIC;
  signal \rhs_V_fu_84_reg_n_0_[3]\ : STD_LOGIC;
  signal tmp_data_sub_data_2_V_reg_291 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_data_sub_data_2_V_reg_2910 : STD_LOGIC;
  signal tmp_data_sub_data_3_V_reg_296 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln541_fu_235_p1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_2 : label is "soft_lutpair26";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of ram_reg_i_39 : label is "soft_lutpair26";
begin
  Q(0) <= \^q\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  p_0_in(0) <= \^p_0_in\(0);
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FBFF04"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(2),
      I1 => B_V_data_1_sel_rd_reg(1),
      I2 => B_V_data_1_sel_rd_i_2_n_0,
      I3 => B_V_data_1_sel0_0,
      I4 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[5]\
    );
B_V_data_1_sel_rd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^p_0_in\(0),
      I3 => bias_en_read_reg_286,
      I4 => inStream_b_TVALID_int_regslice,
      O => B_V_data_1_sel_rd_i_2_n_0
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FBFF04"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(2),
      I1 => B_V_data_1_sel_rd_reg(1),
      I2 => B_V_data_1_sel_rd_i_2_n_0,
      I3 => B_V_data_1_sel0_0,
      I4 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[5]_0\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => B_V_data_1_sel0_0,
      I1 => bias_en_read_reg_286,
      I2 => \^p_0_in\(0),
      I3 => ram_reg_i_39_n_0,
      I4 => B_V_data_1_sel_rd_reg(1),
      I5 => B_V_data_1_sel_rd_reg(2),
      O => B_V_data_1_sel0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => \^q\(0),
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => inStream_b_TVALID_int_regslice,
      I3 => bias_en_read_reg_286,
      I4 => \^p_0_in\(0),
      O => ap_enable_reg_pp0_iter10
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init_11
     port map (
      D(1) => flow_control_loop_pipe_sequential_init_U_n_1,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_2,
      E(0) => rhs_V_fu_84,
      Q(0) => \^q\(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_0,
      \ap_CS_fsm_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[0]_1\ => \^ap_enable_reg_pp0_iter1\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => B_V_data_1_sel_rd_reg(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_init_int_reg_0 => ram_reg_i_39_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_4,
      ap_rst_n_inv => ap_rst_n_inv,
      bias_en_read_reg_286 => bias_en_read_reg_286,
      grp_fu_279_ce => grp_fu_279_ce,
      grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      \icmp_ln25_reg_282_reg[0]\ => \^p_0_in\(0),
      p_reg_reg => p_reg_reg,
      \rhs_V_fu_84[3]_i_4_0\(3 downto 0) => \rhs_V_fu_84[3]_i_4\(3 downto 0),
      \rhs_V_fu_84_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_16,
      \rhs_V_fu_84_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_15,
      \rhs_V_fu_84_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \rhs_V_fu_84_reg[3]\(3 downto 0) => i_V_fu_173_p2(3 downto 0),
      \rhs_V_fu_84_reg[3]_0\(3) => \rhs_V_fu_84_reg_n_0_[3]\,
      \rhs_V_fu_84_reg[3]_0\(2) => \rhs_V_fu_84_reg_n_0_[2]\,
      \rhs_V_fu_84_reg[3]_0\(1) => \rhs_V_fu_84_reg_n_0_[1]\,
      \rhs_V_fu_84_reg[3]_0\(0) => \rhs_V_fu_84_reg_n_0_[0]\,
      \trunc_ln1494_reg_286_reg[2]\(2 downto 0) => zext_ln541_fu_235_p1(4 downto 2)
    );
\icmp_ln25_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \^p_0_in\(0),
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFD500D500"
    )
        port map (
      I0 => ram_reg_i_39_n_0,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => \^q\(0),
      I3 => B_V_data_1_sel_rd_reg(1),
      I4 => ram_reg,
      I5 => B_V_data_1_sel_rd_reg(2),
      O => kernel_bias_fp_V_ce1
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(11),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(11),
      I4 => ram_reg_1,
      I5 => ram_reg_2(11),
      O => DIADI(11)
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(10),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(10),
      I4 => ram_reg_1,
      I5 => ram_reg_2(10),
      O => DIADI(10)
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(9),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(9),
      I4 => ram_reg_1,
      I5 => ram_reg_2(9),
      O => DIADI(9)
    );
ram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(8),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(8),
      I4 => ram_reg_1,
      I5 => ram_reg_2(8),
      O => DIADI(8)
    );
ram_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(7),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(7),
      I4 => ram_reg_1,
      I5 => ram_reg_2(7),
      O => DIADI(7)
    );
ram_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(6),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(6),
      I4 => ram_reg_1,
      I5 => ram_reg_2(6),
      O => DIADI(6)
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(5),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(5),
      I4 => ram_reg_1,
      I5 => ram_reg_2(5),
      O => DIADI(5)
    );
ram_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(4),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(4),
      I4 => ram_reg_1,
      I5 => ram_reg_2(4),
      O => DIADI(4)
    );
ram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(3),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(3),
      I4 => ram_reg_1,
      I5 => ram_reg_2(3),
      O => DIADI(3)
    );
ram_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(2),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(2),
      I4 => ram_reg_1,
      I5 => ram_reg_2(2),
      O => DIADI(2)
    );
ram_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(1),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(1),
      I4 => ram_reg_1,
      I5 => ram_reg_2(1),
      O => DIADI(1)
    );
ram_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(0),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(0),
      I4 => ram_reg_1,
      I5 => ram_reg_2(0),
      O => DIADI(0)
    );
ram_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(15),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(31),
      I4 => ram_reg_1,
      I5 => ram_reg_2(31),
      O => DIBDI(15)
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(14),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(30),
      I4 => ram_reg_1,
      I5 => ram_reg_2(30),
      O => DIBDI(14)
    );
ram_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(13),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(29),
      I4 => ram_reg_1,
      I5 => ram_reg_2(29),
      O => DIBDI(13)
    );
ram_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(12),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(28),
      I4 => ram_reg_1,
      I5 => ram_reg_2(28),
      O => DIBDI(12)
    );
ram_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(11),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(27),
      I4 => ram_reg_1,
      I5 => ram_reg_2(27),
      O => DIBDI(11)
    );
ram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(10),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(26),
      I4 => ram_reg_1,
      I5 => ram_reg_2(26),
      O => DIBDI(10)
    );
ram_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(9),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(25),
      I4 => ram_reg_1,
      I5 => ram_reg_2(25),
      O => DIBDI(9)
    );
ram_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(8),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(24),
      I4 => ram_reg_1,
      I5 => ram_reg_2(24),
      O => DIBDI(8)
    );
ram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(7),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(23),
      I4 => ram_reg_1,
      I5 => ram_reg_2(23),
      O => DIBDI(7)
    );
ram_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(6),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(22),
      I4 => ram_reg_1,
      I5 => ram_reg_2(22),
      O => DIBDI(6)
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(5),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(21),
      I4 => ram_reg_1,
      I5 => ram_reg_2(21),
      O => DIBDI(5)
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(4),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(20),
      I4 => ram_reg_1,
      I5 => ram_reg_2(20),
      O => DIBDI(4)
    );
ram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(3),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(19),
      I4 => ram_reg_1,
      I5 => ram_reg_2(19),
      O => DIBDI(3)
    );
ram_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(2),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(18),
      I4 => ram_reg_1,
      I5 => ram_reg_2(18),
      O => DIBDI(2)
    );
ram_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(1),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(17),
      I4 => ram_reg_1,
      I5 => ram_reg_2(17),
      O => DIBDI(1)
    );
ram_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_3_V_reg_296(0),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(16),
      I4 => ram_reg_1,
      I5 => ram_reg_2(16),
      O => DIBDI(0)
    );
ram_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080008888"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(1),
      I1 => bias_en_read_reg_286,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \^q\(0),
      I4 => \^p_0_in\(0),
      I5 => ram_reg_i_39_n_0,
      O => WEA(0)
    );
ram_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFFFF"
    )
        port map (
      I0 => inStream_b_TVALID_int_regslice,
      I1 => bias_en_read_reg_286,
      I2 => \^p_0_in\(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage1,
      O => ram_reg_i_39_n_0
    );
ram_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ret_V_9_reg_301(4),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => zext_ln541_fu_235_p1(4),
      O => \ret_V_9_reg_301_reg[4]_0\
    );
ram_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ret_V_9_reg_301(3),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => zext_ln541_fu_235_p1(3),
      O => \ret_V_9_reg_301_reg[3]_0\
    );
ram_reg_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ret_V_9_reg_301(2),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => zext_ln541_fu_235_p1(2),
      O => \ret_V_9_reg_301_reg[2]_0\
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(15),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(15),
      I4 => ram_reg_1,
      I5 => ram_reg_2(15),
      O => DIADI(15)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(14),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(14),
      I4 => ram_reg_1,
      I5 => ram_reg_2(14),
      O => DIADI(14)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(13),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(13),
      I4 => ram_reg_1,
      I5 => ram_reg_2(13),
      O => DIADI(13)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => tmp_data_sub_data_2_V_reg_291(12),
      I1 => \^q\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ram_reg_0(12),
      I4 => ram_reg_1,
      I5 => ram_reg_2(12),
      O => DIADI(12)
    );
\ret_V_9_reg_301[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B000"
    )
        port map (
      I0 => inStream_b_TVALID_int_regslice,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => bias_en_read_reg_286,
      I4 => \^p_0_in\(0),
      O => tmp_data_sub_data_2_V_reg_2910
    );
\ret_V_9_reg_301[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      I1 => \^q\(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
\ret_V_9_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => zext_ln541_fu_235_p1(2),
      Q => ret_V_9_reg_301(2),
      R => '0'
    );
\ret_V_9_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => zext_ln541_fu_235_p1(3),
      Q => ret_V_9_reg_301(3),
      R => '0'
    );
\ret_V_9_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => zext_ln541_fu_235_p1(4),
      Q => ret_V_9_reg_301(4),
      R => '0'
    );
\rhs_V_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rhs_V_fu_84,
      D => i_V_fu_173_p2(0),
      Q => \rhs_V_fu_84_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\rhs_V_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rhs_V_fu_84,
      D => i_V_fu_173_p2(1),
      Q => \rhs_V_fu_84_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\rhs_V_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rhs_V_fu_84,
      D => i_V_fu_173_p2(2),
      Q => \rhs_V_fu_84_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\rhs_V_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rhs_V_fu_84,
      D => i_V_fu_173_p2(3),
      Q => \rhs_V_fu_84_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_0
    );
\tmp_data_sub_data_2_V_reg_291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(0),
      Q => tmp_data_sub_data_2_V_reg_291(0),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(10),
      Q => tmp_data_sub_data_2_V_reg_291(10),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(11),
      Q => tmp_data_sub_data_2_V_reg_291(11),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(12),
      Q => tmp_data_sub_data_2_V_reg_291(12),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(13),
      Q => tmp_data_sub_data_2_V_reg_291(13),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(14),
      Q => tmp_data_sub_data_2_V_reg_291(14),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(15),
      Q => tmp_data_sub_data_2_V_reg_291(15),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(1),
      Q => tmp_data_sub_data_2_V_reg_291(1),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(2),
      Q => tmp_data_sub_data_2_V_reg_291(2),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(3),
      Q => tmp_data_sub_data_2_V_reg_291(3),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(4),
      Q => tmp_data_sub_data_2_V_reg_291(4),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(5),
      Q => tmp_data_sub_data_2_V_reg_291(5),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(6),
      Q => tmp_data_sub_data_2_V_reg_291(6),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(7),
      Q => tmp_data_sub_data_2_V_reg_291(7),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(8),
      Q => tmp_data_sub_data_2_V_reg_291(8),
      R => '0'
    );
\tmp_data_sub_data_2_V_reg_291_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(9),
      Q => tmp_data_sub_data_2_V_reg_291(9),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(16),
      Q => tmp_data_sub_data_3_V_reg_296(0),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(26),
      Q => tmp_data_sub_data_3_V_reg_296(10),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(27),
      Q => tmp_data_sub_data_3_V_reg_296(11),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(28),
      Q => tmp_data_sub_data_3_V_reg_296(12),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(29),
      Q => tmp_data_sub_data_3_V_reg_296(13),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(30),
      Q => tmp_data_sub_data_3_V_reg_296(14),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(31),
      Q => tmp_data_sub_data_3_V_reg_296(15),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(17),
      Q => tmp_data_sub_data_3_V_reg_296(1),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(18),
      Q => tmp_data_sub_data_3_V_reg_296(2),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(19),
      Q => tmp_data_sub_data_3_V_reg_296(3),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(20),
      Q => tmp_data_sub_data_3_V_reg_296(4),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(21),
      Q => tmp_data_sub_data_3_V_reg_296(5),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(22),
      Q => tmp_data_sub_data_3_V_reg_296(6),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(23),
      Q => tmp_data_sub_data_3_V_reg_296(7),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(24),
      Q => tmp_data_sub_data_3_V_reg_296(8),
      R => '0'
    );
\tmp_data_sub_data_3_V_reg_296_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_2_V_reg_2910,
      D => inStream_b_TDATA_int_regslice(25),
      Q => tmp_data_sub_data_3_V_reg_296(9),
      R => '0'
    );
\trunc_ln1494_reg_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => zext_ln541_fu_235_p1(2),
      R => '0'
    );
\trunc_ln1494_reg_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => zext_ln541_fu_235_p1(3),
      R => '0'
    );
\trunc_ln1494_reg_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => zext_ln541_fu_235_p1(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit is
  port (
    ap_ce_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    bias_en_read_reg_347_pp0_iter3_reg : out STD_LOGIC;
    leaky_read_reg_342_pp0_iter3_reg : out STD_LOGIC;
    col_idx_fu_1761 : out STD_LOGIC;
    ap_ce_reg_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    bias_en_read_reg_286 : in STD_LOGIC;
    leaky_read_reg_292 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ce_reg_reg_2 : in STD_LOGIC;
    ap_ce_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TREADY_int_regslice : in STD_LOGIC;
    \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    inStream_a_TVALID_int_regslice : in STD_LOGIC;
    inStream_b_TVALID_int_regslice : in STD_LOGIC;
    \bias_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \bias_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_in_int_reg_reg[0]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[0]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[1]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[1]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[2]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[2]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[3]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[3]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[4]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[4]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[5]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[5]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[6]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[6]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[7]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[7]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[8]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[8]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[9]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[9]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[10]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[10]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[11]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[11]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[12]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[12]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[13]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[13]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[14]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[14]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[15]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[15]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal \^ap_ce_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_return_int_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal bias_en_int_reg : STD_LOGIC;
  signal \bias_en_read_reg_347_pp0_iter1_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \^bias_en_read_reg_347_pp0_iter3_reg\ : STD_LOGIC;
  signal bias_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \biased_output_V_reg_358[0]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[10]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[11]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[12]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[13]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[14]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[1]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[2]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[3]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[4]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[5]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[6]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[7]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[8]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[9]_i_1_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[0]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[10]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[11]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[12]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[13]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[14]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[1]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[2]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[3]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[4]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[5]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[6]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[7]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[8]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[9]__0_n_0\ : STD_LOGIC;
  signal \^col_idx_fu_1761\ : STD_LOGIC;
  signal data_in_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal data_in_read_reg_353_pp0_iter3_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_330_p2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_post_process_unit_fu_348_bias : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_post_process_unit_fu_348_data_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_post_process_unit_fu_356/bias_en_read_reg_347_pp0_iter2_reg\ : STD_LOGIC;
  signal leaky_int_reg : STD_LOGIC;
  signal \leaky_read_reg_342_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \^leaky_read_reg_342_pp0_iter3_reg\ : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_14 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_15 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_16 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_17 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_18 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_19 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_20 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_21 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_22 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_23 : STD_LOGIC;
  signal p_Result_11_reg_374 : STD_LOGIC;
  signal p_Result_9_fu_96_p3 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \p_Val2_11_fu_201_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_11_reg_380 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \p_Val2_8_fu_90_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_7\ : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_i_4_n_0 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_7 : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__2_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_i_1_n_0 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_i_2_n_0 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_i_3_n_0 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_i_4_n_0 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_n_3 : STD_LOGIC;
  signal sext_ln823_fu_151_p1 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal tmp_fu_222_p3 : STD_LOGIC;
  signal \NLW_p_Val2_11_fu_201_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_11_fu_201_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_8_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ret_V_fu_76_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_76_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_76_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_76_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1\ : label is "soft_lutpair33";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bias_en_read_reg_347_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/bias_en_read_reg_347_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \bias_en_read_reg_347_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/bias_en_read_reg_347_pp0_iter1_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[12]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[9]_i_1\ : label is "soft_lutpair45";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2 ";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_0_V_reg_1239[9]_i_1\ : label is "soft_lutpair33";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3 ";
  attribute srl_bus_name of \leaky_read_reg_342_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/leaky_read_reg_342_pp0_iter2_reg_reg ";
  attribute srl_name of \leaky_read_reg_342_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_348/leaky_read_reg_342_pp0_iter2_reg_reg[0]_srl3 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_Val2_8_fu_90_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_8_fu_90_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_8_fu_90_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_8_fu_90_p2_carry__2\ : label is 35;
begin
  E(0) <= \^e\(0);
  ap_ce_reg <= \^ap_ce_reg\;
  ap_ce_reg_reg_0(0) <= \^ap_ce_reg_reg_0\(0);
  bias_en_read_reg_347_pp0_iter3_reg <= \^bias_en_read_reg_347_pp0_iter3_reg\;
  col_idx_fu_1761 <= \^col_idx_fu_1761\;
  leaky_read_reg_342_pp0_iter3_reg <= \^leaky_read_reg_342_pp0_iter3_reg\;
\Range2_all_ones_reg_391[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_ce_reg\,
      I1 => \grp_post_process_unit_fu_356/bias_en_read_reg_347_pp0_iter2_reg\,
      O => \^ap_ce_reg_reg_0\(0)
    );
\Range2_all_ones_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => sext_ln823_fu_151_p1(13),
      Q => p_Result_11_reg_374,
      R => '0'
    );
ap_ce_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEAEAE"
    )
        port map (
      I0 => \^col_idx_fu_1761\,
      I1 => Q(1),
      I2 => ap_ce_reg_reg_2,
      I3 => ap_ce_reg_reg_3(0),
      I4 => outStream_TREADY_int_regslice,
      O => \^e\(0)
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^e\(0),
      Q => \^ap_ce_reg\,
      R => '0'
    );
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(0),
      O => \ap_return_int_reg[0]_i_1_n_0\
    );
\ap_return_int_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(0),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[0]__0_n_0\,
      O => \ap_return_int_reg[0]_i_2_n_0\
    );
\ap_return_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(10),
      O => \ap_return_int_reg[10]_i_1_n_0\
    );
\ap_return_int_reg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(10),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[10]__0_n_0\,
      O => \ap_return_int_reg[10]_i_2_n_0\
    );
\ap_return_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(11),
      O => \ap_return_int_reg[11]_i_1_n_0\
    );
\ap_return_int_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(11),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[11]__0_n_0\,
      O => \ap_return_int_reg[11]_i_2_n_0\
    );
\ap_return_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(12),
      O => \ap_return_int_reg[12]_i_1_n_0\
    );
\ap_return_int_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(12),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[12]__0_n_0\,
      O => \ap_return_int_reg[12]_i_2_n_0\
    );
\ap_return_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(13),
      O => \ap_return_int_reg[13]_i_1_n_0\
    );
\ap_return_int_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(13),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[13]__0_n_0\,
      O => \ap_return_int_reg[13]_i_2_n_0\
    );
\ap_return_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(14),
      O => \ap_return_int_reg[14]_i_1_n_0\
    );
\ap_return_int_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(14),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[14]__0_n_0\,
      O => \ap_return_int_reg[14]_i_2_n_0\
    );
\ap_return_int_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00FFFFDF000000"
    )
        port map (
      I0 => p_Result_11_reg_374,
      I1 => p_Val2_11_reg_380(14),
      I2 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I3 => tmp_fu_222_p3,
      I4 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I5 => data_in_read_reg_353_pp0_iter3_reg(15),
      O => \ap_return_int_reg[15]_i_1_n_0\
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(1),
      O => \ap_return_int_reg[1]_i_1_n_0\
    );
\ap_return_int_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(1),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[1]__0_n_0\,
      O => \ap_return_int_reg[1]_i_2_n_0\
    );
\ap_return_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(2),
      O => \ap_return_int_reg[2]_i_1_n_0\
    );
\ap_return_int_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(2),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[2]__0_n_0\,
      O => \ap_return_int_reg[2]_i_2_n_0\
    );
\ap_return_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(3),
      O => \ap_return_int_reg[3]_i_1_n_0\
    );
\ap_return_int_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(3),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[3]__0_n_0\,
      O => \ap_return_int_reg[3]_i_2_n_0\
    );
\ap_return_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(4),
      O => \ap_return_int_reg[4]_i_1_n_0\
    );
\ap_return_int_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(4),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[4]__0_n_0\,
      O => \ap_return_int_reg[4]_i_2_n_0\
    );
\ap_return_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(5),
      O => \ap_return_int_reg[5]_i_1_n_0\
    );
\ap_return_int_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(5),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[5]__0_n_0\,
      O => \ap_return_int_reg[5]_i_2_n_0\
    );
\ap_return_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(6),
      O => \ap_return_int_reg[6]_i_1_n_0\
    );
\ap_return_int_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(6),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[6]__0_n_0\,
      O => \ap_return_int_reg[6]_i_2_n_0\
    );
\ap_return_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(7),
      O => \ap_return_int_reg[7]_i_1_n_0\
    );
\ap_return_int_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(7),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[7]__0_n_0\,
      O => \ap_return_int_reg[7]_i_2_n_0\
    );
\ap_return_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(8),
      O => \ap_return_int_reg[8]_i_1_n_0\
    );
\ap_return_int_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(8),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[8]__0_n_0\,
      O => \ap_return_int_reg[8]_i_2_n_0\
    );
\ap_return_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(9),
      O => \ap_return_int_reg[9]_i_1_n_0\
    );
\ap_return_int_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => p_Val2_11_reg_380(9),
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => \^leaky_read_reg_342_pp0_iter3_reg\,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[9]__0_n_0\,
      O => \ap_return_int_reg[9]_i_2_n_0\
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[0]_i_1_n_0\,
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[10]_i_1_n_0\,
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[11]_i_1_n_0\,
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[12]_i_1_n_0\,
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[13]_i_1_n_0\,
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[14]_i_1_n_0\,
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[15]_i_1_n_0\,
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[1]_i_1_n_0\,
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[2]_i_1_n_0\,
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[3]_i_1_n_0\,
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[4]_i_1_n_0\,
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[5]_i_1_n_0\,
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[6]_i_1_n_0\,
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[7]_i_1_n_0\,
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[8]_i_1_n_0\,
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \ap_return_int_reg[9]_i_1_n_0\,
      Q => ap_return_int_reg(9),
      R => '0'
    );
\bias_en_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => bias_en_read_reg_286,
      Q => bias_en_int_reg,
      R => '0'
    );
\bias_en_read_reg_347_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => bias_en_int_reg,
      Q => \bias_en_read_reg_347_pp0_iter1_reg_reg[0]_srl2_n_0\
    );
\bias_en_read_reg_347_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \bias_en_read_reg_347_pp0_iter1_reg_reg[0]_srl2_n_0\,
      Q => \grp_post_process_unit_fu_356/bias_en_read_reg_347_pp0_iter2_reg\,
      R => '0'
    );
\bias_en_read_reg_347_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \grp_post_process_unit_fu_356/bias_en_read_reg_347_pp0_iter2_reg\,
      Q => \^bias_en_read_reg_347_pp0_iter3_reg\,
      R => '0'
    );
\bias_int_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(0),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(0),
      O => grp_post_process_unit_fu_348_bias(0)
    );
\bias_int_reg[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(10),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(10),
      O => grp_post_process_unit_fu_348_bias(10)
    );
\bias_int_reg[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(11),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(11),
      O => grp_post_process_unit_fu_348_bias(11)
    );
\bias_int_reg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(12),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(12),
      O => grp_post_process_unit_fu_348_bias(12)
    );
\bias_int_reg[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(13),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(13),
      O => grp_post_process_unit_fu_348_bias(13)
    );
\bias_int_reg[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(14),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(14),
      O => grp_post_process_unit_fu_348_bias(14)
    );
\bias_int_reg[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(15),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(15),
      O => grp_post_process_unit_fu_348_bias(15)
    );
\bias_int_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(1),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(1),
      O => grp_post_process_unit_fu_348_bias(1)
    );
\bias_int_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(2),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(2),
      O => grp_post_process_unit_fu_348_bias(2)
    );
\bias_int_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(3),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(3),
      O => grp_post_process_unit_fu_348_bias(3)
    );
\bias_int_reg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(4),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(4),
      O => grp_post_process_unit_fu_348_bias(4)
    );
\bias_int_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(5),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(5),
      O => grp_post_process_unit_fu_348_bias(5)
    );
\bias_int_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(6),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(6),
      O => grp_post_process_unit_fu_348_bias(6)
    );
\bias_int_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(7),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(7),
      O => grp_post_process_unit_fu_348_bias(7)
    );
\bias_int_reg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(8),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(8),
      O => grp_post_process_unit_fu_348_bias(8)
    );
\bias_int_reg[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \bias_int_reg_reg[15]_0\(9),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_1\(9),
      O => grp_post_process_unit_fu_348_bias(9)
    );
\bias_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(0),
      Q => bias_int_reg(0),
      R => '0'
    );
\bias_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(10),
      Q => bias_int_reg(10),
      R => '0'
    );
\bias_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(11),
      Q => bias_int_reg(11),
      R => '0'
    );
\bias_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(12),
      Q => bias_int_reg(12),
      R => '0'
    );
\bias_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(13),
      Q => bias_int_reg(13),
      R => '0'
    );
\bias_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(14),
      Q => bias_int_reg(14),
      R => '0'
    );
\bias_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(15),
      Q => bias_int_reg(15),
      R => '0'
    );
\bias_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(1),
      Q => bias_int_reg(1),
      R => '0'
    );
\bias_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(2),
      Q => bias_int_reg(2),
      R => '0'
    );
\bias_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(3),
      Q => bias_int_reg(3),
      R => '0'
    );
\bias_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(4),
      Q => bias_int_reg(4),
      R => '0'
    );
\bias_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(5),
      Q => bias_int_reg(5),
      R => '0'
    );
\bias_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(6),
      Q => bias_int_reg(6),
      R => '0'
    );
\bias_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(7),
      Q => bias_int_reg(7),
      R => '0'
    );
\bias_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(8),
      Q => bias_int_reg(8),
      R => '0'
    );
\bias_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_bias(9),
      Q => bias_int_reg(9),
      R => '0'
    );
\biased_output_V_reg_358[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => p_Val2_8_fu_90_p2_carry_n_7,
      O => \biased_output_V_reg_358[0]_i_1_n_0\
    );
\biased_output_V_reg_358[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__1_n_5\,
      O => \biased_output_V_reg_358[10]_i_1_n_0\
    );
\biased_output_V_reg_358[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__1_n_4\,
      O => \biased_output_V_reg_358[11]_i_1_n_0\
    );
\biased_output_V_reg_358[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__2_n_7\,
      O => \biased_output_V_reg_358[12]_i_1_n_0\
    );
\biased_output_V_reg_358[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__2_n_6\,
      O => \biased_output_V_reg_358[13]_i_1_n_0\
    );
\biased_output_V_reg_358[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__2_n_5\,
      O => \biased_output_V_reg_358[14]_i_1_n_0\
    );
\biased_output_V_reg_358[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => p_Val2_8_fu_90_p2_carry_n_6,
      O => \biased_output_V_reg_358[1]_i_1_n_0\
    );
\biased_output_V_reg_358[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => p_Val2_8_fu_90_p2_carry_n_5,
      O => \biased_output_V_reg_358[2]_i_1_n_0\
    );
\biased_output_V_reg_358[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => p_Val2_8_fu_90_p2_carry_n_4,
      O => \biased_output_V_reg_358[3]_i_1_n_0\
    );
\biased_output_V_reg_358[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__0_n_7\,
      O => \biased_output_V_reg_358[4]_i_1_n_0\
    );
\biased_output_V_reg_358[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__0_n_6\,
      O => \biased_output_V_reg_358[5]_i_1_n_0\
    );
\biased_output_V_reg_358[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__0_n_5\,
      O => \biased_output_V_reg_358[6]_i_1_n_0\
    );
\biased_output_V_reg_358[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__0_n_4\,
      O => \biased_output_V_reg_358[7]_i_1_n_0\
    );
\biased_output_V_reg_358[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__1_n_7\,
      O => \biased_output_V_reg_358[8]_i_1_n_0\
    );
\biased_output_V_reg_358[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__1_n_6\,
      O => \biased_output_V_reg_358[9]_i_1_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(0),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(10),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(11),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(12),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(13),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(14),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => A(15),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(1),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(2),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(3),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(4),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(5),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(6),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(7),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(8),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => a_reg(9),
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[0]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[10]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[11]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[12]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[13]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[14]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => tmp_fu_222_p3,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[1]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[2]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[3]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[4]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[5]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[6]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[7]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[8]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[9]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[0]_i_1_n_0\,
      Q => a_reg(0),
      S => '0'
    );
\biased_output_V_reg_358_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[10]_i_1_n_0\,
      Q => a_reg(10),
      S => '0'
    );
\biased_output_V_reg_358_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[11]_i_1_n_0\,
      Q => a_reg(11),
      S => '0'
    );
\biased_output_V_reg_358_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[12]_i_1_n_0\,
      Q => a_reg(12),
      S => '0'
    );
\biased_output_V_reg_358_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[13]_i_1_n_0\,
      Q => a_reg(13),
      S => '0'
    );
\biased_output_V_reg_358_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[14]_i_1_n_0\,
      Q => a_reg(14),
      S => '0'
    );
\biased_output_V_reg_358_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[1]_i_1_n_0\,
      Q => a_reg(1),
      S => '0'
    );
\biased_output_V_reg_358_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[2]_i_1_n_0\,
      Q => a_reg(2),
      S => '0'
    );
\biased_output_V_reg_358_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[3]_i_1_n_0\,
      Q => a_reg(3),
      S => '0'
    );
\biased_output_V_reg_358_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[4]_i_1_n_0\,
      Q => a_reg(4),
      S => '0'
    );
\biased_output_V_reg_358_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[5]_i_1_n_0\,
      Q => a_reg(5),
      S => '0'
    );
\biased_output_V_reg_358_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[6]_i_1_n_0\,
      Q => a_reg(6),
      S => '0'
    );
\biased_output_V_reg_358_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[7]_i_1_n_0\,
      Q => a_reg(7),
      S => '0'
    );
\biased_output_V_reg_358_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[8]_i_1_n_0\,
      Q => a_reg(8),
      S => '0'
    );
\biased_output_V_reg_358_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \biased_output_V_reg_358[9]_i_1_n_0\,
      Q => a_reg(9),
      S => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(0),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(0),
      O => ap_ce_reg_reg_1(0)
    );
\curr_output_data_sub_data_0_V_reg_1239[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(10),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(10),
      O => ap_ce_reg_reg_1(10)
    );
\curr_output_data_sub_data_0_V_reg_1239[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(11),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(11),
      O => ap_ce_reg_reg_1(11)
    );
\curr_output_data_sub_data_0_V_reg_1239[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(12),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(12),
      O => ap_ce_reg_reg_1(12)
    );
\curr_output_data_sub_data_0_V_reg_1239[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(13),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(13),
      O => ap_ce_reg_reg_1(13)
    );
\curr_output_data_sub_data_0_V_reg_1239[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(14),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(14),
      O => ap_ce_reg_reg_1(14)
    );
\curr_output_data_sub_data_0_V_reg_1239[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[15]_i_1_n_0\,
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(15),
      O => ap_ce_reg_reg_1(15)
    );
\curr_output_data_sub_data_0_V_reg_1239[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(1),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(1),
      O => ap_ce_reg_reg_1(1)
    );
\curr_output_data_sub_data_0_V_reg_1239[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(2),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(2),
      O => ap_ce_reg_reg_1(2)
    );
\curr_output_data_sub_data_0_V_reg_1239[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(3),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(3),
      O => ap_ce_reg_reg_1(3)
    );
\curr_output_data_sub_data_0_V_reg_1239[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(4),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(4),
      O => ap_ce_reg_reg_1(4)
    );
\curr_output_data_sub_data_0_V_reg_1239[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(5),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(5),
      O => ap_ce_reg_reg_1(5)
    );
\curr_output_data_sub_data_0_V_reg_1239[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(6),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(6),
      O => ap_ce_reg_reg_1(6)
    );
\curr_output_data_sub_data_0_V_reg_1239[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(7),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(7),
      O => ap_ce_reg_reg_1(7)
    );
\curr_output_data_sub_data_0_V_reg_1239[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(8),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(8),
      O => ap_ce_reg_reg_1(8)
    );
\curr_output_data_sub_data_0_V_reg_1239[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2_n_0\,
      I1 => \^bias_en_read_reg_347_pp0_iter3_reg\,
      I2 => data_in_read_reg_353_pp0_iter3_reg(9),
      I3 => \^ap_ce_reg\,
      I4 => ap_return_int_reg(9),
      O => ap_ce_reg_reg_1(9)
    );
\data_in_int_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[0]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[0]_1\,
      O => grp_post_process_unit_fu_348_data_in(0)
    );
\data_in_int_reg[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[10]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[10]_1\,
      O => grp_post_process_unit_fu_348_data_in(10)
    );
\data_in_int_reg[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[11]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[11]_1\,
      O => grp_post_process_unit_fu_348_data_in(11)
    );
\data_in_int_reg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[12]_1\,
      O => grp_post_process_unit_fu_348_data_in(12)
    );
\data_in_int_reg[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[13]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[13]_1\,
      O => grp_post_process_unit_fu_348_data_in(13)
    );
\data_in_int_reg[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[14]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[14]_1\,
      O => grp_post_process_unit_fu_348_data_in(14)
    );
\data_in_int_reg[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[15]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[15]_1\,
      O => grp_post_process_unit_fu_348_data_in(15)
    );
\data_in_int_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[1]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[1]_1\,
      O => grp_post_process_unit_fu_348_data_in(1)
    );
\data_in_int_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[2]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[2]_1\,
      O => grp_post_process_unit_fu_348_data_in(2)
    );
\data_in_int_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[3]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[3]_1\,
      O => grp_post_process_unit_fu_348_data_in(3)
    );
\data_in_int_reg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[4]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[4]_1\,
      O => grp_post_process_unit_fu_348_data_in(4)
    );
\data_in_int_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[5]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[5]_1\,
      O => grp_post_process_unit_fu_348_data_in(5)
    );
\data_in_int_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[6]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[6]_1\,
      O => grp_post_process_unit_fu_348_data_in(6)
    );
\data_in_int_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[7]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[7]_1\,
      O => grp_post_process_unit_fu_348_data_in(7)
    );
\data_in_int_reg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[8]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[8]_1\,
      O => grp_post_process_unit_fu_348_data_in(8)
    );
\data_in_int_reg[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[9]_0\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[9]_1\,
      O => grp_post_process_unit_fu_348_data_in(9)
    );
\data_in_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(0),
      Q => data_in_int_reg(0),
      R => '0'
    );
\data_in_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(10),
      Q => data_in_int_reg(10),
      R => '0'
    );
\data_in_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(11),
      Q => data_in_int_reg(11),
      R => '0'
    );
\data_in_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(12),
      Q => data_in_int_reg(12),
      R => '0'
    );
\data_in_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(13),
      Q => data_in_int_reg(13),
      R => '0'
    );
\data_in_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(14),
      Q => data_in_int_reg(14),
      R => '0'
    );
\data_in_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(15),
      Q => data_in_int_reg(15),
      R => '0'
    );
\data_in_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(1),
      Q => data_in_int_reg(1),
      R => '0'
    );
\data_in_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(2),
      Q => data_in_int_reg(2),
      R => '0'
    );
\data_in_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(3),
      Q => data_in_int_reg(3),
      R => '0'
    );
\data_in_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(4),
      Q => data_in_int_reg(4),
      R => '0'
    );
\data_in_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(5),
      Q => data_in_int_reg(5),
      R => '0'
    );
\data_in_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(6),
      Q => data_in_int_reg(6),
      R => '0'
    );
\data_in_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(7),
      Q => data_in_int_reg(7),
      R => '0'
    );
\data_in_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(8),
      Q => data_in_int_reg(8),
      R => '0'
    );
\data_in_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_post_process_unit_fu_348_data_in(9),
      Q => data_in_int_reg(9),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(0),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(10),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(11),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(12),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(13),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(14),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(15),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(1),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(2),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(3),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(4),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(5),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(6),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(7),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(8),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => data_in_int_reg(9),
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(0),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(10),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(11),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(12),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(13),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(14),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(15),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(1),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(2),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(3),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(4),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(5),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(6),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(7),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(8),
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => data_in_read_reg_353_pp0_iter3_reg(9),
      R => '0'
    );
\leaky_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => leaky_read_reg_292,
      Q => leaky_int_reg,
      R => '0'
    );
\leaky_read_reg_342_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg\,
      CLK => ap_clk,
      D => leaky_int_reg,
      Q => \leaky_read_reg_342_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\leaky_read_reg_342_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \leaky_read_reg_342_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => \^leaky_read_reg_342_pp0_iter3_reg\,
      R => '0'
    );
mul_mul_16s_5ns_22_4_0_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0_9
     port map (
      A(15 downto 0) => A(15 downto 0),
      DI(0) => mul_mul_16s_5ns_22_4_0_U11_n_23,
      E(0) => \^ap_ce_reg\,
      P(13 downto 1) => sext_ln823_fu_151_p1(13 downto 1),
      P(0) => grp_fu_330_p2(8),
      Q(3 downto 0) => bias_int_reg(15 downto 12),
      S(3) => mul_mul_16s_5ns_22_4_0_U11_n_14,
      S(2) => mul_mul_16s_5ns_22_4_0_U11_n_15,
      S(1) => mul_mul_16s_5ns_22_4_0_U11_n_16,
      S(0) => mul_mul_16s_5ns_22_4_0_U11_n_17,
      ap_clk => ap_clk,
      \bias_int_reg_reg[15]\(3) => mul_mul_16s_5ns_22_4_0_U11_n_18,
      \bias_int_reg_reg[15]\(2) => mul_mul_16s_5ns_22_4_0_U11_n_19,
      \bias_int_reg_reg[15]\(1) => mul_mul_16s_5ns_22_4_0_U11_n_20,
      \bias_int_reg_reg[15]\(0) => mul_mul_16s_5ns_22_4_0_U11_n_21,
      p_reg_reg(0) => mul_mul_16s_5ns_22_4_0_U11_n_22,
      \ret_V_fu_76_p2_carry__2\(3 downto 0) => data_in_int_reg(15 downto 12)
    );
p_Val2_11_fu_201_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_11_fu_201_p2_carry_n_0,
      CO(2) => p_Val2_11_fu_201_p2_carry_n_1,
      CO(1) => p_Val2_11_fu_201_p2_carry_n_2,
      CO(0) => p_Val2_11_fu_201_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => grp_fu_330_p2(8),
      O(3 downto 0) => p_Val2_11_fu_201_p2(3 downto 0),
      S(3 downto 1) => sext_ln823_fu_151_p1(3 downto 1),
      S(0) => mul_mul_16s_5ns_22_4_0_U11_n_22
    );
\p_Val2_11_fu_201_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_11_fu_201_p2_carry_n_0,
      CO(3) => \p_Val2_11_fu_201_p2_carry__0_n_0\,
      CO(2) => \p_Val2_11_fu_201_p2_carry__0_n_1\,
      CO(1) => \p_Val2_11_fu_201_p2_carry__0_n_2\,
      CO(0) => \p_Val2_11_fu_201_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_Val2_11_fu_201_p2(7 downto 4),
      S(3 downto 0) => sext_ln823_fu_151_p1(7 downto 4)
    );
\p_Val2_11_fu_201_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_fu_201_p2_carry__0_n_0\,
      CO(3) => \p_Val2_11_fu_201_p2_carry__1_n_0\,
      CO(2) => \p_Val2_11_fu_201_p2_carry__1_n_1\,
      CO(1) => \p_Val2_11_fu_201_p2_carry__1_n_2\,
      CO(0) => \p_Val2_11_fu_201_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_Val2_11_fu_201_p2(11 downto 8),
      S(3 downto 0) => sext_ln823_fu_151_p1(11 downto 8)
    );
\p_Val2_11_fu_201_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_fu_201_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_11_fu_201_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_11_fu_201_p2_carry__2_n_2\,
      CO(0) => \p_Val2_11_fu_201_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => \NLW_p_Val2_11_fu_201_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_Val2_11_fu_201_p2(14 downto 12),
      S(3 downto 2) => B"01",
      S(1 downto 0) => sext_ln823_fu_151_p1(13 downto 12)
    );
\p_Val2_11_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(0),
      Q => p_Val2_11_reg_380(0),
      R => '0'
    );
\p_Val2_11_reg_380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(10),
      Q => p_Val2_11_reg_380(10),
      R => '0'
    );
\p_Val2_11_reg_380_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(11),
      Q => p_Val2_11_reg_380(11),
      R => '0'
    );
\p_Val2_11_reg_380_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(12),
      Q => p_Val2_11_reg_380(12),
      R => '0'
    );
\p_Val2_11_reg_380_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(13),
      Q => p_Val2_11_reg_380(13),
      R => '0'
    );
\p_Val2_11_reg_380_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(14),
      Q => p_Val2_11_reg_380(14),
      R => '0'
    );
\p_Val2_11_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(1),
      Q => p_Val2_11_reg_380(1),
      R => '0'
    );
\p_Val2_11_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(2),
      Q => p_Val2_11_reg_380(2),
      R => '0'
    );
\p_Val2_11_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(3),
      Q => p_Val2_11_reg_380(3),
      R => '0'
    );
\p_Val2_11_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(4),
      Q => p_Val2_11_reg_380(4),
      R => '0'
    );
\p_Val2_11_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(5),
      Q => p_Val2_11_reg_380(5),
      R => '0'
    );
\p_Val2_11_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(6),
      Q => p_Val2_11_reg_380(6),
      R => '0'
    );
\p_Val2_11_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(7),
      Q => p_Val2_11_reg_380(7),
      R => '0'
    );
\p_Val2_11_reg_380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(8),
      Q => p_Val2_11_reg_380(8),
      R => '0'
    );
\p_Val2_11_reg_380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\(0),
      D => p_Val2_11_fu_201_p2(9),
      Q => p_Val2_11_reg_380(9),
      R => '0'
    );
p_Val2_8_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_8_fu_90_p2_carry_n_0,
      CO(2) => p_Val2_8_fu_90_p2_carry_n_1,
      CO(1) => p_Val2_8_fu_90_p2_carry_n_2,
      CO(0) => p_Val2_8_fu_90_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => bias_int_reg(3 downto 0),
      O(3) => p_Val2_8_fu_90_p2_carry_n_4,
      O(2) => p_Val2_8_fu_90_p2_carry_n_5,
      O(1) => p_Val2_8_fu_90_p2_carry_n_6,
      O(0) => p_Val2_8_fu_90_p2_carry_n_7,
      S(3) => p_Val2_8_fu_90_p2_carry_i_1_n_0,
      S(2) => p_Val2_8_fu_90_p2_carry_i_2_n_0,
      S(1) => p_Val2_8_fu_90_p2_carry_i_3_n_0,
      S(0) => p_Val2_8_fu_90_p2_carry_i_4_n_0
    );
\p_Val2_8_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_8_fu_90_p2_carry_n_0,
      CO(3) => \p_Val2_8_fu_90_p2_carry__0_n_0\,
      CO(2) => \p_Val2_8_fu_90_p2_carry__0_n_1\,
      CO(1) => \p_Val2_8_fu_90_p2_carry__0_n_2\,
      CO(0) => \p_Val2_8_fu_90_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bias_int_reg(7 downto 4),
      O(3) => \p_Val2_8_fu_90_p2_carry__0_n_4\,
      O(2) => \p_Val2_8_fu_90_p2_carry__0_n_5\,
      O(1) => \p_Val2_8_fu_90_p2_carry__0_n_6\,
      O(0) => \p_Val2_8_fu_90_p2_carry__0_n_7\,
      S(3) => \p_Val2_8_fu_90_p2_carry__0_i_1_n_0\,
      S(2) => \p_Val2_8_fu_90_p2_carry__0_i_2_n_0\,
      S(1) => \p_Val2_8_fu_90_p2_carry__0_i_3_n_0\,
      S(0) => \p_Val2_8_fu_90_p2_carry__0_i_4_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(7),
      I1 => data_in_int_reg(7),
      O => \p_Val2_8_fu_90_p2_carry__0_i_1_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(6),
      I1 => data_in_int_reg(6),
      O => \p_Val2_8_fu_90_p2_carry__0_i_2_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(5),
      I1 => data_in_int_reg(5),
      O => \p_Val2_8_fu_90_p2_carry__0_i_3_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(4),
      I1 => data_in_int_reg(4),
      O => \p_Val2_8_fu_90_p2_carry__0_i_4_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_fu_90_p2_carry__0_n_0\,
      CO(3) => \p_Val2_8_fu_90_p2_carry__1_n_0\,
      CO(2) => \p_Val2_8_fu_90_p2_carry__1_n_1\,
      CO(1) => \p_Val2_8_fu_90_p2_carry__1_n_2\,
      CO(0) => \p_Val2_8_fu_90_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bias_int_reg(11 downto 8),
      O(3) => \p_Val2_8_fu_90_p2_carry__1_n_4\,
      O(2) => \p_Val2_8_fu_90_p2_carry__1_n_5\,
      O(1) => \p_Val2_8_fu_90_p2_carry__1_n_6\,
      O(0) => \p_Val2_8_fu_90_p2_carry__1_n_7\,
      S(3) => \p_Val2_8_fu_90_p2_carry__1_i_1_n_0\,
      S(2) => \p_Val2_8_fu_90_p2_carry__1_i_2_n_0\,
      S(1) => \p_Val2_8_fu_90_p2_carry__1_i_3_n_0\,
      S(0) => \p_Val2_8_fu_90_p2_carry__1_i_4_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(11),
      I1 => data_in_int_reg(11),
      O => \p_Val2_8_fu_90_p2_carry__1_i_1_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(10),
      I1 => data_in_int_reg(10),
      O => \p_Val2_8_fu_90_p2_carry__1_i_2_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(9),
      I1 => data_in_int_reg(9),
      O => \p_Val2_8_fu_90_p2_carry__1_i_3_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(8),
      I1 => data_in_int_reg(8),
      O => \p_Val2_8_fu_90_p2_carry__1_i_4_n_0\
    );
\p_Val2_8_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_fu_90_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_8_fu_90_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_8_fu_90_p2_carry__2_n_1\,
      CO(1) => \p_Val2_8_fu_90_p2_carry__2_n_2\,
      CO(0) => \p_Val2_8_fu_90_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => bias_int_reg(14 downto 12),
      O(3) => p_Result_9_fu_96_p3,
      O(2) => \p_Val2_8_fu_90_p2_carry__2_n_5\,
      O(1) => \p_Val2_8_fu_90_p2_carry__2_n_6\,
      O(0) => \p_Val2_8_fu_90_p2_carry__2_n_7\,
      S(3) => mul_mul_16s_5ns_22_4_0_U11_n_18,
      S(2) => mul_mul_16s_5ns_22_4_0_U11_n_19,
      S(1) => mul_mul_16s_5ns_22_4_0_U11_n_20,
      S(0) => mul_mul_16s_5ns_22_4_0_U11_n_21
    );
p_Val2_8_fu_90_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(3),
      I1 => data_in_int_reg(3),
      O => p_Val2_8_fu_90_p2_carry_i_1_n_0
    );
p_Val2_8_fu_90_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(2),
      I1 => data_in_int_reg(2),
      O => p_Val2_8_fu_90_p2_carry_i_2_n_0
    );
p_Val2_8_fu_90_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(1),
      I1 => data_in_int_reg(1),
      O => p_Val2_8_fu_90_p2_carry_i_3_n_0
    );
p_Val2_8_fu_90_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(0),
      I1 => data_in_int_reg(0),
      O => p_Val2_8_fu_90_p2_carry_i_4_n_0
    );
p_reg_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      O => A(15)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__0_n_5\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(6)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__0_n_6\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(5)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__0_n_7\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(4)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_8_fu_90_p2_carry_n_4,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(3)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_8_fu_90_p2_carry_n_5,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(2)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_8_fu_90_p2_carry_n_6,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(1)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_8_fu_90_p2_carry_n_7,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__2_n_5\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(14)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__2_n_6\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(13)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__2_n_7\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(12)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__1_n_4\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(11)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__1_n_5\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(10)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__1_n_6\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(9)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__1_n_7\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(8)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__0_n_4\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => A(7)
    );
ret_V_fu_76_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_fu_76_p2_carry_n_0,
      CO(2) => ret_V_fu_76_p2_carry_n_1,
      CO(1) => ret_V_fu_76_p2_carry_n_2,
      CO(0) => ret_V_fu_76_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => bias_int_reg(3 downto 0),
      O(3 downto 0) => NLW_ret_V_fu_76_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ret_V_fu_76_p2_carry_i_1_n_0,
      S(2) => ret_V_fu_76_p2_carry_i_2_n_0,
      S(1) => ret_V_fu_76_p2_carry_i_3_n_0,
      S(0) => ret_V_fu_76_p2_carry_i_4_n_0
    );
\ret_V_fu_76_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_fu_76_p2_carry_n_0,
      CO(3) => \ret_V_fu_76_p2_carry__0_n_0\,
      CO(2) => \ret_V_fu_76_p2_carry__0_n_1\,
      CO(1) => \ret_V_fu_76_p2_carry__0_n_2\,
      CO(0) => \ret_V_fu_76_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bias_int_reg(7 downto 4),
      O(3 downto 0) => \NLW_ret_V_fu_76_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ret_V_fu_76_p2_carry__0_i_1_n_0\,
      S(2) => \ret_V_fu_76_p2_carry__0_i_2_n_0\,
      S(1) => \ret_V_fu_76_p2_carry__0_i_3_n_0\,
      S(0) => \ret_V_fu_76_p2_carry__0_i_4_n_0\
    );
\ret_V_fu_76_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(7),
      I1 => data_in_int_reg(7),
      O => \ret_V_fu_76_p2_carry__0_i_1_n_0\
    );
\ret_V_fu_76_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(6),
      I1 => data_in_int_reg(6),
      O => \ret_V_fu_76_p2_carry__0_i_2_n_0\
    );
\ret_V_fu_76_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(5),
      I1 => data_in_int_reg(5),
      O => \ret_V_fu_76_p2_carry__0_i_3_n_0\
    );
\ret_V_fu_76_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(4),
      I1 => data_in_int_reg(4),
      O => \ret_V_fu_76_p2_carry__0_i_4_n_0\
    );
\ret_V_fu_76_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_76_p2_carry__0_n_0\,
      CO(3) => \ret_V_fu_76_p2_carry__1_n_0\,
      CO(2) => \ret_V_fu_76_p2_carry__1_n_1\,
      CO(1) => \ret_V_fu_76_p2_carry__1_n_2\,
      CO(0) => \ret_V_fu_76_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => bias_int_reg(11 downto 8),
      O(3 downto 0) => \NLW_ret_V_fu_76_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ret_V_fu_76_p2_carry__1_i_1_n_0\,
      S(2) => \ret_V_fu_76_p2_carry__1_i_2_n_0\,
      S(1) => \ret_V_fu_76_p2_carry__1_i_3_n_0\,
      S(0) => \ret_V_fu_76_p2_carry__1_i_4_n_0\
    );
\ret_V_fu_76_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(11),
      I1 => data_in_int_reg(11),
      O => \ret_V_fu_76_p2_carry__1_i_1_n_0\
    );
\ret_V_fu_76_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(10),
      I1 => data_in_int_reg(10),
      O => \ret_V_fu_76_p2_carry__1_i_2_n_0\
    );
\ret_V_fu_76_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(9),
      I1 => data_in_int_reg(9),
      O => \ret_V_fu_76_p2_carry__1_i_3_n_0\
    );
\ret_V_fu_76_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(8),
      I1 => data_in_int_reg(8),
      O => \ret_V_fu_76_p2_carry__1_i_4_n_0\
    );
\ret_V_fu_76_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_76_p2_carry__1_n_0\,
      CO(3) => \ret_V_fu_76_p2_carry__2_n_0\,
      CO(2) => \ret_V_fu_76_p2_carry__2_n_1\,
      CO(1) => \ret_V_fu_76_p2_carry__2_n_2\,
      CO(0) => \ret_V_fu_76_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => mul_mul_16s_5ns_22_4_0_U11_n_23,
      DI(2 downto 0) => bias_int_reg(14 downto 12),
      O(3 downto 0) => \NLW_ret_V_fu_76_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => mul_mul_16s_5ns_22_4_0_U11_n_14,
      S(2) => mul_mul_16s_5ns_22_4_0_U11_n_15,
      S(1) => mul_mul_16s_5ns_22_4_0_U11_n_16,
      S(0) => mul_mul_16s_5ns_22_4_0_U11_n_17
    );
ret_V_fu_76_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(3),
      I1 => data_in_int_reg(3),
      O => ret_V_fu_76_p2_carry_i_1_n_0
    );
ret_V_fu_76_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(2),
      I1 => data_in_int_reg(2),
      O => ret_V_fu_76_p2_carry_i_2_n_0
    );
ret_V_fu_76_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(1),
      I1 => data_in_int_reg(1),
      O => ret_V_fu_76_p2_carry_i_3_n_0
    );
ret_V_fu_76_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bias_int_reg(0),
      I1 => data_in_int_reg(0),
      O => ret_V_fu_76_p2_carry_i_4_n_0
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[7]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A8A8A"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[0]__0\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => inStream_a_TVALID_int_regslice,
      I4 => inStream_b_TVALID_int_regslice,
      O => \^col_idx_fu_1761\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit_8 is
  port (
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_int_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \bias_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_in_int_reg_reg[0]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[0]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[1]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[1]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[2]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[2]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[3]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[3]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[4]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[4]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[5]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[5]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[6]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[6]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[7]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[7]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[8]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[8]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[9]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[9]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[10]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[10]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[11]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[11]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[12]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[12]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[13]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[13]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[14]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[14]_1\ : in STD_LOGIC;
    \data_in_int_reg_reg[15]_0\ : in STD_LOGIC;
    \data_in_int_reg_reg[15]_1\ : in STD_LOGIC;
    leaky_read_reg_342_pp0_iter3_reg : in STD_LOGIC;
    bias_en_read_reg_347_pp0_iter3_reg : in STD_LOGIC;
    \data_in_int_reg_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit_8 : entity is "yolo_acc_top_post_process_unit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit_8 is
  signal \ap_return_int_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \bias_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \biased_output_V_reg_358[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[0]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[10]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[11]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[12]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[13]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[14]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[1]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[2]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[3]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[4]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[5]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[6]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[7]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[8]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_pp0_iter3_reg_reg[9]__0_n_0\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[0]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[10]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[11]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[12]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[13]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[14]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[1]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[2]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[3]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[4]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[5]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[6]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[7]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[8]\ : STD_LOGIC;
  signal \biased_output_V_reg_358_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_in_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[0]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[10]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[11]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[12]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[13]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[14]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[15]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[1]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[2]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[3]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[4]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[5]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[6]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[7]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[8]__0_n_0\ : STD_LOGIC;
  signal \data_in_read_reg_353_pp0_iter3_reg_reg[9]__0_n_0\ : STD_LOGIC;
  signal grp_fu_330_p2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_post_process_unit_fu_356_bias : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_post_process_unit_fu_356_data_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mul_mul_16s_5ns_22_4_0_U11_n_14 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_15 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_16 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_17 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_18 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_19 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_20 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_21 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_22 : STD_LOGIC;
  signal mul_mul_16s_5ns_22_4_0_U11_n_23 : STD_LOGIC;
  signal p_Result_11_reg_374 : STD_LOGIC;
  signal p_Result_9_fu_96_p3 : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_11_fu_201_p2_carry__2_n_7\ : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_11_fu_201_p2_carry_n_7 : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_Val2_11_reg_380_reg_n_0_[9]\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry__2_n_7\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_Val2_8_fu_90_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_8_fu_90_p2_carry_n_7 : STD_LOGIC;
  signal p_reg_reg_i_10_n_0 : STD_LOGIC;
  signal p_reg_reg_i_11_n_0 : STD_LOGIC;
  signal p_reg_reg_i_12_n_0 : STD_LOGIC;
  signal p_reg_reg_i_13_n_0 : STD_LOGIC;
  signal p_reg_reg_i_14_n_0 : STD_LOGIC;
  signal p_reg_reg_i_15_n_0 : STD_LOGIC;
  signal p_reg_reg_i_16_n_0 : STD_LOGIC;
  signal p_reg_reg_i_1_n_0 : STD_LOGIC;
  signal p_reg_reg_i_2_n_0 : STD_LOGIC;
  signal p_reg_reg_i_3_n_0 : STD_LOGIC;
  signal p_reg_reg_i_4_n_0 : STD_LOGIC;
  signal p_reg_reg_i_5_n_0 : STD_LOGIC;
  signal p_reg_reg_i_6_n_0 : STD_LOGIC;
  signal p_reg_reg_i_7_n_0 : STD_LOGIC;
  signal p_reg_reg_i_8_n_0 : STD_LOGIC;
  signal p_reg_reg_i_9_n_0 : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__2_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry__2_n_3\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_76_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_fu_76_p2_carry_n_3 : STD_LOGIC;
  signal select_ln99_1_fu_324_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sext_ln823_fu_151_p1__0\ : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal tmp_fu_222_p3 : STD_LOGIC;
  signal \NLW_p_Val2_11_fu_201_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_11_fu_201_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_8_fu_90_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ret_V_fu_76_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_76_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_76_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_76_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[10]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[11]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[12]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[13]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[14]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[1]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[2]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[3]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[4]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[5]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[6]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[7]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[8]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \biased_output_V_reg_358[9]_i_1__0\ : label is "soft_lutpair67";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg ";
  attribute srl_name of \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2 ";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[12]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[14]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \curr_output_data_sub_data_1_V_reg_1244[9]_i_1\ : label is "soft_lutpair55";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg ";
  attribute srl_name of \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/grp_post_process_unit_fu_356/data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_Val2_8_fu_90_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_8_fu_90_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_8_fu_90_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_8_fu_90_p2_carry__2\ : label is 35;
begin
\Range2_all_ones_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \sext_ln823_fu_151_p1__0\(13),
      Q => p_Result_11_reg_374,
      R => '0'
    );
\ap_return_int_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[0]__0_n_0\,
      O => select_ln99_1_fu_324_p3(0)
    );
\ap_return_int_reg[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[0]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[0]__0_n_0\,
      O => \ap_return_int_reg[0]_i_2__0_n_0\
    );
\ap_return_int_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[10]__0_n_0\,
      O => select_ln99_1_fu_324_p3(10)
    );
\ap_return_int_reg[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[10]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[10]__0_n_0\,
      O => \ap_return_int_reg[10]_i_2__0_n_0\
    );
\ap_return_int_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[11]__0_n_0\,
      O => select_ln99_1_fu_324_p3(11)
    );
\ap_return_int_reg[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[11]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[11]__0_n_0\,
      O => \ap_return_int_reg[11]_i_2__0_n_0\
    );
\ap_return_int_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[12]__0_n_0\,
      O => select_ln99_1_fu_324_p3(12)
    );
\ap_return_int_reg[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[12]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[12]__0_n_0\,
      O => \ap_return_int_reg[12]_i_2__0_n_0\
    );
\ap_return_int_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[13]__0_n_0\,
      O => select_ln99_1_fu_324_p3(13)
    );
\ap_return_int_reg[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[13]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[13]__0_n_0\,
      O => \ap_return_int_reg[13]_i_2__0_n_0\
    );
\ap_return_int_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[14]__0_n_0\,
      O => select_ln99_1_fu_324_p3(14)
    );
\ap_return_int_reg[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[14]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[14]__0_n_0\,
      O => \ap_return_int_reg[14]_i_2__0_n_0\
    );
\ap_return_int_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00FFFFDF000000"
    )
        port map (
      I0 => p_Result_11_reg_374,
      I1 => \p_Val2_11_reg_380_reg_n_0_[14]\,
      I2 => leaky_read_reg_342_pp0_iter3_reg,
      I3 => tmp_fu_222_p3,
      I4 => bias_en_read_reg_347_pp0_iter3_reg,
      I5 => \data_in_read_reg_353_pp0_iter3_reg_reg[15]__0_n_0\,
      O => select_ln99_1_fu_324_p3(15)
    );
\ap_return_int_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[1]__0_n_0\,
      O => select_ln99_1_fu_324_p3(1)
    );
\ap_return_int_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[1]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[1]__0_n_0\,
      O => \ap_return_int_reg[1]_i_2__0_n_0\
    );
\ap_return_int_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[2]__0_n_0\,
      O => select_ln99_1_fu_324_p3(2)
    );
\ap_return_int_reg[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[2]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[2]__0_n_0\,
      O => \ap_return_int_reg[2]_i_2__0_n_0\
    );
\ap_return_int_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[3]__0_n_0\,
      O => select_ln99_1_fu_324_p3(3)
    );
\ap_return_int_reg[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[3]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[3]__0_n_0\,
      O => \ap_return_int_reg[3]_i_2__0_n_0\
    );
\ap_return_int_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[4]__0_n_0\,
      O => select_ln99_1_fu_324_p3(4)
    );
\ap_return_int_reg[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[4]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[4]__0_n_0\,
      O => \ap_return_int_reg[4]_i_2__0_n_0\
    );
\ap_return_int_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[5]__0_n_0\,
      O => select_ln99_1_fu_324_p3(5)
    );
\ap_return_int_reg[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[5]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[5]__0_n_0\,
      O => \ap_return_int_reg[5]_i_2__0_n_0\
    );
\ap_return_int_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[6]__0_n_0\,
      O => select_ln99_1_fu_324_p3(6)
    );
\ap_return_int_reg[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[6]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[6]__0_n_0\,
      O => \ap_return_int_reg[6]_i_2__0_n_0\
    );
\ap_return_int_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[7]__0_n_0\,
      O => select_ln99_1_fu_324_p3(7)
    );
\ap_return_int_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[7]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[7]__0_n_0\,
      O => \ap_return_int_reg[7]_i_2__0_n_0\
    );
\ap_return_int_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[8]__0_n_0\,
      O => select_ln99_1_fu_324_p3(8)
    );
\ap_return_int_reg[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[8]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[8]__0_n_0\,
      O => \ap_return_int_reg[8]_i_2__0_n_0\
    );
\ap_return_int_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[9]__0_n_0\,
      O => select_ln99_1_fu_324_p3(9)
    );
\ap_return_int_reg[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \p_Val2_11_reg_380_reg_n_0_[9]\,
      I1 => p_Result_11_reg_374,
      I2 => tmp_fu_222_p3,
      I3 => leaky_read_reg_342_pp0_iter3_reg,
      I4 => \biased_output_V_reg_358_pp0_iter3_reg_reg[9]__0_n_0\,
      O => \ap_return_int_reg[9]_i_2__0_n_0\
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(0),
      Q => \ap_return_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(10),
      Q => \ap_return_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(11),
      Q => \ap_return_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(12),
      Q => \ap_return_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(13),
      Q => \ap_return_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(14),
      Q => \ap_return_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(15),
      Q => \ap_return_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(1),
      Q => \ap_return_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(2),
      Q => \ap_return_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(3),
      Q => \ap_return_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(4),
      Q => \ap_return_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(5),
      Q => \ap_return_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(6),
      Q => \ap_return_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(7),
      Q => \ap_return_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(8),
      Q => \ap_return_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln99_1_fu_324_p3(9),
      Q => \ap_return_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\bias_int_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(0),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(0),
      O => grp_post_process_unit_fu_356_bias(0)
    );
\bias_int_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(10),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(10),
      O => grp_post_process_unit_fu_356_bias(10)
    );
\bias_int_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(11),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(11),
      O => grp_post_process_unit_fu_356_bias(11)
    );
\bias_int_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(12),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(12),
      O => grp_post_process_unit_fu_356_bias(12)
    );
\bias_int_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(13),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(13),
      O => grp_post_process_unit_fu_356_bias(13)
    );
\bias_int_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(14),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(14),
      O => grp_post_process_unit_fu_356_bias(14)
    );
\bias_int_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(15),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(15),
      O => grp_post_process_unit_fu_356_bias(15)
    );
\bias_int_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(1),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(1),
      O => grp_post_process_unit_fu_356_bias(1)
    );
\bias_int_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(2),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(2),
      O => grp_post_process_unit_fu_356_bias(2)
    );
\bias_int_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(3),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(3),
      O => grp_post_process_unit_fu_356_bias(3)
    );
\bias_int_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(4),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(4),
      O => grp_post_process_unit_fu_356_bias(4)
    );
\bias_int_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(5),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(5),
      O => grp_post_process_unit_fu_356_bias(5)
    );
\bias_int_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(6),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(6),
      O => grp_post_process_unit_fu_356_bias(6)
    );
\bias_int_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(7),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(7),
      O => grp_post_process_unit_fu_356_bias(7)
    );
\bias_int_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(8),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(8),
      O => grp_post_process_unit_fu_356_bias(8)
    );
\bias_int_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => Q(9),
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \bias_int_reg_reg[15]_0\(9),
      O => grp_post_process_unit_fu_356_bias(9)
    );
\bias_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(0),
      Q => \bias_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\bias_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(10),
      Q => \bias_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\bias_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(11),
      Q => \bias_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\bias_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(12),
      Q => \bias_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\bias_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(13),
      Q => \bias_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\bias_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(14),
      Q => \bias_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\bias_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(15),
      Q => \bias_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\bias_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(1),
      Q => \bias_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\bias_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(2),
      Q => \bias_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\bias_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(3),
      Q => \bias_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\bias_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(4),
      Q => \bias_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\bias_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(5),
      Q => \bias_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\bias_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(6),
      Q => \bias_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\bias_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(7),
      Q => \bias_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\bias_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(8),
      Q => \bias_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\bias_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_bias(9),
      Q => \bias_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\biased_output_V_reg_358[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => p_Val2_8_fu_90_p2_carry_n_7,
      O => \biased_output_V_reg_358[0]_i_1__0_n_0\
    );
\biased_output_V_reg_358[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__1_n_5\,
      O => \biased_output_V_reg_358[10]_i_1__0_n_0\
    );
\biased_output_V_reg_358[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__1_n_4\,
      O => \biased_output_V_reg_358[11]_i_1__0_n_0\
    );
\biased_output_V_reg_358[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__2_n_7\,
      O => \biased_output_V_reg_358[12]_i_1__0_n_0\
    );
\biased_output_V_reg_358[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__2_n_6\,
      O => \biased_output_V_reg_358[13]_i_1__0_n_0\
    );
\biased_output_V_reg_358[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__2_n_5\,
      O => \biased_output_V_reg_358[14]_i_1__0_n_0\
    );
\biased_output_V_reg_358[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => p_Val2_8_fu_90_p2_carry_n_6,
      O => \biased_output_V_reg_358[1]_i_1__0_n_0\
    );
\biased_output_V_reg_358[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => p_Val2_8_fu_90_p2_carry_n_5,
      O => \biased_output_V_reg_358[2]_i_1__0_n_0\
    );
\biased_output_V_reg_358[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => p_Val2_8_fu_90_p2_carry_n_4,
      O => \biased_output_V_reg_358[3]_i_1__0_n_0\
    );
\biased_output_V_reg_358[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__0_n_7\,
      O => \biased_output_V_reg_358[4]_i_1__0_n_0\
    );
\biased_output_V_reg_358[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__0_n_6\,
      O => \biased_output_V_reg_358[5]_i_1__0_n_0\
    );
\biased_output_V_reg_358[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__0_n_5\,
      O => \biased_output_V_reg_358[6]_i_1__0_n_0\
    );
\biased_output_V_reg_358[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__0_n_4\,
      O => \biased_output_V_reg_358[7]_i_1__0_n_0\
    );
\biased_output_V_reg_358[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__1_n_7\,
      O => \biased_output_V_reg_358[8]_i_1__0_n_0\
    );
\biased_output_V_reg_358[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      I1 => p_Result_9_fu_96_p3,
      I2 => \p_Val2_8_fu_90_p2_carry__1_n_6\,
      O => \biased_output_V_reg_358[9]_i_1__0_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[0]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[10]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[11]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[12]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[13]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[14]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => p_reg_reg_i_1_n_0,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[1]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[2]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[3]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[4]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[5]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[6]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[7]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[8]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \biased_output_V_reg_358_reg_n_0_[9]\,
      Q => \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2_n_0\
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[0]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[0]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[10]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[10]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[11]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[11]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[12]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[12]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[13]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[13]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[14]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[14]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => tmp_fu_222_p3,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[1]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[1]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[2]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[2]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[3]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[3]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[4]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[4]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[5]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[5]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[6]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[6]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[7]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[7]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[8]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[8]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358_pp0_iter2_reg_reg[9]_srl2_n_0\,
      Q => \biased_output_V_reg_358_pp0_iter3_reg_reg[9]__0_n_0\,
      R => '0'
    );
\biased_output_V_reg_358_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[0]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[0]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[10]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[10]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[11]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[11]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[12]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[12]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[13]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[13]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[14]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[14]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[1]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[1]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[2]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[2]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[3]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[3]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[4]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[4]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[5]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[5]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[6]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[6]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[7]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[7]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[8]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[8]\,
      S => '0'
    );
\biased_output_V_reg_358_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \biased_output_V_reg_358[9]_i_1__0_n_0\,
      Q => \biased_output_V_reg_358_reg_n_0_[9]\,
      S => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[0]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[0]\,
      O => ap_ce_reg_reg(0)
    );
\curr_output_data_sub_data_1_V_reg_1244[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[10]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[10]\,
      O => ap_ce_reg_reg(10)
    );
\curr_output_data_sub_data_1_V_reg_1244[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[11]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[11]\,
      O => ap_ce_reg_reg(11)
    );
\curr_output_data_sub_data_1_V_reg_1244[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[12]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[12]\,
      O => ap_ce_reg_reg(12)
    );
\curr_output_data_sub_data_1_V_reg_1244[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[13]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[13]\,
      O => ap_ce_reg_reg(13)
    );
\curr_output_data_sub_data_1_V_reg_1244[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[14]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[14]\,
      O => ap_ce_reg_reg(14)
    );
\curr_output_data_sub_data_1_V_reg_1244[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln99_1_fu_324_p3(15),
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_0_[15]\,
      O => ap_ce_reg_reg(15)
    );
\curr_output_data_sub_data_1_V_reg_1244[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[1]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[1]\,
      O => ap_ce_reg_reg(1)
    );
\curr_output_data_sub_data_1_V_reg_1244[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[2]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[2]\,
      O => ap_ce_reg_reg(2)
    );
\curr_output_data_sub_data_1_V_reg_1244[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[3]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[3]\,
      O => ap_ce_reg_reg(3)
    );
\curr_output_data_sub_data_1_V_reg_1244[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[4]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[4]\,
      O => ap_ce_reg_reg(4)
    );
\curr_output_data_sub_data_1_V_reg_1244[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[5]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[5]\,
      O => ap_ce_reg_reg(5)
    );
\curr_output_data_sub_data_1_V_reg_1244[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[6]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[6]\,
      O => ap_ce_reg_reg(6)
    );
\curr_output_data_sub_data_1_V_reg_1244[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[7]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[7]\,
      O => ap_ce_reg_reg(7)
    );
\curr_output_data_sub_data_1_V_reg_1244[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[8]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[8]\,
      O => ap_ce_reg_reg(8)
    );
\curr_output_data_sub_data_1_V_reg_1244[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2__0_n_0\,
      I1 => bias_en_read_reg_347_pp0_iter3_reg,
      I2 => \data_in_read_reg_353_pp0_iter3_reg_reg[9]__0_n_0\,
      I3 => ap_ce_reg,
      I4 => \ap_return_int_reg_reg_n_0_[9]\,
      O => ap_ce_reg_reg(9)
    );
\data_in_int_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[0]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[0]_1\,
      O => grp_post_process_unit_fu_356_data_in(0)
    );
\data_in_int_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[10]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[10]_1\,
      O => grp_post_process_unit_fu_356_data_in(10)
    );
\data_in_int_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[11]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[11]_1\,
      O => grp_post_process_unit_fu_356_data_in(11)
    );
\data_in_int_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[12]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[12]_1\,
      O => grp_post_process_unit_fu_356_data_in(12)
    );
\data_in_int_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[13]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[13]_1\,
      O => grp_post_process_unit_fu_356_data_in(13)
    );
\data_in_int_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[14]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[14]_1\,
      O => grp_post_process_unit_fu_356_data_in(14)
    );
\data_in_int_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[15]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[15]_1\,
      O => grp_post_process_unit_fu_356_data_in(15)
    );
\data_in_int_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[1]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[1]_1\,
      O => grp_post_process_unit_fu_356_data_in(1)
    );
\data_in_int_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[2]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[2]_1\,
      O => grp_post_process_unit_fu_356_data_in(2)
    );
\data_in_int_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[3]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[3]_1\,
      O => grp_post_process_unit_fu_356_data_in(3)
    );
\data_in_int_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[4]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[4]_1\,
      O => grp_post_process_unit_fu_356_data_in(4)
    );
\data_in_int_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[5]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[5]_1\,
      O => grp_post_process_unit_fu_356_data_in(5)
    );
\data_in_int_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[6]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[6]_1\,
      O => grp_post_process_unit_fu_356_data_in(6)
    );
\data_in_int_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[7]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[7]_1\,
      O => grp_post_process_unit_fu_356_data_in(7)
    );
\data_in_int_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[8]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[8]_1\,
      O => grp_post_process_unit_fu_356_data_in(8)
    );
\data_in_int_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \data_in_int_reg_reg[9]_0\,
      I1 => \bias_int_reg_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \data_in_int_reg_reg[9]_1\,
      O => grp_post_process_unit_fu_356_data_in(9)
    );
\data_in_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(0),
      Q => \data_in_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\data_in_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(10),
      Q => \data_in_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\data_in_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(11),
      Q => \data_in_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\data_in_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(12),
      Q => \data_in_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\data_in_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(13),
      Q => \data_in_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\data_in_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(14),
      Q => \data_in_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\data_in_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(15),
      Q => \data_in_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\data_in_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(1),
      Q => \data_in_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\data_in_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(2),
      Q => \data_in_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\data_in_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(3),
      Q => \data_in_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\data_in_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(4),
      Q => \data_in_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\data_in_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(5),
      Q => \data_in_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\data_in_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(6),
      Q => \data_in_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\data_in_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(7),
      Q => \data_in_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\data_in_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(8),
      Q => \data_in_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\data_in_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_in_int_reg_reg[15]_2\(0),
      D => grp_post_process_unit_fu_356_data_in(9),
      Q => \data_in_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[0]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[10]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[11]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[12]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[13]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[14]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[15]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[1]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[2]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[3]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[4]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[5]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[6]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[7]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[8]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => \data_in_int_reg_reg_n_0_[9]\,
      Q => \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[0]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[10]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[11]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[12]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[13]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[14]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[15]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[1]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[2]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[3]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[4]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[5]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[6]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[7]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[8]__0_n_0\,
      R => '0'
    );
\data_in_read_reg_353_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \data_in_read_reg_353_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => \data_in_read_reg_353_pp0_iter3_reg_reg[9]__0_n_0\,
      R => '0'
    );
mul_mul_16s_5ns_22_4_0_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_16s_5ns_22_4_0
     port map (
      A(15) => p_reg_reg_i_1_n_0,
      A(14) => p_reg_reg_i_2_n_0,
      A(13) => p_reg_reg_i_3_n_0,
      A(12) => p_reg_reg_i_4_n_0,
      A(11) => p_reg_reg_i_5_n_0,
      A(10) => p_reg_reg_i_6_n_0,
      A(9) => p_reg_reg_i_7_n_0,
      A(8) => p_reg_reg_i_8_n_0,
      A(7) => p_reg_reg_i_9_n_0,
      A(6) => p_reg_reg_i_10_n_0,
      A(5) => p_reg_reg_i_11_n_0,
      A(4) => p_reg_reg_i_12_n_0,
      A(3) => p_reg_reg_i_13_n_0,
      A(2) => p_reg_reg_i_14_n_0,
      A(1) => p_reg_reg_i_15_n_0,
      A(0) => p_reg_reg_i_16_n_0,
      DI(0) => mul_mul_16s_5ns_22_4_0_U11_n_23,
      P(13 downto 1) => \sext_ln823_fu_151_p1__0\(13 downto 1),
      P(0) => grp_fu_330_p2(8),
      Q(3) => \bias_int_reg_reg_n_0_[15]\,
      Q(2) => \bias_int_reg_reg_n_0_[14]\,
      Q(1) => \bias_int_reg_reg_n_0_[13]\,
      Q(0) => \bias_int_reg_reg_n_0_[12]\,
      S(3) => mul_mul_16s_5ns_22_4_0_U11_n_14,
      S(2) => mul_mul_16s_5ns_22_4_0_U11_n_15,
      S(1) => mul_mul_16s_5ns_22_4_0_U11_n_16,
      S(0) => mul_mul_16s_5ns_22_4_0_U11_n_17,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \bias_int_reg_reg[15]\(3) => mul_mul_16s_5ns_22_4_0_U11_n_18,
      \bias_int_reg_reg[15]\(2) => mul_mul_16s_5ns_22_4_0_U11_n_19,
      \bias_int_reg_reg[15]\(1) => mul_mul_16s_5ns_22_4_0_U11_n_20,
      \bias_int_reg_reg[15]\(0) => mul_mul_16s_5ns_22_4_0_U11_n_21,
      p_reg_reg(0) => mul_mul_16s_5ns_22_4_0_U11_n_22,
      \ret_V_fu_76_p2_carry__2\(3) => \data_in_int_reg_reg_n_0_[15]\,
      \ret_V_fu_76_p2_carry__2\(2) => \data_in_int_reg_reg_n_0_[14]\,
      \ret_V_fu_76_p2_carry__2\(1) => \data_in_int_reg_reg_n_0_[13]\,
      \ret_V_fu_76_p2_carry__2\(0) => \data_in_int_reg_reg_n_0_[12]\
    );
p_Val2_11_fu_201_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_11_fu_201_p2_carry_n_0,
      CO(2) => p_Val2_11_fu_201_p2_carry_n_1,
      CO(1) => p_Val2_11_fu_201_p2_carry_n_2,
      CO(0) => p_Val2_11_fu_201_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => grp_fu_330_p2(8),
      O(3) => p_Val2_11_fu_201_p2_carry_n_4,
      O(2) => p_Val2_11_fu_201_p2_carry_n_5,
      O(1) => p_Val2_11_fu_201_p2_carry_n_6,
      O(0) => p_Val2_11_fu_201_p2_carry_n_7,
      S(3 downto 1) => \sext_ln823_fu_151_p1__0\(3 downto 1),
      S(0) => mul_mul_16s_5ns_22_4_0_U11_n_22
    );
\p_Val2_11_fu_201_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_11_fu_201_p2_carry_n_0,
      CO(3) => \p_Val2_11_fu_201_p2_carry__0_n_0\,
      CO(2) => \p_Val2_11_fu_201_p2_carry__0_n_1\,
      CO(1) => \p_Val2_11_fu_201_p2_carry__0_n_2\,
      CO(0) => \p_Val2_11_fu_201_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_11_fu_201_p2_carry__0_n_4\,
      O(2) => \p_Val2_11_fu_201_p2_carry__0_n_5\,
      O(1) => \p_Val2_11_fu_201_p2_carry__0_n_6\,
      O(0) => \p_Val2_11_fu_201_p2_carry__0_n_7\,
      S(3 downto 0) => \sext_ln823_fu_151_p1__0\(7 downto 4)
    );
\p_Val2_11_fu_201_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_fu_201_p2_carry__0_n_0\,
      CO(3) => \p_Val2_11_fu_201_p2_carry__1_n_0\,
      CO(2) => \p_Val2_11_fu_201_p2_carry__1_n_1\,
      CO(1) => \p_Val2_11_fu_201_p2_carry__1_n_2\,
      CO(0) => \p_Val2_11_fu_201_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_11_fu_201_p2_carry__1_n_4\,
      O(2) => \p_Val2_11_fu_201_p2_carry__1_n_5\,
      O(1) => \p_Val2_11_fu_201_p2_carry__1_n_6\,
      O(0) => \p_Val2_11_fu_201_p2_carry__1_n_7\,
      S(3 downto 0) => \sext_ln823_fu_151_p1__0\(11 downto 8)
    );
\p_Val2_11_fu_201_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_11_fu_201_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_11_fu_201_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_11_fu_201_p2_carry__2_n_2\,
      CO(0) => \p_Val2_11_fu_201_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => \NLW_p_Val2_11_fu_201_p2_carry__2_O_UNCONNECTED\(3),
      O(2) => \p_Val2_11_fu_201_p2_carry__2_n_5\,
      O(1) => \p_Val2_11_fu_201_p2_carry__2_n_6\,
      O(0) => \p_Val2_11_fu_201_p2_carry__2_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => \sext_ln823_fu_151_p1__0\(13 downto 12)
    );
\p_Val2_11_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_Val2_11_fu_201_p2_carry_n_7,
      Q => \p_Val2_11_reg_380_reg_n_0_[0]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__1_n_5\,
      Q => \p_Val2_11_reg_380_reg_n_0_[10]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__1_n_4\,
      Q => \p_Val2_11_reg_380_reg_n_0_[11]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__2_n_7\,
      Q => \p_Val2_11_reg_380_reg_n_0_[12]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__2_n_6\,
      Q => \p_Val2_11_reg_380_reg_n_0_[13]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__2_n_5\,
      Q => \p_Val2_11_reg_380_reg_n_0_[14]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_Val2_11_fu_201_p2_carry_n_6,
      Q => \p_Val2_11_reg_380_reg_n_0_[1]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_Val2_11_fu_201_p2_carry_n_5,
      Q => \p_Val2_11_reg_380_reg_n_0_[2]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_Val2_11_fu_201_p2_carry_n_4,
      Q => \p_Val2_11_reg_380_reg_n_0_[3]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__0_n_7\,
      Q => \p_Val2_11_reg_380_reg_n_0_[4]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__0_n_6\,
      Q => \p_Val2_11_reg_380_reg_n_0_[5]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__0_n_5\,
      Q => \p_Val2_11_reg_380_reg_n_0_[6]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__0_n_4\,
      Q => \p_Val2_11_reg_380_reg_n_0_[7]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__1_n_7\,
      Q => \p_Val2_11_reg_380_reg_n_0_[8]\,
      R => '0'
    );
\p_Val2_11_reg_380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_Val2_11_fu_201_p2_carry__1_n_6\,
      Q => \p_Val2_11_reg_380_reg_n_0_[9]\,
      R => '0'
    );
p_Val2_8_fu_90_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_8_fu_90_p2_carry_n_0,
      CO(2) => p_Val2_8_fu_90_p2_carry_n_1,
      CO(1) => p_Val2_8_fu_90_p2_carry_n_2,
      CO(0) => p_Val2_8_fu_90_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_int_reg_reg_n_0_[3]\,
      DI(2) => \bias_int_reg_reg_n_0_[2]\,
      DI(1) => \bias_int_reg_reg_n_0_[1]\,
      DI(0) => \bias_int_reg_reg_n_0_[0]\,
      O(3) => p_Val2_8_fu_90_p2_carry_n_4,
      O(2) => p_Val2_8_fu_90_p2_carry_n_5,
      O(1) => p_Val2_8_fu_90_p2_carry_n_6,
      O(0) => p_Val2_8_fu_90_p2_carry_n_7,
      S(3) => \p_Val2_8_fu_90_p2_carry_i_1__0_n_0\,
      S(2) => \p_Val2_8_fu_90_p2_carry_i_2__0_n_0\,
      S(1) => \p_Val2_8_fu_90_p2_carry_i_3__0_n_0\,
      S(0) => \p_Val2_8_fu_90_p2_carry_i_4__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_8_fu_90_p2_carry_n_0,
      CO(3) => \p_Val2_8_fu_90_p2_carry__0_n_0\,
      CO(2) => \p_Val2_8_fu_90_p2_carry__0_n_1\,
      CO(1) => \p_Val2_8_fu_90_p2_carry__0_n_2\,
      CO(0) => \p_Val2_8_fu_90_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_int_reg_reg_n_0_[7]\,
      DI(2) => \bias_int_reg_reg_n_0_[6]\,
      DI(1) => \bias_int_reg_reg_n_0_[5]\,
      DI(0) => \bias_int_reg_reg_n_0_[4]\,
      O(3) => \p_Val2_8_fu_90_p2_carry__0_n_4\,
      O(2) => \p_Val2_8_fu_90_p2_carry__0_n_5\,
      O(1) => \p_Val2_8_fu_90_p2_carry__0_n_6\,
      O(0) => \p_Val2_8_fu_90_p2_carry__0_n_7\,
      S(3) => \p_Val2_8_fu_90_p2_carry__0_i_1__0_n_0\,
      S(2) => \p_Val2_8_fu_90_p2_carry__0_i_2__0_n_0\,
      S(1) => \p_Val2_8_fu_90_p2_carry__0_i_3__0_n_0\,
      S(0) => \p_Val2_8_fu_90_p2_carry__0_i_4__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[7]\,
      I1 => \data_in_int_reg_reg_n_0_[7]\,
      O => \p_Val2_8_fu_90_p2_carry__0_i_1__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[6]\,
      I1 => \data_in_int_reg_reg_n_0_[6]\,
      O => \p_Val2_8_fu_90_p2_carry__0_i_2__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[5]\,
      I1 => \data_in_int_reg_reg_n_0_[5]\,
      O => \p_Val2_8_fu_90_p2_carry__0_i_3__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[4]\,
      I1 => \data_in_int_reg_reg_n_0_[4]\,
      O => \p_Val2_8_fu_90_p2_carry__0_i_4__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_fu_90_p2_carry__0_n_0\,
      CO(3) => \p_Val2_8_fu_90_p2_carry__1_n_0\,
      CO(2) => \p_Val2_8_fu_90_p2_carry__1_n_1\,
      CO(1) => \p_Val2_8_fu_90_p2_carry__1_n_2\,
      CO(0) => \p_Val2_8_fu_90_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_int_reg_reg_n_0_[11]\,
      DI(2) => \bias_int_reg_reg_n_0_[10]\,
      DI(1) => \bias_int_reg_reg_n_0_[9]\,
      DI(0) => \bias_int_reg_reg_n_0_[8]\,
      O(3) => \p_Val2_8_fu_90_p2_carry__1_n_4\,
      O(2) => \p_Val2_8_fu_90_p2_carry__1_n_5\,
      O(1) => \p_Val2_8_fu_90_p2_carry__1_n_6\,
      O(0) => \p_Val2_8_fu_90_p2_carry__1_n_7\,
      S(3) => \p_Val2_8_fu_90_p2_carry__1_i_1__0_n_0\,
      S(2) => \p_Val2_8_fu_90_p2_carry__1_i_2__0_n_0\,
      S(1) => \p_Val2_8_fu_90_p2_carry__1_i_3__0_n_0\,
      S(0) => \p_Val2_8_fu_90_p2_carry__1_i_4__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[11]\,
      I1 => \data_in_int_reg_reg_n_0_[11]\,
      O => \p_Val2_8_fu_90_p2_carry__1_i_1__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[10]\,
      I1 => \data_in_int_reg_reg_n_0_[10]\,
      O => \p_Val2_8_fu_90_p2_carry__1_i_2__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[9]\,
      I1 => \data_in_int_reg_reg_n_0_[9]\,
      O => \p_Val2_8_fu_90_p2_carry__1_i_3__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[8]\,
      I1 => \data_in_int_reg_reg_n_0_[8]\,
      O => \p_Val2_8_fu_90_p2_carry__1_i_4__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_8_fu_90_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_8_fu_90_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_8_fu_90_p2_carry__2_n_1\,
      CO(1) => \p_Val2_8_fu_90_p2_carry__2_n_2\,
      CO(0) => \p_Val2_8_fu_90_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bias_int_reg_reg_n_0_[14]\,
      DI(1) => \bias_int_reg_reg_n_0_[13]\,
      DI(0) => \bias_int_reg_reg_n_0_[12]\,
      O(3) => p_Result_9_fu_96_p3,
      O(2) => \p_Val2_8_fu_90_p2_carry__2_n_5\,
      O(1) => \p_Val2_8_fu_90_p2_carry__2_n_6\,
      O(0) => \p_Val2_8_fu_90_p2_carry__2_n_7\,
      S(3) => mul_mul_16s_5ns_22_4_0_U11_n_18,
      S(2) => mul_mul_16s_5ns_22_4_0_U11_n_19,
      S(1) => mul_mul_16s_5ns_22_4_0_U11_n_20,
      S(0) => mul_mul_16s_5ns_22_4_0_U11_n_21
    );
\p_Val2_8_fu_90_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[3]\,
      I1 => \data_in_int_reg_reg_n_0_[3]\,
      O => \p_Val2_8_fu_90_p2_carry_i_1__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[2]\,
      I1 => \data_in_int_reg_reg_n_0_[2]\,
      O => \p_Val2_8_fu_90_p2_carry_i_2__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[1]\,
      I1 => \data_in_int_reg_reg_n_0_[1]\,
      O => \p_Val2_8_fu_90_p2_carry_i_3__0_n_0\
    );
\p_Val2_8_fu_90_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[0]\,
      I1 => \data_in_int_reg_reg_n_0_[0]\,
      O => \p_Val2_8_fu_90_p2_carry_i_4__0_n_0\
    );
p_reg_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ret_V_fu_76_p2_carry__2_n_0\,
      O => p_reg_reg_i_1_n_0
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__0_n_5\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_10_n_0
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__0_n_6\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_11_n_0
    );
p_reg_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__0_n_7\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_12_n_0
    );
p_reg_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_8_fu_90_p2_carry_n_4,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_13_n_0
    );
p_reg_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_8_fu_90_p2_carry_n_5,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_14_n_0
    );
p_reg_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_8_fu_90_p2_carry_n_6,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_15_n_0
    );
p_reg_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_8_fu_90_p2_carry_n_7,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_16_n_0
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__2_n_5\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_2_n_0
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__2_n_6\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_3_n_0
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__2_n_7\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_4_n_0
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__1_n_4\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_5_n_0
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__1_n_5\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_6_n_0
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__1_n_6\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_7_n_0
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__1_n_7\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_8_n_0
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_8_fu_90_p2_carry__0_n_4\,
      I1 => \ret_V_fu_76_p2_carry__2_n_0\,
      I2 => p_Result_9_fu_96_p3,
      O => p_reg_reg_i_9_n_0
    );
ret_V_fu_76_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_fu_76_p2_carry_n_0,
      CO(2) => ret_V_fu_76_p2_carry_n_1,
      CO(1) => ret_V_fu_76_p2_carry_n_2,
      CO(0) => ret_V_fu_76_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \bias_int_reg_reg_n_0_[3]\,
      DI(2) => \bias_int_reg_reg_n_0_[2]\,
      DI(1) => \bias_int_reg_reg_n_0_[1]\,
      DI(0) => \bias_int_reg_reg_n_0_[0]\,
      O(3 downto 0) => NLW_ret_V_fu_76_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ret_V_fu_76_p2_carry_i_1__0_n_0\,
      S(2) => \ret_V_fu_76_p2_carry_i_2__0_n_0\,
      S(1) => \ret_V_fu_76_p2_carry_i_3__0_n_0\,
      S(0) => \ret_V_fu_76_p2_carry_i_4__0_n_0\
    );
\ret_V_fu_76_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_fu_76_p2_carry_n_0,
      CO(3) => \ret_V_fu_76_p2_carry__0_n_0\,
      CO(2) => \ret_V_fu_76_p2_carry__0_n_1\,
      CO(1) => \ret_V_fu_76_p2_carry__0_n_2\,
      CO(0) => \ret_V_fu_76_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias_int_reg_reg_n_0_[7]\,
      DI(2) => \bias_int_reg_reg_n_0_[6]\,
      DI(1) => \bias_int_reg_reg_n_0_[5]\,
      DI(0) => \bias_int_reg_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_ret_V_fu_76_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ret_V_fu_76_p2_carry__0_i_1__0_n_0\,
      S(2) => \ret_V_fu_76_p2_carry__0_i_2__0_n_0\,
      S(1) => \ret_V_fu_76_p2_carry__0_i_3__0_n_0\,
      S(0) => \ret_V_fu_76_p2_carry__0_i_4__0_n_0\
    );
\ret_V_fu_76_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[7]\,
      I1 => \data_in_int_reg_reg_n_0_[7]\,
      O => \ret_V_fu_76_p2_carry__0_i_1__0_n_0\
    );
\ret_V_fu_76_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[6]\,
      I1 => \data_in_int_reg_reg_n_0_[6]\,
      O => \ret_V_fu_76_p2_carry__0_i_2__0_n_0\
    );
\ret_V_fu_76_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[5]\,
      I1 => \data_in_int_reg_reg_n_0_[5]\,
      O => \ret_V_fu_76_p2_carry__0_i_3__0_n_0\
    );
\ret_V_fu_76_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[4]\,
      I1 => \data_in_int_reg_reg_n_0_[4]\,
      O => \ret_V_fu_76_p2_carry__0_i_4__0_n_0\
    );
\ret_V_fu_76_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_76_p2_carry__0_n_0\,
      CO(3) => \ret_V_fu_76_p2_carry__1_n_0\,
      CO(2) => \ret_V_fu_76_p2_carry__1_n_1\,
      CO(1) => \ret_V_fu_76_p2_carry__1_n_2\,
      CO(0) => \ret_V_fu_76_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \bias_int_reg_reg_n_0_[11]\,
      DI(2) => \bias_int_reg_reg_n_0_[10]\,
      DI(1) => \bias_int_reg_reg_n_0_[9]\,
      DI(0) => \bias_int_reg_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_ret_V_fu_76_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ret_V_fu_76_p2_carry__1_i_1__0_n_0\,
      S(2) => \ret_V_fu_76_p2_carry__1_i_2__0_n_0\,
      S(1) => \ret_V_fu_76_p2_carry__1_i_3__0_n_0\,
      S(0) => \ret_V_fu_76_p2_carry__1_i_4__0_n_0\
    );
\ret_V_fu_76_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[11]\,
      I1 => \data_in_int_reg_reg_n_0_[11]\,
      O => \ret_V_fu_76_p2_carry__1_i_1__0_n_0\
    );
\ret_V_fu_76_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[10]\,
      I1 => \data_in_int_reg_reg_n_0_[10]\,
      O => \ret_V_fu_76_p2_carry__1_i_2__0_n_0\
    );
\ret_V_fu_76_p2_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[9]\,
      I1 => \data_in_int_reg_reg_n_0_[9]\,
      O => \ret_V_fu_76_p2_carry__1_i_3__0_n_0\
    );
\ret_V_fu_76_p2_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[8]\,
      I1 => \data_in_int_reg_reg_n_0_[8]\,
      O => \ret_V_fu_76_p2_carry__1_i_4__0_n_0\
    );
\ret_V_fu_76_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_76_p2_carry__1_n_0\,
      CO(3) => \ret_V_fu_76_p2_carry__2_n_0\,
      CO(2) => \ret_V_fu_76_p2_carry__2_n_1\,
      CO(1) => \ret_V_fu_76_p2_carry__2_n_2\,
      CO(0) => \ret_V_fu_76_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => mul_mul_16s_5ns_22_4_0_U11_n_23,
      DI(2) => \bias_int_reg_reg_n_0_[14]\,
      DI(1) => \bias_int_reg_reg_n_0_[13]\,
      DI(0) => \bias_int_reg_reg_n_0_[12]\,
      O(3 downto 0) => \NLW_ret_V_fu_76_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => mul_mul_16s_5ns_22_4_0_U11_n_14,
      S(2) => mul_mul_16s_5ns_22_4_0_U11_n_15,
      S(1) => mul_mul_16s_5ns_22_4_0_U11_n_16,
      S(0) => mul_mul_16s_5ns_22_4_0_U11_n_17
    );
\ret_V_fu_76_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[3]\,
      I1 => \data_in_int_reg_reg_n_0_[3]\,
      O => \ret_V_fu_76_p2_carry_i_1__0_n_0\
    );
\ret_V_fu_76_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[2]\,
      I1 => \data_in_int_reg_reg_n_0_[2]\,
      O => \ret_V_fu_76_p2_carry_i_2__0_n_0\
    );
\ret_V_fu_76_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[1]\,
      I1 => \data_in_int_reg_reg_n_0_[1]\,
      O => \ret_V_fu_76_p2_carry_i_3__0_n_0\
    );
\ret_V_fu_76_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bias_int_reg_reg_n_0_[0]\,
      I1 => \data_in_int_reg_reg_n_0_[0]\,
      O => \ret_V_fu_76_p2_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[46]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[51]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[55]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[59]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[62]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[47]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST : out STD_LOGIC;
    \tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]__0_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_loop_exit_ready_pp0_iter3_reg_reg__0_0\ : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_6\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_3\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    \select_ln302_reg_1184_reg[15]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[14]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[13]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[12]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[11]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[10]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[9]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[8]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[7]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[6]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[5]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[4]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[3]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[2]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[1]_0\ : in STD_LOGIC;
    \select_ln302_reg_1184_reg[0]_0\ : in STD_LOGIC;
    \select_ln302_2_reg_1194_reg[15]_0\ : in STD_LOGIC;
    bias_en_read_reg_286 : in STD_LOGIC;
    leaky_read_reg_292 : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[15]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[14]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[13]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[12]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[11]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[10]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[9]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[8]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[7]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[6]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[5]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[4]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[3]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[2]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[1]_0\ : in STD_LOGIC;
    \select_ln302_1_reg_1189_reg[0]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[15]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[14]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[13]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[12]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[11]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[10]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[9]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[8]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[7]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[6]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[5]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[4]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[3]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[2]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[1]_0\ : in STD_LOGIC;
    \select_ln302_3_reg_1199_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    inStream_b_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 29 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_reg_1184_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_reg_1184_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_reg_1184_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[15]_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \select_ln302_2_reg_1194_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_2_reg_1194_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_2_reg_1194_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_2_reg_1194_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_672_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_672_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_672_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_reg_1184_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_2_fu_812_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_2_fu_812_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_2_fu_812_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_2_reg_1194_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_2_reg_1194_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_1_fu_742_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_1_fu_742_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_1_fu_742_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_1_reg_1189_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_1_reg_1189_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_3_fu_882_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_3_fu_882_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_3_fu_882_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln302_3_reg_1199_reg[15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln302_3_reg_1199_reg[15]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    outStream_TREADY_int_regslice : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    inStream_b_TVALID_int_regslice : in STD_LOGIC;
    inStream_a_TVALID_int_regslice : in STD_LOGIC;
    grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg : in STD_LOGIC;
    \select_ln42_3_reg_1131_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1027_1_reg_1113_reg[0]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \icmp_ln1027_2_reg_1122_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    cmp_i_i32_fu_492_p2_carry_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cmp_i_i_fu_483_p2_carry_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cmp_i_i32_mid111_reg_347 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    B_V_data_1_sel_wr_0 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_1 : in STD_LOGIC;
    B_V_data_1_sel_wr_1 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_2 : in STD_LOGIC;
    B_V_data_1_sel_wr_2 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_3 : in STD_LOGIC;
    B_V_data_1_sel_wr_3 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_4 : in STD_LOGIC;
    B_V_data_1_sel_wr_4 : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel_5 : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    B_V_data_1_sel_6 : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_2 : in STD_LOGIC;
    B_V_data_1_sel_7 : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_3 : in STD_LOGIC;
    B_V_data_1_sel_8 : in STD_LOGIC;
    B_V_data_1_sel_9 : in STD_LOGIC;
    \select_ln42_3_reg_1131_reg[0]_1\ : in STD_LOGIC;
    \kernel_bias_fp_V_load_reg_1204_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_keep_V_reg_1159_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_strb_V_reg_1164_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_user_V_reg_1169_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_id_V_reg_1174_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_dest_V_reg_1179_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 is
  signal \^b_v_data_1_payload_a_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_payload_a_reg[47]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_payload_a_reg[63]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_payload_b_reg[14]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^b_v_data_1_payload_b_reg[30]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^b_v_data_1_payload_b_reg[46]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_payload_b_reg[62]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Range2_all_ones_reg_3910 : STD_LOGIC;
  signal add_ln1027_fu_986_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal add_ln48_fu_981_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_ce_reg : STD_LOGIC;
  signal \^ap_ce_reg_reg\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_ready_int : STD_LOGIC;
  signal bias_en_read_reg_347_pp0_iter3_reg : STD_LOGIC;
  signal cmp_i_i32_fu_492_p2 : STD_LOGIC;
  signal cmp_i_i32_fu_492_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cmp_i_i32_fu_492_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cmp_i_i32_fu_492_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cmp_i_i32_fu_492_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cmp_i_i32_fu_492_p2_carry_n_1 : STD_LOGIC;
  signal cmp_i_i32_fu_492_p2_carry_n_2 : STD_LOGIC;
  signal cmp_i_i32_fu_492_p2_carry_n_3 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_10_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_5_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_6_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_7_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_8_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_i_9_n_0 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_n_1 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_n_2 : STD_LOGIC;
  signal cmp_i_i32_mid1_fu_549_p2_carry_n_3 : STD_LOGIC;
  signal cmp_i_i_fu_483_p2 : STD_LOGIC;
  signal cmp_i_i_fu_483_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cmp_i_i_fu_483_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cmp_i_i_fu_483_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cmp_i_i_fu_483_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cmp_i_i_fu_483_p2_carry_n_1 : STD_LOGIC;
  signal cmp_i_i_fu_483_p2_carry_n_2 : STD_LOGIC;
  signal cmp_i_i_fu_483_p2_carry_n_3 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_i_1_n_0 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_i_2_n_0 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_i_3_n_0 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_i_4_n_0 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_i_5_n_0 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_i_6_n_0 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_i_7_n_0 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_n_1 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_n_2 : STD_LOGIC;
  signal cmp_i_i_mid1_fu_514_p2_carry_n_3 : STD_LOGIC;
  signal col_idx_fu_1761 : STD_LOGIC;
  signal \col_idx_fu_176[0]_i_1_n_0\ : STD_LOGIC;
  signal \col_idx_fu_176[4]_i_2_n_0\ : STD_LOGIC;
  signal \col_idx_fu_176[7]_i_2_n_0\ : STD_LOGIC;
  signal \col_idx_fu_176[8]_i_2_n_0\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[0]\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[1]\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[2]\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[3]\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[4]\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[5]\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[6]\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[7]\ : STD_LOGIC;
  signal \col_idx_fu_176_reg_n_0_[8]\ : STD_LOGIC;
  signal curr_output_data_sub_data_0_V_reg_12390 : STD_LOGIC;
  signal curr_output_last_V_fu_975_p2 : STD_LOGIC;
  signal curr_output_last_V_reg_1224 : STD_LOGIC;
  signal curr_output_last_V_reg_12240 : STD_LOGIC;
  signal \curr_output_last_V_reg_1224[0]_i_2_n_0\ : STD_LOGIC;
  signal \curr_output_last_V_reg_1224[0]_i_3_n_0\ : STD_LOGIC;
  signal \curr_output_last_V_reg_1224_pp0_iter3_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal grp_post_process_unit_fu_348_ap_ce : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2 : STD_LOGIC;
  signal \icmp_ln1027_1_fu_392_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_1_fu_392_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_1_fu_392_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_1_fu_392_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_1_fu_392_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1027_1_fu_392_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1027_1_fu_392_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1027_1_fu_392_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1027_1_reg_1113_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln1027_2_fu_409_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln1027_2_fu_409_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1027_2_fu_409_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1027_2_fu_409_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1027_2_fu_409_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1027_2_fu_409_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1027_2_fu_409_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1027_2_fu_409_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1027_2_fu_409_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1027_2_reg_1122 : STD_LOGIC;
  signal indvar_flatten15_fu_188011_out : STD_LOGIC;
  signal \indvar_flatten15_fu_188[0]_i_3_n_0\ : STD_LOGIC;
  signal indvar_flatten15_fu_188_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \indvar_flatten15_fu_188_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten15_fu_188_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal indvar_flatten_fu_180 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \indvar_flatten_fu_180[0]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[12]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten_fu_180_reg_n_0_[9]\ : STD_LOGIC;
  signal indvar_flatten_load_reg_1117 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \indvar_flatten_load_reg_1117[12]_i_1_n_0\ : STD_LOGIC;
  signal input_ch_idx_fu_172 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal kernel_bias_fp_V_load_1_reg_1209 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_bias_fp_V_load_2_reg_1229 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_bias_fp_V_load_2_reg_12290 : STD_LOGIC;
  signal kernel_bias_fp_V_load_3_reg_1234 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_bias_fp_V_load_reg_1204 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal leaky_read_reg_342_pp0_iter3_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_686_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_Val2_1_fu_686_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_1_fu_686_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_1_fu_686_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_1_fu_686_p2_carry_n_3 : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_fu_756_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_Val2_3_fu_756_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_3_fu_756_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_3_fu_756_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_3_fu_756_p2_carry_n_3 : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_5_fu_826_p2_carry__2_n_7\ : STD_LOGIC;
  signal p_Val2_5_fu_826_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_5_fu_826_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_5_fu_826_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_5_fu_826_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_5_fu_826_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_5_fu_826_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_5_fu_826_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_5_fu_826_p2_carry_n_7 : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_7_fu_896_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_Val2_7_fu_896_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_7_fu_896_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_7_fu_896_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_7_fu_896_p2_carry_n_3 : STD_LOGIC;
  signal ram_reg_i_41_n_0 : STD_LOGIC;
  signal ram_reg_i_42_n_0 : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_1_fu_742_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_1_fu_742_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_1_fu_742_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_1_fu_742_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_1_fu_742_p2_carry_n_3 : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_2_fu_812_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_2_fu_812_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_2_fu_812_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_2_fu_812_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_2_fu_812_p2_carry_n_3 : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_3_fu_882_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_3_fu_882_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_3_fu_882_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_3_fu_882_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_3_fu_882_p2_carry_n_3 : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_fu_672_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_fu_672_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_fu_672_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_fu_672_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_fu_672_p2_carry_n_3 : STD_LOGIC;
  signal row_idx_cast_mid1_fu_510_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \row_idx_fu_184[0]_i_1_n_0\ : STD_LOGIC;
  signal \row_idx_fu_184[8]_i_1_n_0\ : STD_LOGIC;
  signal \row_idx_fu_184[8]_i_3_n_0\ : STD_LOGIC;
  signal row_idx_fu_184_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal select_ln1027_1_fu_561_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal select_ln302_1_reg_1189 : STD_LOGIC;
  signal \select_ln302_1_reg_1189[15]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[10]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[11]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[12]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[13]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[14]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[15]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[1]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[2]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[3]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[4]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[5]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[6]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[7]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[8]\ : STD_LOGIC;
  signal \select_ln302_1_reg_1189_reg_n_0_[9]\ : STD_LOGIC;
  signal select_ln302_2_reg_1194 : STD_LOGIC;
  signal \select_ln302_2_reg_1194[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[10]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[11]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[12]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[13]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[14]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[15]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[2]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[3]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[4]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[5]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[6]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[7]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[8]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194[9]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[10]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[11]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[12]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[13]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[14]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[15]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[1]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[2]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[3]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[4]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[5]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[6]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[7]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[8]\ : STD_LOGIC;
  signal \select_ln302_2_reg_1194_reg_n_0_[9]\ : STD_LOGIC;
  signal select_ln302_3_reg_1199 : STD_LOGIC;
  signal \select_ln302_3_reg_1199[15]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[10]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[11]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[12]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[13]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[14]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[15]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[1]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[2]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[3]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[4]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[5]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[6]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[7]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[8]\ : STD_LOGIC;
  signal \select_ln302_3_reg_1199_reg_n_0_[9]\ : STD_LOGIC;
  signal select_ln302_reg_1184 : STD_LOGIC;
  signal \select_ln302_reg_1184[15]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[10]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[11]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[12]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[13]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[14]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[15]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[1]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[2]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[3]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[4]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[5]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[6]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[7]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[8]\ : STD_LOGIC;
  signal \select_ln302_reg_1184_reg_n_0_[9]\ : STD_LOGIC;
  signal select_ln42_3_fu_419_p3 : STD_LOGIC;
  signal select_ln42_3_reg_1131 : STD_LOGIC;
  signal \select_ln42_3_reg_1131[0]_i_2_n_0\ : STD_LOGIC;
  signal select_ln45_reg_1137 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln45_reg_1137[3]_i_1_n_0\ : STD_LOGIC;
  signal tmp_dest_V_reg_1179 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal tmp_id_V_reg_1174 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tmp_id_V_reg_1174_pp0_iter3_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_id_V_reg_1174_pp0_iter3_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_id_V_reg_1174_pp0_iter3_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_id_V_reg_1174_pp0_iter3_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_id_V_reg_1174_pp0_iter3_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal tmp_keep_V_reg_1159 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal tmp_strb_V_reg_1164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal tmp_user_V_reg_1169 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_user_V_reg_1169_pp0_iter3_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_user_V_reg_1169_pp0_iter3_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal zext_ln65_fu_452_p1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_cmp_i_i32_fu_492_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp_i_i32_mid1_fu_549_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp_i_i_fu_483_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp_i_i_mid1_fu_514_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1027_1_fu_392_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1027_1_fu_392_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1027_2_fu_409_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1027_2_fu_409_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln1027_2_fu_409_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten15_fu_188_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten15_fu_188_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten_fu_180_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_1_fu_686_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_3_fu_756_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_5_fu_826_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_7_fu_896_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ret_V_1_fu_742_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_1_fu_742_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_1_fu_742_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_1_fu_742_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ret_V_2_fu_812_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_2_fu_812_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_2_fu_812_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_2_fu_812_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ret_V_3_fu_882_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_3_fu_882_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_3_fu_882_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_3_fu_882_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ret_V_fu_672_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_672_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_672_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_672_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair76";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter4_i_1 : label is "soft_lutpair79";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of cmp_i_i32_mid1_fu_549_p2_carry_i_5 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of cmp_i_i32_mid1_fu_549_p2_carry_i_6 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of cmp_i_i32_mid1_fu_549_p2_carry_i_8 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of cmp_i_i_mid1_fu_514_p2_carry_i_7 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \col_idx_fu_176[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \col_idx_fu_176[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \col_idx_fu_176[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \col_idx_fu_176[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \col_idx_fu_176[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \col_idx_fu_176[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \col_idx_fu_176[8]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \curr_output_last_V_reg_1224[0]_i_3\ : label is "soft_lutpair82";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \curr_output_last_V_reg_1224_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/curr_output_last_V_reg_1224_pp0_iter3_reg_reg ";
  attribute srl_name of \curr_output_last_V_reg_1224_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/curr_output_last_V_reg_1224_pp0_iter3_reg_reg[0]_srl2 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten15_fu_188_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten15_fu_188_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten15_fu_188_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten15_fu_188_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten15_fu_188_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten15_fu_188_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \indvar_flatten_fu_180[0]_i_2\ : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_180_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_180_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_180_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \input_ch_idx_fu_172[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \input_ch_idx_fu_172[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \input_ch_idx_fu_172[3]_i_2\ : label is "soft_lutpair82";
  attribute ADDER_THRESHOLD of p_Val2_1_fu_686_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_1_fu_686_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_1_fu_686_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_1_fu_686_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of p_Val2_3_fu_756_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_3_fu_756_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_3_fu_756_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_3_fu_756_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of p_Val2_5_fu_826_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_5_fu_826_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_5_fu_826_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_5_fu_826_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of p_Val2_7_fu_896_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_7_fu_896_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_7_fu_896_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_Val2_7_fu_896_p2_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of ram_reg_i_41 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of ram_reg_i_42 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \row_idx_fu_184[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \row_idx_fu_184[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \row_idx_fu_184[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \row_idx_fu_184[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \row_idx_fu_184[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \row_idx_fu_184[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \row_idx_fu_184[8]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[10]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln302_2_reg_1194[9]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln42_3_reg_1131[0]_i_1\ : label is "soft_lutpair74";
  attribute srl_bus_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_dest_V_reg_1179_pp0_iter3_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_id_V_reg_1174_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_id_V_reg_1174_pp0_iter3_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_keep_V_reg_1159_pp0_iter3_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_strb_V_reg_1164_pp0_iter3_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \tmp_user_V_reg_1169_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_user_V_reg_1169_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_user_V_reg_1169_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_user_V_reg_1169_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_user_V_reg_1169_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_user_V_reg_1169_pp0_iter3_reg_reg ";
  attribute srl_name of \tmp_user_V_reg_1169_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171/tmp_user_V_reg_1169_pp0_iter3_reg_reg[1]_srl2 ";
begin
  \B_V_data_1_payload_A_reg[31]\(0) <= \^b_v_data_1_payload_a_reg[31]\(0);
  \B_V_data_1_payload_A_reg[47]\(0) <= \^b_v_data_1_payload_a_reg[47]\(0);
  \B_V_data_1_payload_A_reg[63]\(0) <= \^b_v_data_1_payload_a_reg[63]\(0);
  \B_V_data_1_payload_B_reg[14]\(3 downto 0) <= \^b_v_data_1_payload_b_reg[14]\(3 downto 0);
  \B_V_data_1_payload_B_reg[30]\(3 downto 0) <= \^b_v_data_1_payload_b_reg[30]\(3 downto 0);
  \B_V_data_1_payload_B_reg[46]\(0) <= \^b_v_data_1_payload_b_reg[46]\(0);
  \B_V_data_1_payload_B_reg[62]\(3 downto 0) <= \^b_v_data_1_payload_b_reg[62]\(3 downto 0);
  CO(0) <= \^co\(0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  ap_ce_reg_reg(63 downto 0) <= \^ap_ce_reg_reg\(63 downto 0);
  ap_enable_reg_pp0_iter4 <= \^ap_enable_reg_pp0_iter4\;
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg,
      I1 => Q(1),
      I2 => col_idx_fu_1761,
      I3 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => B_V_data_1_sel,
      O => \B_V_data_1_state_reg[0]\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_0,
      I1 => Q(1),
      I2 => col_idx_fu_1761,
      I3 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => B_V_data_1_sel_5,
      O => \B_V_data_1_state_reg[0]_0\
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_1,
      I1 => Q(1),
      I2 => col_idx_fu_1761,
      I3 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => B_V_data_1_sel_6,
      O => \B_V_data_1_state_reg[0]_1\
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_2,
      I1 => Q(1),
      I2 => col_idx_fu_1761,
      I3 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => B_V_data_1_sel_7,
      O => \B_V_data_1_state_reg[0]_2\
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_3,
      I1 => Q(1),
      I2 => col_idx_fu_1761,
      I3 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => B_V_data_1_sel_8,
      O => \B_V_data_1_state_reg[0]_3\
    );
\B_V_data_1_sel_rd_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I2 => col_idx_fu_1761,
      I3 => Q(1),
      I4 => B_V_data_1_sel_9,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      I3 => outStream_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_fsm_reg[1]_1\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      I3 => outStream_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg_0,
      I5 => B_V_data_1_sel_wr_0,
      O => \ap_CS_fsm_reg[1]_2\
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      I3 => outStream_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg_1,
      I5 => B_V_data_1_sel_wr_1,
      O => \ap_CS_fsm_reg[1]_3\
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      I3 => outStream_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg_2,
      I5 => B_V_data_1_sel_wr_2,
      O => \ap_CS_fsm_reg[1]_4\
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      I3 => outStream_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg_3,
      I5 => B_V_data_1_sel_wr_3,
      O => \ap_CS_fsm_reg[1]_5\
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      I3 => outStream_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg_4,
      I5 => B_V_data_1_sel_wr_4,
      O => \ap_CS_fsm_reg[1]_6\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFAAAAFFFFFFFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => Q(1),
      I2 => \^ap_enable_reg_pp0_iter4\,
      I3 => \^ap_cs_fsm_reg[1]_0\(0),
      I4 => outStream_TREADY_int_regslice,
      I5 => \B_V_data_1_state_reg[1]\,
      O => B_V_data_1_state(0)
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      I3 => outStream_TREADY_int_regslice,
      O => B_V_data_1_sel_wr01_out
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => inStream_a_TVALID_int_regslice,
      I5 => inStream_b_TVALID_int_regslice,
      O => B_V_data_1_sel0
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFE0EFE0EFE0EF"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \ap_CS_fsm[1]_i_3_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_enable_reg_pp0_iter4\,
      I4 => Q(1),
      I5 => outStream_TREADY_int_regslice,
      O => \ap_CS_fsm[0]_i_1__1_n_0\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101F101F101F10"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \ap_CS_fsm[1]_i_3_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_enable_reg_pp0_iter4\,
      I4 => Q(1),
      I5 => outStream_TREADY_int_regslice,
      O => \ap_CS_fsm[1]_i_1__0_n_0\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => inStream_b_TVALID_int_regslice,
      I1 => inStream_a_TVALID_int_regslice,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter3,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__1_n_0\,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__0_n_0\,
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700070F070000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => flow_control_loop_pipe_sequential_init_U_n_2,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFBFB88080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter4\,
      I3 => Q(1),
      I4 => outStream_TREADY_int_regslice,
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFBFB88080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter4\,
      I3 => Q(1),
      I4 => outStream_TREADY_int_regslice,
      I5 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F8F8F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter4\,
      I3 => Q(1),
      I4 => outStream_TREADY_int_regslice,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => \^ap_enable_reg_pp0_iter4\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_enable_reg_pp0_iter10,
      CLK => ap_clk,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_2,
      I1 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => icmp_ln1027_1_fu_392_p2,
      O => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1_n_0
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I3 => flow_control_loop_pipe_sequential_init_U_n_2,
      O => ap_ready_int
    );
cmp_i_i32_fu_492_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp_i_i32_fu_492_p2,
      CO(2) => cmp_i_i32_fu_492_p2_carry_n_1,
      CO(1) => cmp_i_i32_fu_492_p2_carry_n_2,
      CO(0) => cmp_i_i32_fu_492_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmp_i_i32_fu_492_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_i_i32_fu_492_p2_carry_i_1_n_0,
      S(2) => cmp_i_i32_fu_492_p2_carry_i_2_n_0,
      S(1) => cmp_i_i32_fu_492_p2_carry_i_3_n_0,
      S(0) => cmp_i_i32_fu_492_p2_carry_i_4_n_0
    );
cmp_i_i32_fu_492_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp_i_i32_fu_492_p2_carry_0(9),
      O => cmp_i_i32_fu_492_p2_carry_i_1_n_0
    );
cmp_i_i32_fu_492_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cmp_i_i32_fu_492_p2_carry_0(6),
      I1 => \col_idx_fu_176_reg_n_0_[6]\,
      I2 => cmp_i_i32_fu_492_p2_carry_0(7),
      I3 => \col_idx_fu_176_reg_n_0_[7]\,
      I4 => \col_idx_fu_176_reg_n_0_[8]\,
      I5 => cmp_i_i32_fu_492_p2_carry_0(8),
      O => cmp_i_i32_fu_492_p2_carry_i_2_n_0
    );
cmp_i_i32_fu_492_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cmp_i_i32_fu_492_p2_carry_0(3),
      I1 => \col_idx_fu_176_reg_n_0_[3]\,
      I2 => cmp_i_i32_fu_492_p2_carry_0(4),
      I3 => \col_idx_fu_176_reg_n_0_[4]\,
      I4 => \col_idx_fu_176_reg_n_0_[5]\,
      I5 => cmp_i_i32_fu_492_p2_carry_0(5),
      O => cmp_i_i32_fu_492_p2_carry_i_3_n_0
    );
cmp_i_i32_fu_492_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[2]\,
      I1 => cmp_i_i32_fu_492_p2_carry_0(2),
      I2 => cmp_i_i32_fu_492_p2_carry_0(0),
      I3 => \col_idx_fu_176_reg_n_0_[0]\,
      I4 => cmp_i_i32_fu_492_p2_carry_0(1),
      I5 => \col_idx_fu_176_reg_n_0_[1]\,
      O => cmp_i_i32_fu_492_p2_carry_i_4_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp_i_i32_mid1_fu_549_p2,
      CO(2) => cmp_i_i32_mid1_fu_549_p2_carry_n_1,
      CO(1) => cmp_i_i32_mid1_fu_549_p2_carry_n_2,
      CO(0) => cmp_i_i32_mid1_fu_549_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmp_i_i32_mid1_fu_549_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_i_i32_mid1_fu_549_p2_carry_i_1_n_0,
      S(2) => cmp_i_i32_mid1_fu_549_p2_carry_i_2_n_0,
      S(1) => cmp_i_i32_mid1_fu_549_p2_carry_i_3_n_0,
      S(0) => cmp_i_i32_mid1_fu_549_p2_carry_i_4_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp_i_i32_fu_492_p2_carry_0(9),
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_1_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDB55BD"
    )
        port map (
      I0 => cmp_i_i32_fu_492_p2_carry_0(0),
      I1 => \col_idx_fu_176_reg_n_0_[0]\,
      I2 => \col_idx_fu_176_reg_n_0_[1]\,
      I3 => icmp_ln1027_2_reg_1122,
      I4 => cmp_i_i32_fu_492_p2_carry_0(1),
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_10_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cmp_i_i32_fu_492_p2_carry_0(7),
      I1 => cmp_i_i32_mid1_fu_549_p2_carry_i_5_n_0,
      I2 => cmp_i_i32_fu_492_p2_carry_0(6),
      I3 => cmp_i_i32_mid1_fu_549_p2_carry_i_6_n_0,
      I4 => cmp_i_i32_mid1_fu_549_p2_carry_i_7_n_0,
      I5 => cmp_i_i32_fu_492_p2_carry_0(8),
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_2_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cmp_i_i32_fu_492_p2_carry_0(5),
      I1 => cmp_i_i32_mid1_fu_549_p2_carry_i_8_n_0,
      I2 => cmp_i_i32_fu_492_p2_carry_0(4),
      I3 => \col_idx_fu_176[4]_i_2_n_0\,
      I4 => cmp_i_i32_mid1_fu_549_p2_carry_i_9_n_0,
      I5 => cmp_i_i32_fu_492_p2_carry_0(3),
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_3_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000708F8F7"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[1]\,
      I1 => \col_idx_fu_176_reg_n_0_[0]\,
      I2 => icmp_ln1027_2_reg_1122,
      I3 => \col_idx_fu_176_reg_n_0_[2]\,
      I4 => cmp_i_i32_fu_492_p2_carry_0(2),
      I5 => cmp_i_i32_mid1_fu_549_p2_carry_i_10_n_0,
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_4_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \col_idx_fu_176[7]_i_2_n_0\,
      I1 => \col_idx_fu_176_reg_n_0_[5]\,
      I2 => \col_idx_fu_176_reg_n_0_[6]\,
      I3 => icmp_ln1027_2_reg_1122,
      I4 => \col_idx_fu_176_reg_n_0_[7]\,
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_5_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[5]\,
      I1 => \col_idx_fu_176[7]_i_2_n_0\,
      I2 => icmp_ln1027_2_reg_1122,
      I3 => \col_idx_fu_176_reg_n_0_[6]\,
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_6_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[8]\,
      I1 => \col_idx_fu_176_reg_n_0_[5]\,
      I2 => \col_idx_fu_176[7]_i_2_n_0\,
      I3 => icmp_ln1027_2_reg_1122,
      I4 => \col_idx_fu_176_reg_n_0_[6]\,
      I5 => \col_idx_fu_176_reg_n_0_[7]\,
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_7_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \col_idx_fu_176[7]_i_2_n_0\,
      I1 => \col_idx_fu_176_reg_n_0_[5]\,
      I2 => icmp_ln1027_2_reg_1122,
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_8_n_0
    );
cmp_i_i32_mid1_fu_549_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[0]\,
      I1 => \col_idx_fu_176_reg_n_0_[1]\,
      I2 => \col_idx_fu_176_reg_n_0_[2]\,
      I3 => \col_idx_fu_176_reg_n_0_[3]\,
      I4 => icmp_ln1027_2_reg_1122,
      O => cmp_i_i32_mid1_fu_549_p2_carry_i_9_n_0
    );
cmp_i_i_fu_483_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp_i_i_fu_483_p2,
      CO(2) => cmp_i_i_fu_483_p2_carry_n_1,
      CO(1) => cmp_i_i_fu_483_p2_carry_n_2,
      CO(0) => cmp_i_i_fu_483_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmp_i_i_fu_483_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_i_i_fu_483_p2_carry_i_1_n_0,
      S(2) => cmp_i_i_fu_483_p2_carry_i_2_n_0,
      S(1) => cmp_i_i_fu_483_p2_carry_i_3_n_0,
      S(0) => cmp_i_i_fu_483_p2_carry_i_4_n_0
    );
cmp_i_i_fu_483_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp_i_i_fu_483_p2_carry_0(9),
      O => cmp_i_i_fu_483_p2_carry_i_1_n_0
    );
cmp_i_i_fu_483_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => row_idx_fu_184_reg(8),
      I1 => cmp_i_i_fu_483_p2_carry_0(8),
      I2 => cmp_i_i_fu_483_p2_carry_0(6),
      I3 => row_idx_fu_184_reg(6),
      I4 => cmp_i_i_fu_483_p2_carry_0(7),
      I5 => row_idx_fu_184_reg(7),
      O => cmp_i_i_fu_483_p2_carry_i_2_n_0
    );
cmp_i_i_fu_483_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => row_idx_fu_184_reg(5),
      I1 => cmp_i_i_fu_483_p2_carry_0(5),
      I2 => cmp_i_i_fu_483_p2_carry_0(3),
      I3 => row_idx_fu_184_reg(3),
      I4 => cmp_i_i_fu_483_p2_carry_0(4),
      I5 => row_idx_fu_184_reg(4),
      O => cmp_i_i_fu_483_p2_carry_i_3_n_0
    );
cmp_i_i_fu_483_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => row_idx_fu_184_reg(0),
      I1 => cmp_i_i_fu_483_p2_carry_0(0),
      I2 => cmp_i_i_fu_483_p2_carry_0(2),
      I3 => row_idx_fu_184_reg(2),
      I4 => cmp_i_i_fu_483_p2_carry_0(1),
      I5 => row_idx_fu_184_reg(1),
      O => cmp_i_i_fu_483_p2_carry_i_4_n_0
    );
cmp_i_i_mid1_fu_514_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp_i_i_mid1_fu_514_p2,
      CO(2) => cmp_i_i_mid1_fu_514_p2_carry_n_1,
      CO(1) => cmp_i_i_mid1_fu_514_p2_carry_n_2,
      CO(0) => cmp_i_i_mid1_fu_514_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmp_i_i_mid1_fu_514_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_i_i_mid1_fu_514_p2_carry_i_1_n_0,
      S(2) => cmp_i_i_mid1_fu_514_p2_carry_i_2_n_0,
      S(1) => cmp_i_i_mid1_fu_514_p2_carry_i_3_n_0,
      S(0) => cmp_i_i_mid1_fu_514_p2_carry_i_4_n_0
    );
cmp_i_i_mid1_fu_514_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp_i_i_fu_483_p2_carry_0(9),
      O => cmp_i_i_mid1_fu_514_p2_carry_i_1_n_0
    );
cmp_i_i_mid1_fu_514_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800002802804002"
    )
        port map (
      I0 => cmp_i_i_mid1_fu_514_p2_carry_i_5_n_0,
      I1 => \row_idx_fu_184[8]_i_3_n_0\,
      I2 => row_idx_fu_184_reg(6),
      I3 => row_idx_fu_184_reg(7),
      I4 => cmp_i_i_fu_483_p2_carry_0(7),
      I5 => cmp_i_i_fu_483_p2_carry_0(6),
      O => cmp_i_i_mid1_fu_514_p2_carry_i_2_n_0
    );
cmp_i_i_mid1_fu_514_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020018040102040"
    )
        port map (
      I0 => cmp_i_i_fu_483_p2_carry_0(4),
      I1 => cmp_i_i_fu_483_p2_carry_0(3),
      I2 => cmp_i_i_mid1_fu_514_p2_carry_i_6_n_0,
      I3 => row_idx_fu_184_reg(3),
      I4 => cmp_i_i_mid1_fu_514_p2_carry_i_7_n_0,
      I5 => row_idx_fu_184_reg(4),
      O => cmp_i_i_mid1_fu_514_p2_carry_i_3_n_0
    );
cmp_i_i_mid1_fu_514_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900924420000"
    )
        port map (
      I0 => cmp_i_i_fu_483_p2_carry_0(1),
      I1 => row_idx_fu_184_reg(1),
      I2 => row_idx_fu_184_reg(2),
      I3 => cmp_i_i_fu_483_p2_carry_0(2),
      I4 => row_idx_fu_184_reg(0),
      I5 => cmp_i_i_fu_483_p2_carry_0(0),
      O => cmp_i_i_mid1_fu_514_p2_carry_i_4_n_0
    );
cmp_i_i_mid1_fu_514_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmp_i_i_fu_483_p2_carry_0(8),
      I1 => row_idx_fu_184_reg(8),
      O => cmp_i_i_mid1_fu_514_p2_carry_i_5_n_0
    );
cmp_i_i_mid1_fu_514_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmp_i_i_fu_483_p2_carry_0(5),
      I1 => row_idx_fu_184_reg(5),
      O => cmp_i_i_mid1_fu_514_p2_carry_i_6_n_0
    );
cmp_i_i_mid1_fu_514_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => row_idx_fu_184_reg(0),
      I1 => row_idx_fu_184_reg(1),
      I2 => row_idx_fu_184_reg(2),
      O => cmp_i_i_mid1_fu_514_p2_carry_i_7_n_0
    );
\col_idx_fu_176[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => select_ln42_3_reg_1131,
      I1 => \col_idx_fu_176_reg_n_0_[0]\,
      I2 => icmp_ln1027_2_reg_1122,
      O => \col_idx_fu_176[0]_i_1_n_0\
    );
\col_idx_fu_176[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[0]\,
      I1 => select_ln42_3_reg_1131,
      I2 => \col_idx_fu_176_reg_n_0_[1]\,
      I3 => icmp_ln1027_2_reg_1122,
      O => select_ln1027_1_fu_561_p3(1)
    );
\col_idx_fu_176[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[1]\,
      I1 => \col_idx_fu_176_reg_n_0_[0]\,
      I2 => select_ln42_3_reg_1131,
      I3 => \col_idx_fu_176_reg_n_0_[2]\,
      I4 => icmp_ln1027_2_reg_1122,
      O => select_ln1027_1_fu_561_p3(2)
    );
\col_idx_fu_176[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[0]\,
      I1 => \col_idx_fu_176_reg_n_0_[1]\,
      I2 => \col_idx_fu_176_reg_n_0_[2]\,
      I3 => select_ln42_3_reg_1131,
      I4 => \col_idx_fu_176_reg_n_0_[3]\,
      I5 => icmp_ln1027_2_reg_1122,
      O => select_ln1027_1_fu_561_p3(3)
    );
\col_idx_fu_176[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \col_idx_fu_176[4]_i_2_n_0\,
      I1 => select_ln42_3_reg_1131,
      I2 => \col_idx_fu_176_reg_n_0_[4]\,
      I3 => icmp_ln1027_2_reg_1122,
      O => select_ln1027_1_fu_561_p3(4)
    );
\col_idx_fu_176[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[3]\,
      I1 => \col_idx_fu_176_reg_n_0_[2]\,
      I2 => \col_idx_fu_176_reg_n_0_[1]\,
      I3 => \col_idx_fu_176_reg_n_0_[0]\,
      I4 => icmp_ln1027_2_reg_1122,
      I5 => \col_idx_fu_176_reg_n_0_[4]\,
      O => \col_idx_fu_176[4]_i_2_n_0\
    );
\col_idx_fu_176[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \col_idx_fu_176[7]_i_2_n_0\,
      I1 => select_ln42_3_reg_1131,
      I2 => \col_idx_fu_176_reg_n_0_[5]\,
      I3 => icmp_ln1027_2_reg_1122,
      O => select_ln1027_1_fu_561_p3(5)
    );
\col_idx_fu_176[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[5]\,
      I1 => \col_idx_fu_176[7]_i_2_n_0\,
      I2 => select_ln42_3_reg_1131,
      I3 => \col_idx_fu_176_reg_n_0_[6]\,
      I4 => icmp_ln1027_2_reg_1122,
      O => select_ln1027_1_fu_561_p3(6)
    );
\col_idx_fu_176[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \col_idx_fu_176[7]_i_2_n_0\,
      I1 => \col_idx_fu_176_reg_n_0_[5]\,
      I2 => \col_idx_fu_176_reg_n_0_[6]\,
      I3 => select_ln42_3_reg_1131,
      I4 => \col_idx_fu_176_reg_n_0_[7]\,
      I5 => icmp_ln1027_2_reg_1122,
      O => select_ln1027_1_fu_561_p3(7)
    );
\col_idx_fu_176[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \col_idx_fu_176_reg_n_0_[4]\,
      I1 => icmp_ln1027_2_reg_1122,
      I2 => \col_idx_fu_176_reg_n_0_[3]\,
      I3 => \col_idx_fu_176_reg_n_0_[2]\,
      I4 => \col_idx_fu_176_reg_n_0_[1]\,
      I5 => \col_idx_fu_176_reg_n_0_[0]\,
      O => \col_idx_fu_176[7]_i_2_n_0\
    );
\col_idx_fu_176[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \col_idx_fu_176[8]_i_2_n_0\,
      I1 => \col_idx_fu_176_reg_n_0_[6]\,
      I2 => \col_idx_fu_176_reg_n_0_[7]\,
      I3 => select_ln42_3_reg_1131,
      I4 => \col_idx_fu_176_reg_n_0_[8]\,
      I5 => icmp_ln1027_2_reg_1122,
      O => select_ln1027_1_fu_561_p3(8)
    );
\col_idx_fu_176[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \col_idx_fu_176[7]_i_2_n_0\,
      I1 => \col_idx_fu_176_reg_n_0_[5]\,
      I2 => icmp_ln1027_2_reg_1122,
      O => \col_idx_fu_176[8]_i_2_n_0\
    );
\col_idx_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \col_idx_fu_176[0]_i_1_n_0\,
      Q => \col_idx_fu_176_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\col_idx_fu_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => select_ln1027_1_fu_561_p3(1),
      Q => \col_idx_fu_176_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\col_idx_fu_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => select_ln1027_1_fu_561_p3(2),
      Q => \col_idx_fu_176_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\col_idx_fu_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => select_ln1027_1_fu_561_p3(3),
      Q => \col_idx_fu_176_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\col_idx_fu_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => select_ln1027_1_fu_561_p3(4),
      Q => \col_idx_fu_176_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\col_idx_fu_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => select_ln1027_1_fu_561_p3(5),
      Q => \col_idx_fu_176_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\col_idx_fu_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => select_ln1027_1_fu_561_p3(6),
      Q => \col_idx_fu_176_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\col_idx_fu_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => select_ln1027_1_fu_561_p3(7),
      Q => \col_idx_fu_176_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\col_idx_fu_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => select_ln1027_1_fu_561_p3(8),
      Q => \col_idx_fu_176_reg_n_0_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\curr_output_data_sub_data_0_V_reg_1239[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AA00000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4\,
      I1 => inStream_b_TVALID_int_regslice,
      I2 => inStream_a_TVALID_int_regslice,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => curr_output_data_sub_data_0_V_reg_12390
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(32),
      Q => \^ap_ce_reg_reg\(0),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(42),
      Q => \^ap_ce_reg_reg\(10),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(43),
      Q => \^ap_ce_reg_reg\(11),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(44),
      Q => \^ap_ce_reg_reg\(12),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(45),
      Q => \^ap_ce_reg_reg\(13),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(46),
      Q => \^ap_ce_reg_reg\(14),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(47),
      Q => \^ap_ce_reg_reg\(15),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(33),
      Q => \^ap_ce_reg_reg\(1),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(34),
      Q => \^ap_ce_reg_reg\(2),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(35),
      Q => \^ap_ce_reg_reg\(3),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(36),
      Q => \^ap_ce_reg_reg\(4),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(37),
      Q => \^ap_ce_reg_reg\(5),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(38),
      Q => \^ap_ce_reg_reg\(6),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(39),
      Q => \^ap_ce_reg_reg\(7),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(40),
      Q => \^ap_ce_reg_reg\(8),
      R => '0'
    );
\curr_output_data_sub_data_0_V_reg_1239_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(41),
      Q => \^ap_ce_reg_reg\(9),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(48),
      Q => \^ap_ce_reg_reg\(16),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(58),
      Q => \^ap_ce_reg_reg\(26),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(59),
      Q => \^ap_ce_reg_reg\(27),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(60),
      Q => \^ap_ce_reg_reg\(28),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(61),
      Q => \^ap_ce_reg_reg\(29),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(62),
      Q => \^ap_ce_reg_reg\(30),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(63),
      Q => \^ap_ce_reg_reg\(31),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(49),
      Q => \^ap_ce_reg_reg\(17),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(50),
      Q => \^ap_ce_reg_reg\(18),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(51),
      Q => \^ap_ce_reg_reg\(19),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(52),
      Q => \^ap_ce_reg_reg\(20),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(53),
      Q => \^ap_ce_reg_reg\(21),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(54),
      Q => \^ap_ce_reg_reg\(22),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(55),
      Q => \^ap_ce_reg_reg\(23),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(56),
      Q => \^ap_ce_reg_reg\(24),
      R => '0'
    );
\curr_output_data_sub_data_1_V_reg_1244_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_data_sub_data_0_V_reg_12390,
      D => \^ap_ce_reg_reg\(57),
      Q => \^ap_ce_reg_reg\(25),
      R => '0'
    );
\curr_output_last_V_reg_1224[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => cmp_i_i_fu_483_p2,
      I1 => icmp_ln1027_2_reg_1122,
      I2 => cmp_i_i_mid1_fu_514_p2,
      I3 => \curr_output_last_V_reg_1224[0]_i_2_n_0\,
      I4 => \curr_output_last_V_reg_1224[0]_i_3_n_0\,
      I5 => select_ln45_reg_1137(3),
      O => curr_output_last_V_fu_975_p2
    );
\curr_output_last_V_reg_1224[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => cmp_i_i32_mid1_fu_549_p2,
      I1 => select_ln42_3_reg_1131,
      I2 => cmp_i_i32_mid111_reg_347,
      I3 => icmp_ln1027_2_reg_1122,
      I4 => cmp_i_i32_fu_492_p2,
      O => \curr_output_last_V_reg_1224[0]_i_2_n_0\
    );
\curr_output_last_V_reg_1224[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln45_reg_1137(2),
      I1 => select_ln45_reg_1137(0),
      I2 => select_ln45_reg_1137(1),
      O => \curr_output_last_V_reg_1224[0]_i_3_n_0\
    );
\curr_output_last_V_reg_1224_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => curr_output_last_V_reg_1224,
      Q => \curr_output_last_V_reg_1224_pp0_iter3_reg_reg[0]_srl2_n_0\
    );
\curr_output_last_V_reg_1224_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \curr_output_last_V_reg_1224_pp0_iter3_reg_reg[0]_srl2_n_0\,
      Q => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST,
      R => '0'
    );
\curr_output_last_V_reg_1224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => curr_output_last_V_fu_975_p2,
      Q => curr_output_last_V_reg_1224,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_state_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_2,
      D(0) => \indvar_flatten_fu_180_reg_n_0_[0]\,
      Q(0) => indvar_flatten_load_reg_1117(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_1,
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]\(0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^ap_enable_reg_pp0_iter4\,
      ap_done_cache_reg_1(0) => \^ap_cs_fsm_reg[1]_0\(0),
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      \ap_loop_exit_ready_pp0_iter3_reg_reg__0\ => \ap_loop_exit_ready_pp0_iter3_reg_reg__0_0\,
      ap_ready_int => ap_ready_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      col_idx_fu_1761 => col_idx_fu_1761,
      grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      icmp_ln1027_2_reg_1122 => icmp_ln1027_2_reg_1122,
      indvar_flatten_fu_180(0) => indvar_flatten_fu_180(2),
      \indvar_flatten_fu_180_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      \indvar_flatten_fu_180_reg[0]_0\ => \indvar_flatten_fu_180[0]_i_2_n_0\,
      \indvar_flatten_fu_180_reg[12]\ => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      outStream_TREADY_int_regslice => outStream_TREADY_int_regslice
    );
grp_post_process_unit_fu_348: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit
     port map (
      E(0) => grp_post_process_unit_fu_348_ap_ce,
      Q(1) => \^ap_cs_fsm_reg[1]_0\(0),
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg_0(0) => Range2_all_ones_reg_3910,
      ap_ce_reg_reg_1(15 downto 0) => \^ap_ce_reg_reg\(47 downto 32),
      ap_ce_reg_reg_2 => \^ap_enable_reg_pp0_iter4\,
      ap_ce_reg_reg_3(0) => Q(1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      bias_en_read_reg_286 => bias_en_read_reg_286,
      bias_en_read_reg_347_pp0_iter3_reg => bias_en_read_reg_347_pp0_iter3_reg,
      \bias_int_reg_reg[15]_0\(15 downto 0) => kernel_bias_fp_V_load_reg_1204(15 downto 0),
      \bias_int_reg_reg[15]_1\(15 downto 0) => kernel_bias_fp_V_load_2_reg_1229(15 downto 0),
      col_idx_fu_1761 => col_idx_fu_1761,
      \data_in_int_reg_reg[0]_0\ => \select_ln302_reg_1184_reg_n_0_[0]\,
      \data_in_int_reg_reg[0]_1\ => \select_ln302_2_reg_1194_reg_n_0_[0]\,
      \data_in_int_reg_reg[10]_0\ => \select_ln302_reg_1184_reg_n_0_[10]\,
      \data_in_int_reg_reg[10]_1\ => \select_ln302_2_reg_1194_reg_n_0_[10]\,
      \data_in_int_reg_reg[11]_0\ => \select_ln302_reg_1184_reg_n_0_[11]\,
      \data_in_int_reg_reg[11]_1\ => \select_ln302_2_reg_1194_reg_n_0_[11]\,
      \data_in_int_reg_reg[12]_0\ => \select_ln302_reg_1184_reg_n_0_[12]\,
      \data_in_int_reg_reg[12]_1\ => \select_ln302_2_reg_1194_reg_n_0_[12]\,
      \data_in_int_reg_reg[13]_0\ => \select_ln302_reg_1184_reg_n_0_[13]\,
      \data_in_int_reg_reg[13]_1\ => \select_ln302_2_reg_1194_reg_n_0_[13]\,
      \data_in_int_reg_reg[14]_0\ => \select_ln302_reg_1184_reg_n_0_[14]\,
      \data_in_int_reg_reg[14]_1\ => \select_ln302_2_reg_1194_reg_n_0_[14]\,
      \data_in_int_reg_reg[15]_0\ => \select_ln302_reg_1184_reg_n_0_[15]\,
      \data_in_int_reg_reg[15]_1\ => \select_ln302_2_reg_1194_reg_n_0_[15]\,
      \data_in_int_reg_reg[1]_0\ => \select_ln302_reg_1184_reg_n_0_[1]\,
      \data_in_int_reg_reg[1]_1\ => \select_ln302_2_reg_1194_reg_n_0_[1]\,
      \data_in_int_reg_reg[2]_0\ => \select_ln302_reg_1184_reg_n_0_[2]\,
      \data_in_int_reg_reg[2]_1\ => \select_ln302_2_reg_1194_reg_n_0_[2]\,
      \data_in_int_reg_reg[3]_0\ => \select_ln302_reg_1184_reg_n_0_[3]\,
      \data_in_int_reg_reg[3]_1\ => \select_ln302_2_reg_1194_reg_n_0_[3]\,
      \data_in_int_reg_reg[4]_0\ => \select_ln302_reg_1184_reg_n_0_[4]\,
      \data_in_int_reg_reg[4]_1\ => \select_ln302_2_reg_1194_reg_n_0_[4]\,
      \data_in_int_reg_reg[5]_0\ => \select_ln302_reg_1184_reg_n_0_[5]\,
      \data_in_int_reg_reg[5]_1\ => \select_ln302_2_reg_1194_reg_n_0_[5]\,
      \data_in_int_reg_reg[6]_0\ => \select_ln302_reg_1184_reg_n_0_[6]\,
      \data_in_int_reg_reg[6]_1\ => \select_ln302_2_reg_1194_reg_n_0_[6]\,
      \data_in_int_reg_reg[7]_0\ => \select_ln302_reg_1184_reg_n_0_[7]\,
      \data_in_int_reg_reg[7]_1\ => \select_ln302_2_reg_1194_reg_n_0_[7]\,
      \data_in_int_reg_reg[8]_0\ => \select_ln302_reg_1184_reg_n_0_[8]\,
      \data_in_int_reg_reg[8]_1\ => \select_ln302_2_reg_1194_reg_n_0_[8]\,
      \data_in_int_reg_reg[9]_0\ => \select_ln302_reg_1184_reg_n_0_[9]\,
      \data_in_int_reg_reg[9]_1\ => \select_ln302_2_reg_1194_reg_n_0_[9]\,
      inStream_a_TVALID_int_regslice => inStream_a_TVALID_int_regslice,
      inStream_b_TVALID_int_regslice => inStream_b_TVALID_int_regslice,
      leaky_read_reg_292 => leaky_read_reg_292,
      leaky_read_reg_342_pp0_iter3_reg => leaky_read_reg_342_pp0_iter3_reg,
      outStream_TREADY_int_regslice => outStream_TREADY_int_regslice,
      \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[0]__0\ => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\
    );
grp_post_process_unit_fu_356: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_post_process_unit_8
     port map (
      E(0) => Range2_all_ones_reg_3910,
      Q(15 downto 0) => kernel_bias_fp_V_load_1_reg_1209(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg(15 downto 0) => \^ap_ce_reg_reg\(63 downto 48),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      bias_en_read_reg_347_pp0_iter3_reg => bias_en_read_reg_347_pp0_iter3_reg,
      \bias_int_reg_reg[0]_0\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \bias_int_reg_reg[15]_0\(15 downto 0) => kernel_bias_fp_V_load_3_reg_1234(15 downto 0),
      \data_in_int_reg_reg[0]_0\ => \select_ln302_1_reg_1189_reg_n_0_[0]\,
      \data_in_int_reg_reg[0]_1\ => \select_ln302_3_reg_1199_reg_n_0_[0]\,
      \data_in_int_reg_reg[10]_0\ => \select_ln302_1_reg_1189_reg_n_0_[10]\,
      \data_in_int_reg_reg[10]_1\ => \select_ln302_3_reg_1199_reg_n_0_[10]\,
      \data_in_int_reg_reg[11]_0\ => \select_ln302_1_reg_1189_reg_n_0_[11]\,
      \data_in_int_reg_reg[11]_1\ => \select_ln302_3_reg_1199_reg_n_0_[11]\,
      \data_in_int_reg_reg[12]_0\ => \select_ln302_1_reg_1189_reg_n_0_[12]\,
      \data_in_int_reg_reg[12]_1\ => \select_ln302_3_reg_1199_reg_n_0_[12]\,
      \data_in_int_reg_reg[13]_0\ => \select_ln302_1_reg_1189_reg_n_0_[13]\,
      \data_in_int_reg_reg[13]_1\ => \select_ln302_3_reg_1199_reg_n_0_[13]\,
      \data_in_int_reg_reg[14]_0\ => \select_ln302_1_reg_1189_reg_n_0_[14]\,
      \data_in_int_reg_reg[14]_1\ => \select_ln302_3_reg_1199_reg_n_0_[14]\,
      \data_in_int_reg_reg[15]_0\ => \select_ln302_1_reg_1189_reg_n_0_[15]\,
      \data_in_int_reg_reg[15]_1\ => \select_ln302_3_reg_1199_reg_n_0_[15]\,
      \data_in_int_reg_reg[15]_2\(0) => grp_post_process_unit_fu_348_ap_ce,
      \data_in_int_reg_reg[1]_0\ => \select_ln302_1_reg_1189_reg_n_0_[1]\,
      \data_in_int_reg_reg[1]_1\ => \select_ln302_3_reg_1199_reg_n_0_[1]\,
      \data_in_int_reg_reg[2]_0\ => \select_ln302_1_reg_1189_reg_n_0_[2]\,
      \data_in_int_reg_reg[2]_1\ => \select_ln302_3_reg_1199_reg_n_0_[2]\,
      \data_in_int_reg_reg[3]_0\ => \select_ln302_1_reg_1189_reg_n_0_[3]\,
      \data_in_int_reg_reg[3]_1\ => \select_ln302_3_reg_1199_reg_n_0_[3]\,
      \data_in_int_reg_reg[4]_0\ => \select_ln302_1_reg_1189_reg_n_0_[4]\,
      \data_in_int_reg_reg[4]_1\ => \select_ln302_3_reg_1199_reg_n_0_[4]\,
      \data_in_int_reg_reg[5]_0\ => \select_ln302_1_reg_1189_reg_n_0_[5]\,
      \data_in_int_reg_reg[5]_1\ => \select_ln302_3_reg_1199_reg_n_0_[5]\,
      \data_in_int_reg_reg[6]_0\ => \select_ln302_1_reg_1189_reg_n_0_[6]\,
      \data_in_int_reg_reg[6]_1\ => \select_ln302_3_reg_1199_reg_n_0_[6]\,
      \data_in_int_reg_reg[7]_0\ => \select_ln302_1_reg_1189_reg_n_0_[7]\,
      \data_in_int_reg_reg[7]_1\ => \select_ln302_3_reg_1199_reg_n_0_[7]\,
      \data_in_int_reg_reg[8]_0\ => \select_ln302_1_reg_1189_reg_n_0_[8]\,
      \data_in_int_reg_reg[8]_1\ => \select_ln302_3_reg_1199_reg_n_0_[8]\,
      \data_in_int_reg_reg[9]_0\ => \select_ln302_1_reg_1189_reg_n_0_[9]\,
      \data_in_int_reg_reg[9]_1\ => \select_ln302_3_reg_1199_reg_n_0_[9]\,
      leaky_read_reg_342_pp0_iter3_reg => leaky_read_reg_342_pp0_iter3_reg
    );
grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAABBBFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln1027_1_fu_392_p2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I5 => flow_control_loop_pipe_sequential_init_U_n_2,
      O => \ap_CS_fsm_reg[4]_0\
    );
icmp_ln1027_1_fu_392_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1027_1_fu_392_p2_carry_n_0,
      CO(2) => icmp_ln1027_1_fu_392_p2_carry_n_1,
      CO(1) => icmp_ln1027_1_fu_392_p2_carry_n_2,
      CO(0) => icmp_ln1027_1_fu_392_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1027_1_fu_392_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1027_1_fu_392_p2_carry_i_1_n_0,
      S(2) => icmp_ln1027_1_fu_392_p2_carry_i_2_n_0,
      S(1) => icmp_ln1027_1_fu_392_p2_carry_i_3_n_0,
      S(0) => icmp_ln1027_1_fu_392_p2_carry_i_4_n_0
    );
\icmp_ln1027_1_fu_392_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1027_1_fu_392_p2_carry_n_0,
      CO(3) => icmp_ln1027_1_fu_392_p2,
      CO(2) => \icmp_ln1027_1_fu_392_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1027_1_fu_392_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1027_1_fu_392_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1027_1_fu_392_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1027_1_fu_392_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln1027_1_fu_392_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln1027_1_fu_392_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln1027_1_fu_392_p2_carry__0_i_4_n_0\
    );
\icmp_ln1027_1_fu_392_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icmp_ln1027_1_reg_1113_reg[0]_0\(21),
      I1 => indvar_flatten15_fu_188_reg(21),
      O => \icmp_ln1027_1_fu_392_p2_carry__0_i_1_n_0\
    );
\icmp_ln1027_1_fu_392_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten15_fu_188_reg(18),
      I1 => \icmp_ln1027_1_reg_1113_reg[0]_0\(18),
      I2 => indvar_flatten15_fu_188_reg(19),
      I3 => \icmp_ln1027_1_reg_1113_reg[0]_0\(19),
      I4 => \icmp_ln1027_1_reg_1113_reg[0]_0\(20),
      I5 => indvar_flatten15_fu_188_reg(20),
      O => \icmp_ln1027_1_fu_392_p2_carry__0_i_2_n_0\
    );
\icmp_ln1027_1_fu_392_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten15_fu_188_reg(15),
      I1 => \icmp_ln1027_1_reg_1113_reg[0]_0\(15),
      I2 => indvar_flatten15_fu_188_reg(16),
      I3 => \icmp_ln1027_1_reg_1113_reg[0]_0\(16),
      I4 => \icmp_ln1027_1_reg_1113_reg[0]_0\(17),
      I5 => indvar_flatten15_fu_188_reg(17),
      O => \icmp_ln1027_1_fu_392_p2_carry__0_i_3_n_0\
    );
\icmp_ln1027_1_fu_392_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten15_fu_188_reg(12),
      I1 => \icmp_ln1027_1_reg_1113_reg[0]_0\(12),
      I2 => indvar_flatten15_fu_188_reg(13),
      I3 => \icmp_ln1027_1_reg_1113_reg[0]_0\(13),
      I4 => \icmp_ln1027_1_reg_1113_reg[0]_0\(14),
      I5 => indvar_flatten15_fu_188_reg(14),
      O => \icmp_ln1027_1_fu_392_p2_carry__0_i_4_n_0\
    );
icmp_ln1027_1_fu_392_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten15_fu_188_reg(11),
      I1 => \icmp_ln1027_1_reg_1113_reg[0]_0\(11),
      I2 => indvar_flatten15_fu_188_reg(9),
      I3 => \icmp_ln1027_1_reg_1113_reg[0]_0\(9),
      I4 => \icmp_ln1027_1_reg_1113_reg[0]_0\(10),
      I5 => indvar_flatten15_fu_188_reg(10),
      O => icmp_ln1027_1_fu_392_p2_carry_i_1_n_0
    );
icmp_ln1027_1_fu_392_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten15_fu_188_reg(7),
      I1 => \icmp_ln1027_1_reg_1113_reg[0]_0\(7),
      I2 => indvar_flatten15_fu_188_reg(6),
      I3 => \icmp_ln1027_1_reg_1113_reg[0]_0\(6),
      I4 => \icmp_ln1027_1_reg_1113_reg[0]_0\(8),
      I5 => indvar_flatten15_fu_188_reg(8),
      O => icmp_ln1027_1_fu_392_p2_carry_i_2_n_0
    );
icmp_ln1027_1_fu_392_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten15_fu_188_reg(3),
      I1 => \icmp_ln1027_1_reg_1113_reg[0]_0\(3),
      I2 => indvar_flatten15_fu_188_reg(4),
      I3 => \icmp_ln1027_1_reg_1113_reg[0]_0\(4),
      I4 => \icmp_ln1027_1_reg_1113_reg[0]_0\(5),
      I5 => indvar_flatten15_fu_188_reg(5),
      O => icmp_ln1027_1_fu_392_p2_carry_i_3_n_0
    );
icmp_ln1027_1_fu_392_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten15_fu_188_reg(0),
      I1 => \icmp_ln1027_1_reg_1113_reg[0]_0\(0),
      I2 => indvar_flatten15_fu_188_reg(1),
      I3 => \icmp_ln1027_1_reg_1113_reg[0]_0\(1),
      I4 => \icmp_ln1027_1_reg_1113_reg[0]_0\(2),
      I5 => indvar_flatten15_fu_188_reg(2),
      O => icmp_ln1027_1_fu_392_p2_carry_i_4_n_0
    );
\icmp_ln1027_1_reg_1113[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      I3 => outStream_TREADY_int_regslice,
      O => ap_enable_reg_pp0_iter10
    );
\icmp_ln1027_1_reg_1113_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => icmp_ln1027_1_fu_392_p2,
      Q => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      R => '0'
    );
icmp_ln1027_2_fu_409_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1027_2_fu_409_p2_carry_n_0,
      CO(2) => icmp_ln1027_2_fu_409_p2_carry_n_1,
      CO(1) => icmp_ln1027_2_fu_409_p2_carry_n_2,
      CO(0) => icmp_ln1027_2_fu_409_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1027_2_fu_409_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1027_2_fu_409_p2_carry_i_1_n_0,
      S(2) => icmp_ln1027_2_fu_409_p2_carry_i_2_n_0,
      S(1) => icmp_ln1027_2_fu_409_p2_carry_i_3_n_0,
      S(0) => icmp_ln1027_2_fu_409_p2_carry_i_4_n_0
    );
\icmp_ln1027_2_fu_409_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1027_2_fu_409_p2_carry_n_0,
      CO(3 downto 1) => \NLW_icmp_ln1027_2_fu_409_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1027_2_fu_409_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln1027_2_fu_409_p2_carry__0_i_1_n_0\
    );
\icmp_ln1027_2_fu_409_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icmp_ln1027_2_reg_1122_reg[0]_0\(12),
      I1 => \indvar_flatten_fu_180_reg_n_0_[12]\,
      O => \icmp_ln1027_2_fu_409_p2_carry__0_i_1_n_0\
    );
icmp_ln1027_2_fu_409_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_180_reg_n_0_[9]\,
      I1 => \icmp_ln1027_2_reg_1122_reg[0]_0\(9),
      I2 => \indvar_flatten_fu_180_reg_n_0_[10]\,
      I3 => \icmp_ln1027_2_reg_1122_reg[0]_0\(10),
      I4 => \icmp_ln1027_2_reg_1122_reg[0]_0\(11),
      I5 => \indvar_flatten_fu_180_reg_n_0_[11]\,
      O => icmp_ln1027_2_fu_409_p2_carry_i_1_n_0
    );
icmp_ln1027_2_fu_409_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_180_reg_n_0_[6]\,
      I1 => \icmp_ln1027_2_reg_1122_reg[0]_0\(6),
      I2 => \indvar_flatten_fu_180_reg_n_0_[7]\,
      I3 => \icmp_ln1027_2_reg_1122_reg[0]_0\(7),
      I4 => \icmp_ln1027_2_reg_1122_reg[0]_0\(8),
      I5 => \indvar_flatten_fu_180_reg_n_0_[8]\,
      O => icmp_ln1027_2_fu_409_p2_carry_i_2_n_0
    );
icmp_ln1027_2_fu_409_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_180_reg_n_0_[4]\,
      I1 => \icmp_ln1027_2_reg_1122_reg[0]_0\(4),
      I2 => \indvar_flatten_fu_180_reg_n_0_[3]\,
      I3 => \icmp_ln1027_2_reg_1122_reg[0]_0\(3),
      I4 => \icmp_ln1027_2_reg_1122_reg[0]_0\(5),
      I5 => \indvar_flatten_fu_180_reg_n_0_[5]\,
      O => icmp_ln1027_2_fu_409_p2_carry_i_3_n_0
    );
icmp_ln1027_2_fu_409_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_180_reg_n_0_[0]\,
      I1 => \icmp_ln1027_2_reg_1122_reg[0]_0\(0),
      I2 => \indvar_flatten_fu_180_reg_n_0_[1]\,
      I3 => \icmp_ln1027_2_reg_1122_reg[0]_0\(1),
      I4 => \icmp_ln1027_2_reg_1122_reg[0]_0\(2),
      I5 => \indvar_flatten_fu_180_reg_n_0_[2]\,
      O => icmp_ln1027_2_fu_409_p2_carry_i_4_n_0
    );
\icmp_ln1027_2_reg_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => p_0_in,
      Q => icmp_ln1027_2_reg_1122,
      R => '0'
    );
\indvar_flatten15_fu_188[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_2,
      I1 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => icmp_ln1027_1_fu_392_p2,
      O => indvar_flatten15_fu_188011_out
    );
\indvar_flatten15_fu_188[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten15_fu_188_reg(0),
      O => \indvar_flatten15_fu_188[0]_i_3_n_0\
    );
\indvar_flatten15_fu_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[0]_i_2_n_7\,
      Q => indvar_flatten15_fu_188_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten15_fu_188_reg[0]_i_2_n_0\,
      CO(2) => \indvar_flatten15_fu_188_reg[0]_i_2_n_1\,
      CO(1) => \indvar_flatten15_fu_188_reg[0]_i_2_n_2\,
      CO(0) => \indvar_flatten15_fu_188_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten15_fu_188_reg[0]_i_2_n_4\,
      O(2) => \indvar_flatten15_fu_188_reg[0]_i_2_n_5\,
      O(1) => \indvar_flatten15_fu_188_reg[0]_i_2_n_6\,
      O(0) => \indvar_flatten15_fu_188_reg[0]_i_2_n_7\,
      S(3 downto 1) => indvar_flatten15_fu_188_reg(3 downto 1),
      S(0) => \indvar_flatten15_fu_188[0]_i_3_n_0\
    );
\indvar_flatten15_fu_188_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[8]_i_1_n_5\,
      Q => indvar_flatten15_fu_188_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[8]_i_1_n_4\,
      Q => indvar_flatten15_fu_188_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[12]_i_1_n_7\,
      Q => indvar_flatten15_fu_188_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten15_fu_188_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten15_fu_188_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten15_fu_188_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten15_fu_188_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten15_fu_188_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten15_fu_188_reg[12]_i_1_n_4\,
      O(2) => \indvar_flatten15_fu_188_reg[12]_i_1_n_5\,
      O(1) => \indvar_flatten15_fu_188_reg[12]_i_1_n_6\,
      O(0) => \indvar_flatten15_fu_188_reg[12]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten15_fu_188_reg(15 downto 12)
    );
\indvar_flatten15_fu_188_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[12]_i_1_n_6\,
      Q => indvar_flatten15_fu_188_reg(13),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[12]_i_1_n_5\,
      Q => indvar_flatten15_fu_188_reg(14),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[12]_i_1_n_4\,
      Q => indvar_flatten15_fu_188_reg(15),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[16]_i_1_n_7\,
      Q => indvar_flatten15_fu_188_reg(16),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten15_fu_188_reg[12]_i_1_n_0\,
      CO(3) => \indvar_flatten15_fu_188_reg[16]_i_1_n_0\,
      CO(2) => \indvar_flatten15_fu_188_reg[16]_i_1_n_1\,
      CO(1) => \indvar_flatten15_fu_188_reg[16]_i_1_n_2\,
      CO(0) => \indvar_flatten15_fu_188_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten15_fu_188_reg[16]_i_1_n_4\,
      O(2) => \indvar_flatten15_fu_188_reg[16]_i_1_n_5\,
      O(1) => \indvar_flatten15_fu_188_reg[16]_i_1_n_6\,
      O(0) => \indvar_flatten15_fu_188_reg[16]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten15_fu_188_reg(19 downto 16)
    );
\indvar_flatten15_fu_188_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[16]_i_1_n_6\,
      Q => indvar_flatten15_fu_188_reg(17),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[16]_i_1_n_5\,
      Q => indvar_flatten15_fu_188_reg(18),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[16]_i_1_n_4\,
      Q => indvar_flatten15_fu_188_reg(19),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[0]_i_2_n_6\,
      Q => indvar_flatten15_fu_188_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[20]_i_1_n_7\,
      Q => indvar_flatten15_fu_188_reg(20),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten15_fu_188_reg[16]_i_1_n_0\,
      CO(3 downto 1) => \NLW_indvar_flatten15_fu_188_reg[20]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvar_flatten15_fu_188_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvar_flatten15_fu_188_reg[20]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvar_flatten15_fu_188_reg[20]_i_1_n_6\,
      O(0) => \indvar_flatten15_fu_188_reg[20]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => indvar_flatten15_fu_188_reg(21 downto 20)
    );
\indvar_flatten15_fu_188_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[20]_i_1_n_6\,
      Q => indvar_flatten15_fu_188_reg(21),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[0]_i_2_n_5\,
      Q => indvar_flatten15_fu_188_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[0]_i_2_n_4\,
      Q => indvar_flatten15_fu_188_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[4]_i_1_n_7\,
      Q => indvar_flatten15_fu_188_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten15_fu_188_reg[0]_i_2_n_0\,
      CO(3) => \indvar_flatten15_fu_188_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten15_fu_188_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten15_fu_188_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten15_fu_188_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten15_fu_188_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten15_fu_188_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten15_fu_188_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten15_fu_188_reg[4]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten15_fu_188_reg(7 downto 4)
    );
\indvar_flatten15_fu_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[4]_i_1_n_6\,
      Q => indvar_flatten15_fu_188_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[4]_i_1_n_5\,
      Q => indvar_flatten15_fu_188_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[4]_i_1_n_4\,
      Q => indvar_flatten15_fu_188_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[8]_i_1_n_7\,
      Q => indvar_flatten15_fu_188_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten15_fu_188_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten15_fu_188_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten15_fu_188_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten15_fu_188_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten15_fu_188_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten15_fu_188_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten15_fu_188_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten15_fu_188_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten15_fu_188_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten15_fu_188_reg[8]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten15_fu_188_reg(11 downto 8)
    );
\indvar_flatten15_fu_188_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten15_fu_188011_out,
      D => \indvar_flatten15_fu_188_reg[8]_i_1_n_6\,
      Q => indvar_flatten15_fu_188_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\indvar_flatten_fu_180[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => inStream_b_TVALID_int_regslice,
      I1 => inStream_a_TVALID_int_regslice,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \indvar_flatten_fu_180[0]_i_2_n_0\
    );
\indvar_flatten_fu_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => \indvar_flatten_fu_180_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten_fu_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(10),
      Q => \indvar_flatten_fu_180_reg_n_0_[10]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(11),
      Q => \indvar_flatten_fu_180_reg_n_0_[11]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(12),
      Q => \indvar_flatten_fu_180_reg_n_0_[12]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_180_reg[8]_i_1_n_0\,
      CO(3) => \NLW_indvar_flatten_fu_180_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_fu_180_reg[12]_i_2_n_1\,
      CO(1) => \indvar_flatten_fu_180_reg[12]_i_2_n_2\,
      CO(0) => \indvar_flatten_fu_180_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_fu_986_p2(12 downto 9),
      S(3 downto 0) => indvar_flatten_load_reg_1117(12 downto 9)
    );
\indvar_flatten_fu_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(1),
      Q => \indvar_flatten_fu_180_reg_n_0_[1]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(2),
      Q => \indvar_flatten_fu_180_reg_n_0_[2]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(3),
      Q => \indvar_flatten_fu_180_reg_n_0_[3]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(4),
      Q => \indvar_flatten_fu_180_reg_n_0_[4]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_fu_180_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_180_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_180_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_180_reg[4]_i_1_n_3\,
      CYINIT => indvar_flatten_load_reg_1117(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_fu_986_p2(4 downto 1),
      S(3 downto 0) => indvar_flatten_load_reg_1117(4 downto 1)
    );
\indvar_flatten_fu_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(5),
      Q => \indvar_flatten_fu_180_reg_n_0_[5]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(6),
      Q => \indvar_flatten_fu_180_reg_n_0_[6]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(7),
      Q => \indvar_flatten_fu_180_reg_n_0_[7]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(8),
      Q => \indvar_flatten_fu_180_reg_n_0_[8]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_fu_180_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_180_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_180_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_180_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_180_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_180_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_fu_986_p2(8 downto 5),
      S(3 downto 0) => indvar_flatten_load_reg_1117(8 downto 5)
    );
\indvar_flatten_fu_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln1027_fu_986_p2(9),
      Q => \indvar_flatten_fu_180_reg_n_0_[9]\,
      R => indvar_flatten_fu_180(2)
    );
\indvar_flatten_load_reg_1117[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040404"
    )
        port map (
      I0 => icmp_ln1027_1_fu_392_p2,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter4\,
      I3 => Q(1),
      I4 => outStream_TREADY_int_regslice,
      O => \indvar_flatten_load_reg_1117[12]_i_1_n_0\
    );
\indvar_flatten_load_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[0]\,
      Q => indvar_flatten_load_reg_1117(0),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[10]\,
      Q => indvar_flatten_load_reg_1117(10),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[11]\,
      Q => indvar_flatten_load_reg_1117(11),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[12]\,
      Q => indvar_flatten_load_reg_1117(12),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[1]\,
      Q => indvar_flatten_load_reg_1117(1),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[2]\,
      Q => indvar_flatten_load_reg_1117(2),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[3]\,
      Q => indvar_flatten_load_reg_1117(3),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[4]\,
      Q => indvar_flatten_load_reg_1117(4),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[5]\,
      Q => indvar_flatten_load_reg_1117(5),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[6]\,
      Q => indvar_flatten_load_reg_1117(6),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[7]\,
      Q => indvar_flatten_load_reg_1117(7),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[8]\,
      Q => indvar_flatten_load_reg_1117(8),
      R => '0'
    );
\indvar_flatten_load_reg_1117_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \indvar_flatten_fu_180_reg_n_0_[9]\,
      Q => indvar_flatten_load_reg_1117(9),
      R => '0'
    );
\input_ch_idx_fu_172[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln45_reg_1137(0),
      O => add_ln48_fu_981_p2(0)
    );
\input_ch_idx_fu_172[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln45_reg_1137(1),
      I1 => select_ln45_reg_1137(0),
      O => add_ln48_fu_981_p2(1)
    );
\input_ch_idx_fu_172[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => select_ln45_reg_1137(2),
      I1 => select_ln45_reg_1137(0),
      I2 => select_ln45_reg_1137(1),
      O => add_ln48_fu_981_p2(2)
    );
\input_ch_idx_fu_172[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => select_ln45_reg_1137(3),
      I1 => select_ln45_reg_1137(1),
      I2 => select_ln45_reg_1137(0),
      I3 => select_ln45_reg_1137(2),
      O => add_ln48_fu_981_p2(3)
    );
\input_ch_idx_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln48_fu_981_p2(0),
      Q => input_ch_idx_fu_172(0),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\input_ch_idx_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln48_fu_981_p2(1),
      Q => input_ch_idx_fu_172(1),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\input_ch_idx_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln48_fu_981_p2(2),
      Q => input_ch_idx_fu_172(2),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\input_ch_idx_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => add_ln48_fu_981_p2(3),
      Q => input_ch_idx_fu_172(3),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(0),
      Q => kernel_bias_fp_V_load_1_reg_1209(0),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(10),
      Q => kernel_bias_fp_V_load_1_reg_1209(10),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(11),
      Q => kernel_bias_fp_V_load_1_reg_1209(11),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(12),
      Q => kernel_bias_fp_V_load_1_reg_1209(12),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(13),
      Q => kernel_bias_fp_V_load_1_reg_1209(13),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(14),
      Q => kernel_bias_fp_V_load_1_reg_1209(14),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(15),
      Q => kernel_bias_fp_V_load_1_reg_1209(15),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(1),
      Q => kernel_bias_fp_V_load_1_reg_1209(1),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(2),
      Q => kernel_bias_fp_V_load_1_reg_1209(2),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(3),
      Q => kernel_bias_fp_V_load_1_reg_1209(3),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(4),
      Q => kernel_bias_fp_V_load_1_reg_1209(4),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(5),
      Q => kernel_bias_fp_V_load_1_reg_1209(5),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(6),
      Q => kernel_bias_fp_V_load_1_reg_1209(6),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(7),
      Q => kernel_bias_fp_V_load_1_reg_1209(7),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(8),
      Q => kernel_bias_fp_V_load_1_reg_1209(8),
      R => '0'
    );
\kernel_bias_fp_V_load_1_reg_1209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(9),
      Q => kernel_bias_fp_V_load_1_reg_1209(9),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter4\,
      I3 => Q(1),
      I4 => outStream_TREADY_int_regslice,
      O => kernel_bias_fp_V_load_2_reg_12290
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(0),
      Q => kernel_bias_fp_V_load_2_reg_1229(0),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(10),
      Q => kernel_bias_fp_V_load_2_reg_1229(10),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(11),
      Q => kernel_bias_fp_V_load_2_reg_1229(11),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(12),
      Q => kernel_bias_fp_V_load_2_reg_1229(12),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(13),
      Q => kernel_bias_fp_V_load_2_reg_1229(13),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(14),
      Q => kernel_bias_fp_V_load_2_reg_1229(14),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(15),
      Q => kernel_bias_fp_V_load_2_reg_1229(15),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(1),
      Q => kernel_bias_fp_V_load_2_reg_1229(1),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(2),
      Q => kernel_bias_fp_V_load_2_reg_1229(2),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(3),
      Q => kernel_bias_fp_V_load_2_reg_1229(3),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(4),
      Q => kernel_bias_fp_V_load_2_reg_1229(4),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(5),
      Q => kernel_bias_fp_V_load_2_reg_1229(5),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(6),
      Q => kernel_bias_fp_V_load_2_reg_1229(6),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(7),
      Q => kernel_bias_fp_V_load_2_reg_1229(7),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(8),
      Q => kernel_bias_fp_V_load_2_reg_1229(8),
      R => '0'
    );
\kernel_bias_fp_V_load_2_reg_1229_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(9),
      Q => kernel_bias_fp_V_load_2_reg_1229(9),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(0),
      Q => kernel_bias_fp_V_load_3_reg_1234(0),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(10),
      Q => kernel_bias_fp_V_load_3_reg_1234(10),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(11),
      Q => kernel_bias_fp_V_load_3_reg_1234(11),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(12),
      Q => kernel_bias_fp_V_load_3_reg_1234(12),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(13),
      Q => kernel_bias_fp_V_load_3_reg_1234(13),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(14),
      Q => kernel_bias_fp_V_load_3_reg_1234(14),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(15),
      Q => kernel_bias_fp_V_load_3_reg_1234(15),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(1),
      Q => kernel_bias_fp_V_load_3_reg_1234(1),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(2),
      Q => kernel_bias_fp_V_load_3_reg_1234(2),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(3),
      Q => kernel_bias_fp_V_load_3_reg_1234(3),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(4),
      Q => kernel_bias_fp_V_load_3_reg_1234(4),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(5),
      Q => kernel_bias_fp_V_load_3_reg_1234(5),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(6),
      Q => kernel_bias_fp_V_load_3_reg_1234(6),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(7),
      Q => kernel_bias_fp_V_load_3_reg_1234(7),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(8),
      Q => kernel_bias_fp_V_load_3_reg_1234(8),
      R => '0'
    );
\kernel_bias_fp_V_load_3_reg_1234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_bias_fp_V_load_2_reg_12290,
      D => \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(9),
      Q => kernel_bias_fp_V_load_3_reg_1234(9),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => inStream_a_TVALID_int_regslice,
      I4 => inStream_b_TVALID_int_regslice,
      O => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY
    );
\kernel_bias_fp_V_load_reg_1204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(0),
      Q => kernel_bias_fp_V_load_reg_1204(0),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(10),
      Q => kernel_bias_fp_V_load_reg_1204(10),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(11),
      Q => kernel_bias_fp_V_load_reg_1204(11),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(12),
      Q => kernel_bias_fp_V_load_reg_1204(12),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(13),
      Q => kernel_bias_fp_V_load_reg_1204(13),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(14),
      Q => kernel_bias_fp_V_load_reg_1204(14),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(15),
      Q => kernel_bias_fp_V_load_reg_1204(15),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(1),
      Q => kernel_bias_fp_V_load_reg_1204(1),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(2),
      Q => kernel_bias_fp_V_load_reg_1204(2),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(3),
      Q => kernel_bias_fp_V_load_reg_1204(3),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(4),
      Q => kernel_bias_fp_V_load_reg_1204(4),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(5),
      Q => kernel_bias_fp_V_load_reg_1204(5),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(6),
      Q => kernel_bias_fp_V_load_reg_1204(6),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(7),
      Q => kernel_bias_fp_V_load_reg_1204(7),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(8),
      Q => kernel_bias_fp_V_load_reg_1204(8),
      R => '0'
    );
\kernel_bias_fp_V_load_reg_1204_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_inStream_b_TREADY,
      D => \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(9),
      Q => kernel_bias_fp_V_load_reg_1204(9),
      R => '0'
    );
p_Val2_1_fu_686_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_1_fu_686_p2_carry_n_0,
      CO(2) => p_Val2_1_fu_686_p2_carry_n_1,
      CO(1) => p_Val2_1_fu_686_p2_carry_n_2,
      CO(0) => p_Val2_1_fu_686_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\p_Val2_1_fu_686_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_1_fu_686_p2_carry_n_0,
      CO(3) => \p_Val2_1_fu_686_p2_carry__0_n_0\,
      CO(2) => \p_Val2_1_fu_686_p2_carry__0_n_1\,
      CO(1) => \p_Val2_1_fu_686_p2_carry__0_n_2\,
      CO(0) => \p_Val2_1_fu_686_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(7 downto 4),
      O(3 downto 0) => \B_V_data_1_payload_B_reg[7]\(3 downto 0),
      S(3 downto 0) => \select_ln302_reg_1184_reg[7]_1\(3 downto 0)
    );
\p_Val2_1_fu_686_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_686_p2_carry__0_n_0\,
      CO(3) => \p_Val2_1_fu_686_p2_carry__1_n_0\,
      CO(2) => \p_Val2_1_fu_686_p2_carry__1_n_1\,
      CO(1) => \p_Val2_1_fu_686_p2_carry__1_n_2\,
      CO(0) => \p_Val2_1_fu_686_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(11 downto 8),
      O(3 downto 0) => \B_V_data_1_payload_B_reg[11]\(3 downto 0),
      S(3 downto 0) => \select_ln302_reg_1184_reg[11]_1\(3 downto 0)
    );
\p_Val2_1_fu_686_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_686_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_1_fu_686_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_1_fu_686_p2_carry__2_n_1\,
      CO(1) => \p_Val2_1_fu_686_p2_carry__2_n_2\,
      CO(0) => \p_Val2_1_fu_686_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => inStream_b_TDATA_int_regslice(14 downto 12),
      O(3 downto 0) => \^b_v_data_1_payload_b_reg[14]\(3 downto 0),
      S(3 downto 0) => \select_ln302_reg_1184_reg[15]_1\(3 downto 0)
    );
p_Val2_3_fu_756_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_3_fu_756_p2_carry_n_0,
      CO(2) => p_Val2_3_fu_756_p2_carry_n_1,
      CO(1) => p_Val2_3_fu_756_p2_carry_n_2,
      CO(0) => p_Val2_3_fu_756_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(18 downto 15),
      O(3 downto 0) => \B_V_data_1_payload_B_reg[19]\(3 downto 0),
      S(3 downto 0) => \select_ln302_1_reg_1189_reg[3]_1\(3 downto 0)
    );
\p_Val2_3_fu_756_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_3_fu_756_p2_carry_n_0,
      CO(3) => \p_Val2_3_fu_756_p2_carry__0_n_0\,
      CO(2) => \p_Val2_3_fu_756_p2_carry__0_n_1\,
      CO(1) => \p_Val2_3_fu_756_p2_carry__0_n_2\,
      CO(0) => \p_Val2_3_fu_756_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(22 downto 19),
      O(3 downto 0) => \B_V_data_1_payload_B_reg[23]\(3 downto 0),
      S(3 downto 0) => \select_ln302_1_reg_1189_reg[7]_1\(3 downto 0)
    );
\p_Val2_3_fu_756_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_3_fu_756_p2_carry__0_n_0\,
      CO(3) => \p_Val2_3_fu_756_p2_carry__1_n_0\,
      CO(2) => \p_Val2_3_fu_756_p2_carry__1_n_1\,
      CO(1) => \p_Val2_3_fu_756_p2_carry__1_n_2\,
      CO(0) => \p_Val2_3_fu_756_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(26 downto 23),
      O(3 downto 0) => \B_V_data_1_payload_B_reg[27]\(3 downto 0),
      S(3 downto 0) => \select_ln302_1_reg_1189_reg[11]_1\(3 downto 0)
    );
\p_Val2_3_fu_756_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_3_fu_756_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_3_fu_756_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_3_fu_756_p2_carry__2_n_1\,
      CO(1) => \p_Val2_3_fu_756_p2_carry__2_n_2\,
      CO(0) => \p_Val2_3_fu_756_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => inStream_b_TDATA_int_regslice(29 downto 27),
      O(3 downto 0) => \^b_v_data_1_payload_b_reg[30]\(3 downto 0),
      S(3 downto 0) => \select_ln302_1_reg_1189_reg[15]_1\(3 downto 0)
    );
p_Val2_5_fu_826_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_5_fu_826_p2_carry_n_0,
      CO(2) => p_Val2_5_fu_826_p2_carry_n_1,
      CO(1) => p_Val2_5_fu_826_p2_carry_n_2,
      CO(0) => p_Val2_5_fu_826_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(3 downto 0),
      O(3) => p_Val2_5_fu_826_p2_carry_n_4,
      O(2) => p_Val2_5_fu_826_p2_carry_n_5,
      O(1) => p_Val2_5_fu_826_p2_carry_n_6,
      O(0) => p_Val2_5_fu_826_p2_carry_n_7,
      S(3 downto 0) => \select_ln302_2_reg_1194_reg[3]_0\(3 downto 0)
    );
\p_Val2_5_fu_826_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_5_fu_826_p2_carry_n_0,
      CO(3) => \p_Val2_5_fu_826_p2_carry__0_n_0\,
      CO(2) => \p_Val2_5_fu_826_p2_carry__0_n_1\,
      CO(1) => \p_Val2_5_fu_826_p2_carry__0_n_2\,
      CO(0) => \p_Val2_5_fu_826_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(7 downto 4),
      O(3) => \p_Val2_5_fu_826_p2_carry__0_n_4\,
      O(2) => \p_Val2_5_fu_826_p2_carry__0_n_5\,
      O(1) => \p_Val2_5_fu_826_p2_carry__0_n_6\,
      O(0) => \p_Val2_5_fu_826_p2_carry__0_n_7\,
      S(3 downto 0) => \select_ln302_2_reg_1194_reg[7]_0\(3 downto 0)
    );
\p_Val2_5_fu_826_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_826_p2_carry__0_n_0\,
      CO(3) => \p_Val2_5_fu_826_p2_carry__1_n_0\,
      CO(2) => \p_Val2_5_fu_826_p2_carry__1_n_1\,
      CO(1) => \p_Val2_5_fu_826_p2_carry__1_n_2\,
      CO(0) => \p_Val2_5_fu_826_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(11 downto 8),
      O(3) => \p_Val2_5_fu_826_p2_carry__1_n_4\,
      O(2) => \p_Val2_5_fu_826_p2_carry__1_n_5\,
      O(1) => \p_Val2_5_fu_826_p2_carry__1_n_6\,
      O(0) => \p_Val2_5_fu_826_p2_carry__1_n_7\,
      S(3 downto 0) => \select_ln302_2_reg_1194_reg[11]_0\(3 downto 0)
    );
\p_Val2_5_fu_826_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_5_fu_826_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_5_fu_826_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_5_fu_826_p2_carry__2_n_1\,
      CO(1) => \p_Val2_5_fu_826_p2_carry__2_n_2\,
      CO(0) => \p_Val2_5_fu_826_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(14 downto 12),
      O(3) => \^b_v_data_1_payload_b_reg[46]\(0),
      O(2) => \p_Val2_5_fu_826_p2_carry__2_n_5\,
      O(1) => \p_Val2_5_fu_826_p2_carry__2_n_6\,
      O(0) => \p_Val2_5_fu_826_p2_carry__2_n_7\,
      S(3 downto 0) => \select_ln302_2_reg_1194_reg[15]_1\(3 downto 0)
    );
p_Val2_7_fu_896_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_7_fu_896_p2_carry_n_0,
      CO(2) => p_Val2_7_fu_896_p2_carry_n_1,
      CO(1) => p_Val2_7_fu_896_p2_carry_n_2,
      CO(0) => p_Val2_7_fu_896_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(18 downto 15),
      O(3 downto 0) => \B_V_data_1_payload_B_reg[51]\(3 downto 0),
      S(3 downto 0) => \select_ln302_3_reg_1199_reg[3]_1\(3 downto 0)
    );
\p_Val2_7_fu_896_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_7_fu_896_p2_carry_n_0,
      CO(3) => \p_Val2_7_fu_896_p2_carry__0_n_0\,
      CO(2) => \p_Val2_7_fu_896_p2_carry__0_n_1\,
      CO(1) => \p_Val2_7_fu_896_p2_carry__0_n_2\,
      CO(0) => \p_Val2_7_fu_896_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(22 downto 19),
      O(3 downto 0) => \B_V_data_1_payload_B_reg[55]\(3 downto 0),
      S(3 downto 0) => \select_ln302_3_reg_1199_reg[7]_1\(3 downto 0)
    );
\p_Val2_7_fu_896_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_7_fu_896_p2_carry__0_n_0\,
      CO(3) => \p_Val2_7_fu_896_p2_carry__1_n_0\,
      CO(2) => \p_Val2_7_fu_896_p2_carry__1_n_1\,
      CO(1) => \p_Val2_7_fu_896_p2_carry__1_n_2\,
      CO(0) => \p_Val2_7_fu_896_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(26 downto 23),
      O(3 downto 0) => \B_V_data_1_payload_B_reg[59]\(3 downto 0),
      S(3 downto 0) => \select_ln302_3_reg_1199_reg[11]_1\(3 downto 0)
    );
\p_Val2_7_fu_896_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_7_fu_896_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_7_fu_896_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_7_fu_896_p2_carry__2_n_1\,
      CO(1) => \p_Val2_7_fu_896_p2_carry__2_n_2\,
      CO(0) => \p_Val2_7_fu_896_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(29 downto 27),
      O(3 downto 0) => \^b_v_data_1_payload_b_reg[62]\(3 downto 0),
      S(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_2\(3 downto 0)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => select_ln45_reg_1137(2),
      I1 => ram_reg_i_41_n_0,
      I2 => input_ch_idx_fu_172(2),
      I3 => ram_reg_i_42_n_0,
      I4 => Q(1),
      I5 => ram_reg_2,
      O => ADDRARDADDR(3)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => select_ln45_reg_1137(1),
      I1 => ram_reg_i_41_n_0,
      I2 => input_ch_idx_fu_172(1),
      I3 => ram_reg_i_42_n_0,
      I4 => Q(1),
      I5 => ram_reg_1,
      O => ADDRARDADDR(2)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => select_ln45_reg_1137(0),
      I1 => ram_reg_i_41_n_0,
      I2 => input_ch_idx_fu_172(0),
      I3 => ram_reg_i_42_n_0,
      I4 => Q(1),
      I5 => ram_reg_0,
      O => ADDRARDADDR(1)
    );
ram_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077777FFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => inStream_b_TVALID_int_regslice,
      I3 => inStream_a_TVALID_int_regslice,
      I4 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I5 => ap_ready_int,
      O => \ap_CS_fsm_reg[0]_0\
    );
ram_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      O => ram_reg_i_41_n_0
    );
ram_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF09"
    )
        port map (
      I0 => input_ch_idx_fu_172(3),
      I1 => \select_ln42_3_reg_1131_reg[0]_0\(3),
      I2 => \select_ln42_3_reg_1131[0]_i_2_n_0\,
      I3 => p_0_in,
      O => ram_reg_i_42_n_0
    );
ram_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(1),
      I3 => ram_reg(0),
      I4 => ap_enable_reg_pp0_iter1,
      O => ADDRARDADDR(0)
    );
ret_V_1_fu_742_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_1_fu_742_p2_carry_n_0,
      CO(2) => ret_V_1_fu_742_p2_carry_n_1,
      CO(1) => ret_V_1_fu_742_p2_carry_n_2,
      CO(0) => ret_V_1_fu_742_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(18 downto 15),
      O(3 downto 0) => NLW_ret_V_1_fu_742_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ret_V_1_fu_742_p2_carry__0_0\(3 downto 0)
    );
\ret_V_1_fu_742_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_1_fu_742_p2_carry_n_0,
      CO(3) => \ret_V_1_fu_742_p2_carry__0_n_0\,
      CO(2) => \ret_V_1_fu_742_p2_carry__0_n_1\,
      CO(1) => \ret_V_1_fu_742_p2_carry__0_n_2\,
      CO(0) => \ret_V_1_fu_742_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(22 downto 19),
      O(3 downto 0) => \NLW_ret_V_1_fu_742_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_1_fu_742_p2_carry__1_0\(3 downto 0)
    );
\ret_V_1_fu_742_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_1_fu_742_p2_carry__0_n_0\,
      CO(3) => \ret_V_1_fu_742_p2_carry__1_n_0\,
      CO(2) => \ret_V_1_fu_742_p2_carry__1_n_1\,
      CO(1) => \ret_V_1_fu_742_p2_carry__1_n_2\,
      CO(0) => \ret_V_1_fu_742_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(26 downto 23),
      O(3 downto 0) => \NLW_ret_V_1_fu_742_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_1_fu_742_p2_carry__2_0\(3 downto 0)
    );
\ret_V_1_fu_742_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_1_fu_742_p2_carry__1_n_0\,
      CO(3) => \^b_v_data_1_payload_a_reg[31]\(0),
      CO(2) => \ret_V_1_fu_742_p2_carry__2_n_1\,
      CO(1) => \ret_V_1_fu_742_p2_carry__2_n_2\,
      CO(0) => \ret_V_1_fu_742_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \select_ln302_1_reg_1189_reg[15]_2\(0),
      DI(2 downto 0) => inStream_b_TDATA_int_regslice(29 downto 27),
      O(3 downto 0) => \NLW_ret_V_1_fu_742_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \select_ln302_1_reg_1189_reg[15]_3\(3 downto 0)
    );
ret_V_2_fu_812_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_2_fu_812_p2_carry_n_0,
      CO(2) => ret_V_2_fu_812_p2_carry_n_1,
      CO(1) => ret_V_2_fu_812_p2_carry_n_2,
      CO(0) => ret_V_2_fu_812_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(3 downto 0),
      O(3 downto 0) => NLW_ret_V_2_fu_812_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ret_V_2_fu_812_p2_carry__0_0\(3 downto 0)
    );
\ret_V_2_fu_812_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_2_fu_812_p2_carry_n_0,
      CO(3) => \ret_V_2_fu_812_p2_carry__0_n_0\,
      CO(2) => \ret_V_2_fu_812_p2_carry__0_n_1\,
      CO(1) => \ret_V_2_fu_812_p2_carry__0_n_2\,
      CO(0) => \ret_V_2_fu_812_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(7 downto 4),
      O(3 downto 0) => \NLW_ret_V_2_fu_812_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_2_fu_812_p2_carry__1_0\(3 downto 0)
    );
\ret_V_2_fu_812_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_2_fu_812_p2_carry__0_n_0\,
      CO(3) => \ret_V_2_fu_812_p2_carry__1_n_0\,
      CO(2) => \ret_V_2_fu_812_p2_carry__1_n_1\,
      CO(1) => \ret_V_2_fu_812_p2_carry__1_n_2\,
      CO(0) => \ret_V_2_fu_812_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(11 downto 8),
      O(3 downto 0) => \NLW_ret_V_2_fu_812_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_2_fu_812_p2_carry__2_0\(3 downto 0)
    );
\ret_V_2_fu_812_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_2_fu_812_p2_carry__1_n_0\,
      CO(3) => \^b_v_data_1_payload_a_reg[47]\(0),
      CO(2) => \ret_V_2_fu_812_p2_carry__2_n_1\,
      CO(1) => \ret_V_2_fu_812_p2_carry__2_n_2\,
      CO(0) => \ret_V_2_fu_812_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \select_ln302_2_reg_1194_reg[15]_2\(0),
      DI(2 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(14 downto 12),
      O(3 downto 0) => \NLW_ret_V_2_fu_812_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \select_ln302_2_reg_1194_reg[15]_3\(3 downto 0)
    );
ret_V_3_fu_882_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_3_fu_882_p2_carry_n_0,
      CO(2) => ret_V_3_fu_882_p2_carry_n_1,
      CO(1) => ret_V_3_fu_882_p2_carry_n_2,
      CO(0) => ret_V_3_fu_882_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(18 downto 15),
      O(3 downto 0) => NLW_ret_V_3_fu_882_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ret_V_3_fu_882_p2_carry__0_0\(3 downto 0)
    );
\ret_V_3_fu_882_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_3_fu_882_p2_carry_n_0,
      CO(3) => \ret_V_3_fu_882_p2_carry__0_n_0\,
      CO(2) => \ret_V_3_fu_882_p2_carry__0_n_1\,
      CO(1) => \ret_V_3_fu_882_p2_carry__0_n_2\,
      CO(0) => \ret_V_3_fu_882_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(22 downto 19),
      O(3 downto 0) => \NLW_ret_V_3_fu_882_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_3_fu_882_p2_carry__1_0\(3 downto 0)
    );
\ret_V_3_fu_882_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_3_fu_882_p2_carry__0_n_0\,
      CO(3) => \ret_V_3_fu_882_p2_carry__1_n_0\,
      CO(2) => \ret_V_3_fu_882_p2_carry__1_n_1\,
      CO(1) => \ret_V_3_fu_882_p2_carry__1_n_2\,
      CO(0) => \ret_V_3_fu_882_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(26 downto 23),
      O(3 downto 0) => \NLW_ret_V_3_fu_882_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_3_fu_882_p2_carry__2_0\(3 downto 0)
    );
\ret_V_3_fu_882_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_3_fu_882_p2_carry__1_n_0\,
      CO(3) => \^b_v_data_1_payload_a_reg[63]\(0),
      CO(2) => \ret_V_3_fu_882_p2_carry__2_n_1\,
      CO(1) => \ret_V_3_fu_882_p2_carry__2_n_2\,
      CO(0) => \ret_V_3_fu_882_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \select_ln302_3_reg_1199_reg[15]_3\(0),
      DI(2 downto 0) => \select_ln302_3_reg_1199_reg[15]_1\(29 downto 27),
      O(3 downto 0) => \NLW_ret_V_3_fu_882_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \select_ln302_3_reg_1199_reg[15]_4\(3 downto 0)
    );
ret_V_fu_672_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_fu_672_p2_carry_n_0,
      CO(2) => ret_V_fu_672_p2_carry_n_1,
      CO(1) => ret_V_fu_672_p2_carry_n_2,
      CO(0) => ret_V_fu_672_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(3 downto 0),
      O(3 downto 0) => NLW_ret_V_fu_672_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ret_V_fu_672_p2_carry__0_0\(3 downto 0)
    );
\ret_V_fu_672_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_fu_672_p2_carry_n_0,
      CO(3) => \ret_V_fu_672_p2_carry__0_n_0\,
      CO(2) => \ret_V_fu_672_p2_carry__0_n_1\,
      CO(1) => \ret_V_fu_672_p2_carry__0_n_2\,
      CO(0) => \ret_V_fu_672_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(7 downto 4),
      O(3 downto 0) => \NLW_ret_V_fu_672_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_672_p2_carry__1_0\(3 downto 0)
    );
\ret_V_fu_672_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_672_p2_carry__0_n_0\,
      CO(3) => \ret_V_fu_672_p2_carry__1_n_0\,
      CO(2) => \ret_V_fu_672_p2_carry__1_n_1\,
      CO(1) => \ret_V_fu_672_p2_carry__1_n_2\,
      CO(0) => \ret_V_fu_672_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => inStream_b_TDATA_int_regslice(11 downto 8),
      O(3 downto 0) => \NLW_ret_V_fu_672_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_672_p2_carry__2_0\(3 downto 0)
    );
\ret_V_fu_672_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_672_p2_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ret_V_fu_672_p2_carry__2_n_1\,
      CO(1) => \ret_V_fu_672_p2_carry__2_n_2\,
      CO(0) => \ret_V_fu_672_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => inStream_b_TDATA_int_regslice(14 downto 12),
      O(3 downto 0) => \NLW_ret_V_fu_672_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \select_ln302_reg_1184_reg[15]_2\(3 downto 0)
    );
\row_idx_fu_184[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_idx_fu_184_reg(0),
      O => \row_idx_fu_184[0]_i_1_n_0\
    );
\row_idx_fu_184[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_idx_fu_184_reg(1),
      I1 => row_idx_fu_184_reg(0),
      O => row_idx_cast_mid1_fu_510_p1(1)
    );
\row_idx_fu_184[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => row_idx_fu_184_reg(2),
      I1 => row_idx_fu_184_reg(1),
      I2 => row_idx_fu_184_reg(0),
      O => row_idx_cast_mid1_fu_510_p1(2)
    );
\row_idx_fu_184[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => row_idx_fu_184_reg(3),
      I1 => row_idx_fu_184_reg(0),
      I2 => row_idx_fu_184_reg(1),
      I3 => row_idx_fu_184_reg(2),
      O => row_idx_cast_mid1_fu_510_p1(3)
    );
\row_idx_fu_184[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => row_idx_fu_184_reg(4),
      I1 => row_idx_fu_184_reg(2),
      I2 => row_idx_fu_184_reg(1),
      I3 => row_idx_fu_184_reg(0),
      I4 => row_idx_fu_184_reg(3),
      O => row_idx_cast_mid1_fu_510_p1(4)
    );
\row_idx_fu_184[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => row_idx_fu_184_reg(3),
      I1 => row_idx_fu_184_reg(0),
      I2 => row_idx_fu_184_reg(1),
      I3 => row_idx_fu_184_reg(2),
      I4 => row_idx_fu_184_reg(4),
      I5 => row_idx_fu_184_reg(5),
      O => row_idx_cast_mid1_fu_510_p1(5)
    );
\row_idx_fu_184[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_idx_fu_184_reg(6),
      I1 => \row_idx_fu_184[8]_i_3_n_0\,
      O => row_idx_cast_mid1_fu_510_p1(6)
    );
\row_idx_fu_184[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => row_idx_fu_184_reg(7),
      I1 => \row_idx_fu_184[8]_i_3_n_0\,
      I2 => row_idx_fu_184_reg(6),
      O => row_idx_cast_mid1_fu_510_p1(7)
    );
\row_idx_fu_184[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => icmp_ln1027_2_reg_1122,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => inStream_a_TVALID_int_regslice,
      I5 => inStream_b_TVALID_int_regslice,
      O => \row_idx_fu_184[8]_i_1_n_0\
    );
\row_idx_fu_184[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => row_idx_fu_184_reg(8),
      I1 => row_idx_fu_184_reg(6),
      I2 => \row_idx_fu_184[8]_i_3_n_0\,
      I3 => row_idx_fu_184_reg(7),
      O => row_idx_cast_mid1_fu_510_p1(8)
    );
\row_idx_fu_184[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => row_idx_fu_184_reg(5),
      I1 => row_idx_fu_184_reg(4),
      I2 => row_idx_fu_184_reg(2),
      I3 => row_idx_fu_184_reg(1),
      I4 => row_idx_fu_184_reg(0),
      I5 => row_idx_fu_184_reg(3),
      O => \row_idx_fu_184[8]_i_3_n_0\
    );
\row_idx_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => \row_idx_fu_184[0]_i_1_n_0\,
      Q => row_idx_fu_184_reg(0),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\row_idx_fu_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => row_idx_cast_mid1_fu_510_p1(1),
      Q => row_idx_fu_184_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\row_idx_fu_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => row_idx_cast_mid1_fu_510_p1(2),
      Q => row_idx_fu_184_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\row_idx_fu_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => row_idx_cast_mid1_fu_510_p1(3),
      Q => row_idx_fu_184_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\row_idx_fu_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => row_idx_cast_mid1_fu_510_p1(4),
      Q => row_idx_fu_184_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\row_idx_fu_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => row_idx_cast_mid1_fu_510_p1(5),
      Q => row_idx_fu_184_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\row_idx_fu_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => row_idx_cast_mid1_fu_510_p1(6),
      Q => row_idx_fu_184_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\row_idx_fu_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => row_idx_cast_mid1_fu_510_p1(7),
      Q => row_idx_fu_184_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\row_idx_fu_184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_idx_fu_184[8]_i_1_n_0\,
      D => row_idx_cast_mid1_fu_510_p1(8),
      Q => row_idx_fu_184_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_1
    );
\select_ln302_1_reg_1189[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I1 => col_idx_fu_1761,
      I2 => \^b_v_data_1_payload_a_reg[31]\(0),
      I3 => \^b_v_data_1_payload_b_reg[30]\(3),
      O => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_idx_fu_1761,
      I1 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      O => \select_ln302_1_reg_1189[15]_i_2_n_0\
    );
\select_ln302_1_reg_1189_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[0]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[0]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[10]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[10]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[11]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[11]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[12]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[12]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[13]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[13]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[14]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[14]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[15]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[15]\,
      R => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[1]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[1]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[2]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[2]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[3]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[3]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[4]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[4]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[5]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[5]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[6]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[6]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[7]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[7]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[8]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[8]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_1_reg_1189_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_1_reg_1189[15]_i_2_n_0\,
      D => \select_ln302_1_reg_1189_reg[9]_0\,
      Q => \select_ln302_1_reg_1189_reg_n_0_[9]\,
      S => select_ln302_1_reg_1189
    );
\select_ln302_2_reg_1194[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_Val2_5_fu_826_p2_carry_n_7,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[0]_i_1_n_0\
    );
\select_ln302_2_reg_1194[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__1_n_5\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[10]_i_1_n_0\
    );
\select_ln302_2_reg_1194[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__1_n_4\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[11]_i_1_n_0\
    );
\select_ln302_2_reg_1194[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__2_n_7\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[12]_i_1_n_0\
    );
\select_ln302_2_reg_1194[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__2_n_6\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[13]_i_1_n_0\
    );
\select_ln302_2_reg_1194[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__2_n_5\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[14]_i_1_n_0\
    );
\select_ln302_2_reg_1194[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I1 => col_idx_fu_1761,
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      I3 => \^b_v_data_1_payload_b_reg[46]\(0),
      O => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_idx_fu_1761,
      I1 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      O => \select_ln302_2_reg_1194[15]_i_2_n_0\
    );
\select_ln302_2_reg_1194[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_Val2_5_fu_826_p2_carry_n_6,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[1]_i_1_n_0\
    );
\select_ln302_2_reg_1194[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_Val2_5_fu_826_p2_carry_n_5,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[2]_i_1_n_0\
    );
\select_ln302_2_reg_1194[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_Val2_5_fu_826_p2_carry_n_4,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[3]_i_1_n_0\
    );
\select_ln302_2_reg_1194[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__0_n_7\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[4]_i_1_n_0\
    );
\select_ln302_2_reg_1194[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__0_n_6\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[5]_i_1_n_0\
    );
\select_ln302_2_reg_1194[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__0_n_5\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[6]_i_1_n_0\
    );
\select_ln302_2_reg_1194[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__0_n_4\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[7]_i_1_n_0\
    );
\select_ln302_2_reg_1194[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__1_n_7\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[8]_i_1_n_0\
    );
\select_ln302_2_reg_1194[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \p_Val2_5_fu_826_p2_carry__1_n_6\,
      I1 => \^b_v_data_1_payload_b_reg[46]\(0),
      I2 => \^b_v_data_1_payload_a_reg[47]\(0),
      O => \select_ln302_2_reg_1194[9]_i_1_n_0\
    );
\select_ln302_2_reg_1194_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[0]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[0]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[10]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[10]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[11]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[11]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[12]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[12]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[13]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[13]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[14]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[14]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194_reg[15]_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[15]\,
      R => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[1]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[1]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[2]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[2]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[3]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[3]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[4]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[4]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[5]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[5]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[6]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[6]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[7]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[7]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[8]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[8]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_2_reg_1194_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_2_reg_1194[15]_i_2_n_0\,
      D => \select_ln302_2_reg_1194[9]_i_1_n_0\,
      Q => \select_ln302_2_reg_1194_reg_n_0_[9]\,
      S => select_ln302_2_reg_1194
    );
\select_ln302_3_reg_1199[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I1 => col_idx_fu_1761,
      I2 => \^b_v_data_1_payload_a_reg[63]\(0),
      I3 => \^b_v_data_1_payload_b_reg[62]\(3),
      O => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_idx_fu_1761,
      I1 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      O => \select_ln302_3_reg_1199[15]_i_2_n_0\
    );
\select_ln302_3_reg_1199_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[0]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[0]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[10]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[10]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[11]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[11]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[12]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[12]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[13]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[13]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[14]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[14]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[15]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[15]\,
      R => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[1]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[1]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[2]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[2]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[3]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[3]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[4]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[4]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[5]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[5]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[6]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[6]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[7]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[7]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[8]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[8]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_3_reg_1199_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_3_reg_1199[15]_i_2_n_0\,
      D => \select_ln302_3_reg_1199_reg[9]_0\,
      Q => \select_ln302_3_reg_1199_reg_n_0_[9]\,
      S => select_ln302_3_reg_1199
    );
\select_ln302_reg_1184[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      I1 => col_idx_fu_1761,
      I2 => \^co\(0),
      I3 => \^b_v_data_1_payload_b_reg[14]\(3),
      O => select_ln302_reg_1184
    );
\select_ln302_reg_1184[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_idx_fu_1761,
      I1 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      O => \select_ln302_reg_1184[15]_i_2_n_0\
    );
\select_ln302_reg_1184_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[0]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[0]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[10]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[10]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[11]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[11]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[12]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[12]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[13]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[13]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[14]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[14]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[15]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[15]\,
      R => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[1]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[1]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[2]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[2]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[3]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[3]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[4]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[4]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[5]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[5]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[6]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[6]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[7]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[7]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[8]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[8]\,
      S => select_ln302_reg_1184
    );
\select_ln302_reg_1184_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln302_reg_1184[15]_i_2_n_0\,
      D => \select_ln302_reg_1184_reg[9]_0\,
      Q => \select_ln302_reg_1184_reg_n_0_[9]\,
      S => select_ln302_reg_1184
    );
\select_ln42_3_reg_1131[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000909"
    )
        port map (
      I0 => input_ch_idx_fu_172(3),
      I1 => \select_ln42_3_reg_1131_reg[0]_0\(3),
      I2 => \select_ln42_3_reg_1131[0]_i_2_n_0\,
      I3 => \select_ln42_3_reg_1131_reg[0]_1\,
      I4 => p_0_in,
      O => select_ln42_3_fu_419_p3
    );
\select_ln42_3_reg_1131[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => input_ch_idx_fu_172(0),
      I1 => \select_ln42_3_reg_1131_reg[0]_0\(0),
      I2 => \select_ln42_3_reg_1131_reg[0]_0\(1),
      I3 => input_ch_idx_fu_172(1),
      I4 => \select_ln42_3_reg_1131_reg[0]_0\(2),
      I5 => input_ch_idx_fu_172(2),
      O => \select_ln42_3_reg_1131[0]_i_2_n_0\
    );
\select_ln42_3_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => select_ln42_3_fu_419_p3,
      Q => select_ln42_3_reg_1131,
      R => '0'
    );
\select_ln45_reg_1137[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F600"
    )
        port map (
      I0 => input_ch_idx_fu_172(3),
      I1 => \select_ln42_3_reg_1131_reg[0]_0\(3),
      I2 => \select_ln42_3_reg_1131[0]_i_2_n_0\,
      I3 => input_ch_idx_fu_172(0),
      I4 => p_0_in,
      O => zext_ln65_fu_452_p1(2)
    );
\select_ln45_reg_1137[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F600"
    )
        port map (
      I0 => input_ch_idx_fu_172(3),
      I1 => \select_ln42_3_reg_1131_reg[0]_0\(3),
      I2 => \select_ln42_3_reg_1131[0]_i_2_n_0\,
      I3 => input_ch_idx_fu_172(1),
      I4 => p_0_in,
      O => zext_ln65_fu_452_p1(3)
    );
\select_ln45_reg_1137[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F600"
    )
        port map (
      I0 => input_ch_idx_fu_172(3),
      I1 => \select_ln42_3_reg_1131_reg[0]_0\(3),
      I2 => \select_ln42_3_reg_1131[0]_i_2_n_0\,
      I3 => input_ch_idx_fu_172(2),
      I4 => p_0_in,
      O => zext_ln65_fu_452_p1(4)
    );
\select_ln45_reg_1137[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_ch_idx_fu_172(3),
      I1 => ram_reg_i_42_n_0,
      O => \select_ln45_reg_1137[3]_i_1_n_0\
    );
\select_ln45_reg_1137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => zext_ln65_fu_452_p1(2),
      Q => select_ln45_reg_1137(0),
      R => '0'
    );
\select_ln45_reg_1137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => zext_ln65_fu_452_p1(3),
      Q => select_ln45_reg_1137(1),
      R => '0'
    );
\select_ln45_reg_1137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => zext_ln65_fu_452_p1(4),
      Q => select_ln45_reg_1137(2),
      R => '0'
    );
\select_ln45_reg_1137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_load_reg_1117[12]_i_1_n_0\,
      D => \select_ln45_reg_1137[3]_i_1_n_0\,
      Q => select_ln45_reg_1137(3),
      R => '0'
    );
\tmp_dest_V_reg_1179_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_dest_V_reg_1179(0),
      Q => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[0]_srl2_n_0\
    );
\tmp_dest_V_reg_1179_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_dest_V_reg_1179(1),
      Q => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[1]_srl2_n_0\
    );
\tmp_dest_V_reg_1179_pp0_iter3_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_dest_V_reg_1179(2),
      Q => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[2]_srl2_n_0\
    );
\tmp_dest_V_reg_1179_pp0_iter3_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_dest_V_reg_1179(3),
      Q => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[3]_srl2_n_0\
    );
\tmp_dest_V_reg_1179_pp0_iter3_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_dest_V_reg_1179(4),
      Q => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[4]_srl2_n_0\
    );
\tmp_dest_V_reg_1179_pp0_iter3_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_dest_V_reg_1179(5),
      Q => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[5]_srl2_n_0\
    );
\tmp_dest_V_reg_1179_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[0]_srl2_n_0\,
      Q => \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0_0\(0),
      R => '0'
    );
\tmp_dest_V_reg_1179_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[1]_srl2_n_0\,
      Q => \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0_0\(1),
      R => '0'
    );
\tmp_dest_V_reg_1179_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[2]_srl2_n_0\,
      Q => \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0_0\(2),
      R => '0'
    );
\tmp_dest_V_reg_1179_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[3]_srl2_n_0\,
      Q => \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0_0\(3),
      R => '0'
    );
\tmp_dest_V_reg_1179_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[4]_srl2_n_0\,
      Q => \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0_0\(4),
      R => '0'
    );
\tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_dest_V_reg_1179_pp0_iter3_reg_reg[5]_srl2_n_0\,
      Q => \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0_0\(5),
      R => '0'
    );
\tmp_dest_V_reg_1179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_dest_V_reg_1179_reg[5]_0\(0),
      Q => tmp_dest_V_reg_1179(0),
      R => '0'
    );
\tmp_dest_V_reg_1179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_dest_V_reg_1179_reg[5]_0\(1),
      Q => tmp_dest_V_reg_1179(1),
      R => '0'
    );
\tmp_dest_V_reg_1179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_dest_V_reg_1179_reg[5]_0\(2),
      Q => tmp_dest_V_reg_1179(2),
      R => '0'
    );
\tmp_dest_V_reg_1179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_dest_V_reg_1179_reg[5]_0\(3),
      Q => tmp_dest_V_reg_1179(3),
      R => '0'
    );
\tmp_dest_V_reg_1179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_dest_V_reg_1179_reg[5]_0\(4),
      Q => tmp_dest_V_reg_1179(4),
      R => '0'
    );
\tmp_dest_V_reg_1179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_dest_V_reg_1179_reg[5]_0\(5),
      Q => tmp_dest_V_reg_1179(5),
      R => '0'
    );
\tmp_id_V_reg_1174_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_id_V_reg_1174(0),
      Q => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[0]_srl2_n_0\
    );
\tmp_id_V_reg_1174_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_id_V_reg_1174(1),
      Q => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[1]_srl2_n_0\
    );
\tmp_id_V_reg_1174_pp0_iter3_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_id_V_reg_1174(2),
      Q => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[2]_srl2_n_0\
    );
\tmp_id_V_reg_1174_pp0_iter3_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_id_V_reg_1174(3),
      Q => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[3]_srl2_n_0\
    );
\tmp_id_V_reg_1174_pp0_iter3_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_id_V_reg_1174(4),
      Q => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[4]_srl2_n_0\
    );
\tmp_id_V_reg_1174_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[0]_srl2_n_0\,
      Q => \tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]__0_0\(0),
      R => '0'
    );
\tmp_id_V_reg_1174_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[1]_srl2_n_0\,
      Q => \tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]__0_0\(1),
      R => '0'
    );
\tmp_id_V_reg_1174_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[2]_srl2_n_0\,
      Q => \tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]__0_0\(2),
      R => '0'
    );
\tmp_id_V_reg_1174_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[3]_srl2_n_0\,
      Q => \tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]__0_0\(3),
      R => '0'
    );
\tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_id_V_reg_1174_pp0_iter3_reg_reg[4]_srl2_n_0\,
      Q => \tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]__0_0\(4),
      R => '0'
    );
\tmp_id_V_reg_1174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_id_V_reg_1174_reg[4]_0\(0),
      Q => tmp_id_V_reg_1174(0),
      R => '0'
    );
\tmp_id_V_reg_1174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_id_V_reg_1174_reg[4]_0\(1),
      Q => tmp_id_V_reg_1174(1),
      R => '0'
    );
\tmp_id_V_reg_1174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_id_V_reg_1174_reg[4]_0\(2),
      Q => tmp_id_V_reg_1174(2),
      R => '0'
    );
\tmp_id_V_reg_1174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_id_V_reg_1174_reg[4]_0\(3),
      Q => tmp_id_V_reg_1174(3),
      R => '0'
    );
\tmp_id_V_reg_1174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_id_V_reg_1174_reg[4]_0\(4),
      Q => tmp_id_V_reg_1174(4),
      R => '0'
    );
\tmp_keep_V_reg_1159[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F00"
    )
        port map (
      I0 => inStream_b_TVALID_int_regslice,
      I1 => inStream_a_TVALID_int_regslice,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \icmp_ln1027_1_reg_1113_reg_n_0_[0]\,
      O => curr_output_last_V_reg_12240
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_keep_V_reg_1159(0),
      Q => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[0]_srl2_n_0\
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_keep_V_reg_1159(1),
      Q => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[1]_srl2_n_0\
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_keep_V_reg_1159(2),
      Q => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[2]_srl2_n_0\
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_keep_V_reg_1159(3),
      Q => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[3]_srl2_n_0\
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_keep_V_reg_1159(4),
      Q => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[4]_srl2_n_0\
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_keep_V_reg_1159(5),
      Q => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[5]_srl2_n_0\
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_keep_V_reg_1159(6),
      Q => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[6]_srl2_n_0\
    );
\tmp_keep_V_reg_1159_pp0_iter3_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_keep_V_reg_1159(7),
      Q => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[7]_srl2_n_0\
    );
\tmp_keep_V_reg_1159_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[0]_srl2_n_0\,
      Q => D(0),
      R => '0'
    );
\tmp_keep_V_reg_1159_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[1]_srl2_n_0\,
      Q => D(1),
      R => '0'
    );
\tmp_keep_V_reg_1159_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[2]_srl2_n_0\,
      Q => D(2),
      R => '0'
    );
\tmp_keep_V_reg_1159_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[3]_srl2_n_0\,
      Q => D(3),
      R => '0'
    );
\tmp_keep_V_reg_1159_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[4]_srl2_n_0\,
      Q => D(4),
      R => '0'
    );
\tmp_keep_V_reg_1159_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[5]_srl2_n_0\,
      Q => D(5),
      R => '0'
    );
\tmp_keep_V_reg_1159_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[6]_srl2_n_0\,
      Q => D(6),
      R => '0'
    );
\tmp_keep_V_reg_1159_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_keep_V_reg_1159_pp0_iter3_reg_reg[7]_srl2_n_0\,
      Q => D(7),
      R => '0'
    );
\tmp_keep_V_reg_1159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_keep_V_reg_1159_reg[7]_0\(0),
      Q => tmp_keep_V_reg_1159(0),
      R => '0'
    );
\tmp_keep_V_reg_1159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_keep_V_reg_1159_reg[7]_0\(1),
      Q => tmp_keep_V_reg_1159(1),
      R => '0'
    );
\tmp_keep_V_reg_1159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_keep_V_reg_1159_reg[7]_0\(2),
      Q => tmp_keep_V_reg_1159(2),
      R => '0'
    );
\tmp_keep_V_reg_1159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_keep_V_reg_1159_reg[7]_0\(3),
      Q => tmp_keep_V_reg_1159(3),
      R => '0'
    );
\tmp_keep_V_reg_1159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_keep_V_reg_1159_reg[7]_0\(4),
      Q => tmp_keep_V_reg_1159(4),
      R => '0'
    );
\tmp_keep_V_reg_1159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_keep_V_reg_1159_reg[7]_0\(5),
      Q => tmp_keep_V_reg_1159(5),
      R => '0'
    );
\tmp_keep_V_reg_1159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_keep_V_reg_1159_reg[7]_0\(6),
      Q => tmp_keep_V_reg_1159(6),
      R => '0'
    );
\tmp_keep_V_reg_1159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_keep_V_reg_1159_reg[7]_0\(7),
      Q => tmp_keep_V_reg_1159(7),
      R => '0'
    );
\tmp_strb_V_reg_1164_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_strb_V_reg_1164(0),
      Q => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[0]_srl2_n_0\
    );
\tmp_strb_V_reg_1164_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_strb_V_reg_1164(1),
      Q => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[1]_srl2_n_0\
    );
\tmp_strb_V_reg_1164_pp0_iter3_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_strb_V_reg_1164(2),
      Q => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[2]_srl2_n_0\
    );
\tmp_strb_V_reg_1164_pp0_iter3_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_strb_V_reg_1164(3),
      Q => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[3]_srl2_n_0\
    );
\tmp_strb_V_reg_1164_pp0_iter3_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_strb_V_reg_1164(4),
      Q => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[4]_srl2_n_0\
    );
\tmp_strb_V_reg_1164_pp0_iter3_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_strb_V_reg_1164(5),
      Q => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[5]_srl2_n_0\
    );
\tmp_strb_V_reg_1164_pp0_iter3_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_strb_V_reg_1164(6),
      Q => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[6]_srl2_n_0\
    );
\tmp_strb_V_reg_1164_pp0_iter3_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_strb_V_reg_1164(7),
      Q => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[7]_srl2_n_0\
    );
\tmp_strb_V_reg_1164_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[0]_srl2_n_0\,
      Q => \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(0),
      R => '0'
    );
\tmp_strb_V_reg_1164_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[1]_srl2_n_0\,
      Q => \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(1),
      R => '0'
    );
\tmp_strb_V_reg_1164_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[2]_srl2_n_0\,
      Q => \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(2),
      R => '0'
    );
\tmp_strb_V_reg_1164_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[3]_srl2_n_0\,
      Q => \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(3),
      R => '0'
    );
\tmp_strb_V_reg_1164_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[4]_srl2_n_0\,
      Q => \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(4),
      R => '0'
    );
\tmp_strb_V_reg_1164_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[5]_srl2_n_0\,
      Q => \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(5),
      R => '0'
    );
\tmp_strb_V_reg_1164_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[6]_srl2_n_0\,
      Q => \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(6),
      R => '0'
    );
\tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_strb_V_reg_1164_pp0_iter3_reg_reg[7]_srl2_n_0\,
      Q => \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(7),
      R => '0'
    );
\tmp_strb_V_reg_1164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_strb_V_reg_1164_reg[7]_0\(0),
      Q => tmp_strb_V_reg_1164(0),
      R => '0'
    );
\tmp_strb_V_reg_1164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_strb_V_reg_1164_reg[7]_0\(1),
      Q => tmp_strb_V_reg_1164(1),
      R => '0'
    );
\tmp_strb_V_reg_1164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_strb_V_reg_1164_reg[7]_0\(2),
      Q => tmp_strb_V_reg_1164(2),
      R => '0'
    );
\tmp_strb_V_reg_1164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_strb_V_reg_1164_reg[7]_0\(3),
      Q => tmp_strb_V_reg_1164(3),
      R => '0'
    );
\tmp_strb_V_reg_1164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_strb_V_reg_1164_reg[7]_0\(4),
      Q => tmp_strb_V_reg_1164(4),
      R => '0'
    );
\tmp_strb_V_reg_1164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_strb_V_reg_1164_reg[7]_0\(5),
      Q => tmp_strb_V_reg_1164(5),
      R => '0'
    );
\tmp_strb_V_reg_1164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_strb_V_reg_1164_reg[7]_0\(6),
      Q => tmp_strb_V_reg_1164(6),
      R => '0'
    );
\tmp_strb_V_reg_1164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_strb_V_reg_1164_reg[7]_0\(7),
      Q => tmp_strb_V_reg_1164(7),
      R => '0'
    );
\tmp_user_V_reg_1169_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_user_V_reg_1169(0),
      Q => \tmp_user_V_reg_1169_pp0_iter3_reg_reg[0]_srl2_n_0\
    );
\tmp_user_V_reg_1169_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => col_idx_fu_1761,
      CLK => ap_clk,
      D => tmp_user_V_reg_1169(1),
      Q => \tmp_user_V_reg_1169_pp0_iter3_reg_reg[1]_srl2_n_0\
    );
\tmp_user_V_reg_1169_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_user_V_reg_1169_pp0_iter3_reg_reg[0]_srl2_n_0\,
      Q => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(0),
      R => '0'
    );
\tmp_user_V_reg_1169_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_idx_fu_1761,
      D => \tmp_user_V_reg_1169_pp0_iter3_reg_reg[1]_srl2_n_0\,
      Q => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(1),
      R => '0'
    );
\tmp_user_V_reg_1169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_user_V_reg_1169_reg[1]_0\(0),
      Q => tmp_user_V_reg_1169(0),
      R => '0'
    );
\tmp_user_V_reg_1169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_output_last_V_reg_12240,
      D => \tmp_user_V_reg_1169_reg[1]_0\(1),
      Q => tmp_user_V_reg_1169(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_a_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TREADY : out STD_LOGIC;
    inStream_a_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_a_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_a_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_a_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_a_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_a_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_b_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_b_TVALID : in STD_LOGIC;
    inStream_b_TREADY : out STD_LOGIC;
    inStream_b_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_b_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_b_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_b_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_b_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_b_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is 6;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is "7'b0000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is "7'b0000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is "7'b0000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is "7'b0001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is "7'b0010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is "7'b0100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is "7'b1000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top is
  signal \<const0>\ : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal B_V_data_1_payload_A_7 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal B_V_data_1_payload_B_6 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal B_V_data_1_sel0_0 : STD_LOGIC;
  signal B_V_data_1_sel_1 : STD_LOGIC;
  signal B_V_data_1_sel_2 : STD_LOGIC;
  signal B_V_data_1_sel_3 : STD_LOGIC;
  signal B_V_data_1_sel_4 : STD_LOGIC;
  signal B_V_data_1_sel_5 : STD_LOGIC;
  signal B_V_data_1_sel_8 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal B_V_data_1_sel_wr_10 : STD_LOGIC;
  signal B_V_data_1_sel_wr_11 : STD_LOGIC;
  signal B_V_data_1_sel_wr_12 : STD_LOGIC;
  signal B_V_data_1_sel_wr_13 : STD_LOGIC;
  signal B_V_data_1_sel_wr_9 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal bias_en : STD_LOGIC;
  signal bias_en_read_reg_286 : STD_LOGIC;
  signal bound4_reg_342 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal bound_reg_317 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal cmp_i_i32_mid111_fu_266_p2 : STD_LOGIC;
  signal cmp_i_i32_mid111_reg_347 : STD_LOGIC;
  signal \cmp_i_i32_mid111_reg_347[0]_i_2_n_0\ : STD_LOGIC;
  signal fold_input_ch : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fold_input_ch_read_reg_297 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_fu_279_ce : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_kernel_bias_fp_V_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_kernel_bias_fp_V_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_2 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_41 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_42 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_43 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_44 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_45 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_46 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_0 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_1 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_10 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_100 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_101 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_102 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_103 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_104 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_105 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_106 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_107 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_11 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_13 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_14 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_15 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_17 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_18 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_19 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_2 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_20 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_21 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_22 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_23 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_24 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_25 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_26 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_27 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_28 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_3 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_30 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_31 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_32 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_33 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_34 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_35 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_36 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_37 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_38 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_39 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_4 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_40 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_41 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_42 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_43 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_44 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_46 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_47 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_48 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_49 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_5 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_50 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_51 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_52 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_6 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_7 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_8 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_9 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_91 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_93 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_95 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_96 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_97 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_98 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_99 : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TDEST : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TID : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TKEEP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST : STD_LOGIC;
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \icmp_ln1027_reg_352[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_reg_352_reg_n_0_[0]\ : STD_LOGIC;
  signal inStream_a_TDEST_int_regslice : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal inStream_a_TID_int_regslice : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal inStream_a_TKEEP_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_a_TSTRB_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_a_TUSER_int_regslice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inStream_a_TVALID_int_regslice : STD_LOGIC;
  signal inStream_b_TDATA_int_regslice : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \inStream_b_TDATA_int_regslice__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal inStream_b_TVALID_int_regslice : STD_LOGIC;
  signal input_h : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_h_read_reg_311 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_w_read_reg_305 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal kernel_bias_fp_V_address1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal kernel_bias_fp_V_ce1 : STD_LOGIC;
  signal kernel_bias_fp_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_bias_fp_V_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_bias_fp_V_we1 : STD_LOGIC;
  signal leaky : STD_LOGIC;
  signal leaky_read_reg_292 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_0 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_1 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_10 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_11 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_12 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_2 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_3 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_4 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_5 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_6 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_7 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_8 : STD_LOGIC;
  signal mul_9ns_4ns_13_1_1_U48_n_9 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_0 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_1 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_10 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_11 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_12 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_13 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_14 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_15 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_16 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_17 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_18 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_19 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_2 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_20 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_21 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_22 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_3 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_4 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_5 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_6 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_7 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_8 : STD_LOGIC;
  signal mul_mul_9ns_13ns_22_4_1_U49_n_9 : STD_LOGIC;
  signal outStream_TREADY_int_regslice : STD_LOGIC;
  signal \^outstream_tvalid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_Result_1_fu_692_p3 : STD_LOGIC;
  signal p_Result_3_fu_762_p3 : STD_LOGIC;
  signal p_Result_5_fu_832_p3 : STD_LOGIC;
  signal p_Result_7_fu_902_p3 : STD_LOGIC;
  signal regslice_both_inStream_a_V_data_V_U_n_132 : STD_LOGIC;
  signal regslice_both_inStream_a_V_data_V_U_n_133 : STD_LOGIC;
  signal regslice_both_inStream_a_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_inStream_a_V_dest_V_U_n_0 : STD_LOGIC;
  signal regslice_both_inStream_a_V_id_V_U_n_0 : STD_LOGIC;
  signal regslice_both_inStream_a_V_keep_V_U_n_0 : STD_LOGIC;
  signal regslice_both_inStream_a_V_strb_V_U_n_0 : STD_LOGIC;
  signal regslice_both_inStream_a_V_user_V_U_n_0 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_108 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_139 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_140 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_141 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_142 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_143 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_144 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_145 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_146 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_147 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_148 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_149 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_150 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_151 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_152 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_153 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_154 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_155 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_156 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_157 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_158 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_159 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_160 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_161 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_162 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_163 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_164 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_165 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_166 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_167 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_168 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_169 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_170 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_171 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_172 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_173 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_174 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_175 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_176 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_177 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_178 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_179 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_180 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_181 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_182 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_183 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_184 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_185 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_186 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_187 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_188 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_189 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_190 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_191 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_192 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_193 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_194 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_195 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_196 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_197 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_198 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_199 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_200 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_201 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_202 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_203 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_204 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_205 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_206 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_207 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_208 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_209 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_210 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_211 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_212 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_213 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_214 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_215 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_216 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_217 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_218 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_219 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_220 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_221 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_222 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_223 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_224 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_225 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_226 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_227 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_228 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_229 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_230 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_231 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_232 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_233 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_234 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_235 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_236 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_237 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_238 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_239 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_240 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_241 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_242 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_243 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_244 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_245 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_246 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_247 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_248 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_249 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_250 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_251 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_252 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_253 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_254 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_255 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_256 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_257 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_258 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_259 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_260 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_261 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_262 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_263 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_264 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_265 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_266 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_267 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_268 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_269 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_270 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_271 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_272 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_273 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_274 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_275 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_276 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_277 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_278 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_279 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_280 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_281 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_282 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_283 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_284 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_285 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_286 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_287 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_288 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_289 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_290 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_291 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_292 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_293 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_294 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_295 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_296 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_297 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_298 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_299 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_300 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_301 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_302 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_303 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_304 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_305 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_306 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_307 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_308 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_309 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_310 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_75 : STD_LOGIC;
  signal regslice_both_inStream_b_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_outStream_V_dest_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_id_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_keep_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_last_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_strb_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_user_V_U_n_0 : STD_LOGIC;
  signal \^s_axi_ctrl_bus_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_i_i55_fu_249_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_i_i55_reg_332 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sub_i_i55_reg_332[9]_i_2_n_0\ : STD_LOGIC;
  signal sub_i_i_fu_259_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_i_i_reg_337 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sub_i_i_reg_337[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[5]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[6]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[7]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[8]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[9]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i_reg_337[9]_i_2_n_0\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp_i_i32_mid111_reg_347[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[6]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[8]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sub_i_i55_reg_332[9]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sub_i_i_reg_337[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sub_i_i_reg_337[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sub_i_i_reg_337[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sub_i_i_reg_337[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sub_i_i_reg_337[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sub_i_i_reg_337[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sub_i_i_reg_337[8]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sub_i_i_reg_337[9]_i_1\ : label is "soft_lutpair200";
begin
  outStream_TVALID <= \^outstream_tvalid\;
  s_axi_CTRL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(31) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(30) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(29) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(28) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(27) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(26) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(25) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(24) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(23) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(22) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(21) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(20) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(19) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(18) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(17) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(16) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(15) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(14) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(13) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(12) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(11) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(10) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(9 downto 0) <= \^s_axi_ctrl_bus_rdata\(9 downto 0);
  s_axi_CTRL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(0) <= \<const0>\;
CTRL_BUS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_CTRL_BUS_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_BUS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_BUS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_BUS_WREADY,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      bias_en => bias_en,
      \int_fold_input_ch_reg[3]_0\(3 downto 0) => fold_input_ch(3 downto 0),
      \int_input_h_reg[8]_0\(8 downto 0) => input_h(8 downto 0),
      \int_input_w_reg[8]_0\(8 downto 0) => input_w(8 downto 0),
      interrupt => interrupt,
      leaky => leaky,
      s_axi_CTRL_BUS_ARADDR(5 downto 0) => s_axi_CTRL_BUS_ARADDR(5 downto 0),
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(5 downto 0) => s_axi_CTRL_BUS_AWADDR(5 downto 0),
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(9 downto 0) => \^s_axi_ctrl_bus_rdata\(9 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(8 downto 0) => s_axi_CTRL_BUS_WDATA(8 downto 0),
      s_axi_CTRL_BUS_WSTRB(1 downto 0) => s_axi_CTRL_BUS_WSTRB(1 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\bias_en_read_reg_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => bias_en,
      Q => bias_en_read_reg_286,
      R => '0'
    );
\bound4_reg_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_21,
      Q => bound4_reg_342(0),
      R => '0'
    );
\bound4_reg_342_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_11,
      Q => bound4_reg_342(10),
      R => '0'
    );
\bound4_reg_342_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_10,
      Q => bound4_reg_342(11),
      R => '0'
    );
\bound4_reg_342_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_9,
      Q => bound4_reg_342(12),
      R => '0'
    );
\bound4_reg_342_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_8,
      Q => bound4_reg_342(13),
      R => '0'
    );
\bound4_reg_342_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_7,
      Q => bound4_reg_342(14),
      R => '0'
    );
\bound4_reg_342_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_6,
      Q => bound4_reg_342(15),
      R => '0'
    );
\bound4_reg_342_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_5,
      Q => bound4_reg_342(16),
      R => '0'
    );
\bound4_reg_342_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_4,
      Q => bound4_reg_342(17),
      R => '0'
    );
\bound4_reg_342_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_3,
      Q => bound4_reg_342(18),
      R => '0'
    );
\bound4_reg_342_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_2,
      Q => bound4_reg_342(19),
      R => '0'
    );
\bound4_reg_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_20,
      Q => bound4_reg_342(1),
      R => '0'
    );
\bound4_reg_342_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_1,
      Q => bound4_reg_342(20),
      R => '0'
    );
\bound4_reg_342_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_0,
      Q => bound4_reg_342(21),
      R => '0'
    );
\bound4_reg_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_19,
      Q => bound4_reg_342(2),
      R => '0'
    );
\bound4_reg_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_18,
      Q => bound4_reg_342(3),
      R => '0'
    );
\bound4_reg_342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_17,
      Q => bound4_reg_342(4),
      R => '0'
    );
\bound4_reg_342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_16,
      Q => bound4_reg_342(5),
      R => '0'
    );
\bound4_reg_342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_15,
      Q => bound4_reg_342(6),
      R => '0'
    );
\bound4_reg_342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_14,
      Q => bound4_reg_342(7),
      R => '0'
    );
\bound4_reg_342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_13,
      Q => bound4_reg_342(8),
      R => '0'
    );
\bound4_reg_342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_mul_9ns_13ns_22_4_1_U49_n_12,
      Q => bound4_reg_342(9),
      R => '0'
    );
\bound_reg_317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_12,
      Q => bound_reg_317(0),
      R => '0'
    );
\bound_reg_317_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_2,
      Q => bound_reg_317(10),
      R => '0'
    );
\bound_reg_317_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_1,
      Q => bound_reg_317(11),
      R => '0'
    );
\bound_reg_317_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_0,
      Q => bound_reg_317(12),
      R => '0'
    );
\bound_reg_317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_11,
      Q => bound_reg_317(1),
      R => '0'
    );
\bound_reg_317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_10,
      Q => bound_reg_317(2),
      R => '0'
    );
\bound_reg_317_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_9,
      Q => bound_reg_317(3),
      R => '0'
    );
\bound_reg_317_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_8,
      Q => bound_reg_317(4),
      R => '0'
    );
\bound_reg_317_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_7,
      Q => bound_reg_317(5),
      R => '0'
    );
\bound_reg_317_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_6,
      Q => bound_reg_317(6),
      R => '0'
    );
\bound_reg_317_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_5,
      Q => bound_reg_317(7),
      R => '0'
    );
\bound_reg_317_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_4,
      Q => bound_reg_317(8),
      R => '0'
    );
\bound_reg_317_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_9ns_4ns_13_1_1_U48_n_3,
      Q => bound_reg_317(9),
      R => '0'
    );
\cmp_i_i32_mid111_reg_347[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => input_w_read_reg_305(0),
      I1 => input_w_read_reg_305(1),
      I2 => input_w_read_reg_305(2),
      I3 => \cmp_i_i32_mid111_reg_347[0]_i_2_n_0\,
      O => cmp_i_i32_mid111_fu_266_p2
    );
\cmp_i_i32_mid111_reg_347[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => input_w_read_reg_305(5),
      I1 => input_w_read_reg_305(6),
      I2 => input_w_read_reg_305(3),
      I3 => input_w_read_reg_305(4),
      I4 => input_w_read_reg_305(8),
      I5 => input_w_read_reg_305(7),
      O => \cmp_i_i32_mid111_reg_347[0]_i_2_n_0\
    );
\cmp_i_i32_mid111_reg_347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => cmp_i_i32_mid111_fu_266_p2,
      Q => cmp_i_i32_mid111_reg_347,
      R => '0'
    );
\fold_input_ch_read_reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => fold_input_ch(0),
      Q => fold_input_ch_read_reg_297(0),
      R => '0'
    );
\fold_input_ch_read_reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => fold_input_ch(1),
      Q => fold_input_ch_read_reg_297(1),
      R => '0'
    );
\fold_input_ch_read_reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => fold_input_ch(2),
      Q => fold_input_ch_read_reg_297(2),
      R => '0'
    );
\fold_input_ch_read_reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => fold_input_ch(3),
      Q => fold_input_ch_read_reg_297(3),
      R => '0'
    );
grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_25_1
     port map (
      B_V_data_1_sel => B_V_data_1_sel_8,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel0_0 => B_V_data_1_sel0_0,
      B_V_data_1_sel_rd_reg(2) => ap_CS_fsm_state6,
      B_V_data_1_sel_rd_reg(1) => ap_CS_fsm_state3,
      B_V_data_1_sel_rd_reg(0) => ap_CS_fsm_state2,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      DIADI(15 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_kernel_bias_fp_V_d1(15 downto 0),
      DIBDI(15 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_kernel_bias_fp_V_d0(15 downto 0),
      Q(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_2,
      WEA(0) => kernel_bias_fp_V_we1,
      \ap_CS_fsm_reg[0]_0\ => regslice_both_inStream_b_V_data_V_U_n_265,
      \ap_CS_fsm_reg[1]_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_44,
      \ap_CS_fsm_reg[5]\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_45,
      \ap_CS_fsm_reg[5]_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_46,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bias_en_read_reg_286 => bias_en_read_reg_286,
      grp_fu_279_ce => grp_fu_279_ce,
      grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      inStream_b_TDATA_int_regslice(31 downto 0) => inStream_b_TDATA_int_regslice(63 downto 32),
      inStream_b_TVALID_int_regslice => inStream_b_TVALID_int_regslice,
      kernel_bias_fp_V_ce1 => kernel_bias_fp_V_ce1,
      p_0_in(0) => p_0_in(0),
      p_reg_reg => mul_mul_9ns_13ns_22_4_1_U49_n_22,
      ram_reg => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_91,
      ram_reg_0(31 downto 0) => B_V_data_1_payload_B_6(31 downto 0),
      ram_reg_1 => regslice_both_inStream_b_V_data_V_U_n_3,
      ram_reg_2(31 downto 0) => B_V_data_1_payload_A_7(31 downto 0),
      \ret_V_9_reg_301_reg[2]_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_41,
      \ret_V_9_reg_301_reg[3]_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_42,
      \ret_V_9_reg_301_reg[4]_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_43,
      \rhs_V_fu_84[3]_i_4\(3 downto 0) => fold_input_ch_read_reg_297(3 downto 0)
    );
grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_44,
      Q => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4
     port map (
      ADDRARDADDR(3 downto 0) => kernel_bias_fp_V_address1(4 downto 1),
      \B_V_data_1_payload_A_reg[31]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_51,
      \B_V_data_1_payload_A_reg[47]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_50,
      \B_V_data_1_payload_A_reg[63]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_52,
      \B_V_data_1_payload_B_reg[11]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_8,
      \B_V_data_1_payload_B_reg[11]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_9,
      \B_V_data_1_payload_B_reg[11]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_10,
      \B_V_data_1_payload_B_reg[11]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_11,
      \B_V_data_1_payload_B_reg[14]\(3) => p_Result_1_fu_692_p3,
      \B_V_data_1_payload_B_reg[14]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_13,
      \B_V_data_1_payload_B_reg[14]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_14,
      \B_V_data_1_payload_B_reg[14]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_15,
      \B_V_data_1_payload_B_reg[19]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_17,
      \B_V_data_1_payload_B_reg[19]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_18,
      \B_V_data_1_payload_B_reg[19]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_19,
      \B_V_data_1_payload_B_reg[19]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_20,
      \B_V_data_1_payload_B_reg[23]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_21,
      \B_V_data_1_payload_B_reg[23]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_22,
      \B_V_data_1_payload_B_reg[23]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_23,
      \B_V_data_1_payload_B_reg[23]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_24,
      \B_V_data_1_payload_B_reg[27]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_25,
      \B_V_data_1_payload_B_reg[27]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_26,
      \B_V_data_1_payload_B_reg[27]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_27,
      \B_V_data_1_payload_B_reg[27]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_28,
      \B_V_data_1_payload_B_reg[30]\(3) => p_Result_3_fu_762_p3,
      \B_V_data_1_payload_B_reg[30]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_30,
      \B_V_data_1_payload_B_reg[30]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_31,
      \B_V_data_1_payload_B_reg[30]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_32,
      \B_V_data_1_payload_B_reg[46]\(0) => p_Result_5_fu_832_p3,
      \B_V_data_1_payload_B_reg[51]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_33,
      \B_V_data_1_payload_B_reg[51]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_34,
      \B_V_data_1_payload_B_reg[51]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_35,
      \B_V_data_1_payload_B_reg[51]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_36,
      \B_V_data_1_payload_B_reg[55]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_37,
      \B_V_data_1_payload_B_reg[55]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_38,
      \B_V_data_1_payload_B_reg[55]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_39,
      \B_V_data_1_payload_B_reg[55]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_40,
      \B_V_data_1_payload_B_reg[59]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_41,
      \B_V_data_1_payload_B_reg[59]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_42,
      \B_V_data_1_payload_B_reg[59]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_43,
      \B_V_data_1_payload_B_reg[59]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_44,
      \B_V_data_1_payload_B_reg[62]\(3) => p_Result_7_fu_902_p3,
      \B_V_data_1_payload_B_reg[62]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_46,
      \B_V_data_1_payload_B_reg[62]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_47,
      \B_V_data_1_payload_B_reg[62]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_48,
      \B_V_data_1_payload_B_reg[7]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_4,
      \B_V_data_1_payload_B_reg[7]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_5,
      \B_V_data_1_payload_B_reg[7]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_6,
      \B_V_data_1_payload_B_reg[7]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_7,
      B_V_data_1_sel => B_V_data_1_sel_1,
      B_V_data_1_sel0 => B_V_data_1_sel0_0,
      B_V_data_1_sel_5 => B_V_data_1_sel_2,
      B_V_data_1_sel_6 => B_V_data_1_sel_5,
      B_V_data_1_sel_7 => B_V_data_1_sel_4,
      B_V_data_1_sel_8 => B_V_data_1_sel_3,
      B_V_data_1_sel_9 => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => regslice_both_inStream_a_V_dest_V_U_n_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_inStream_a_V_id_V_U_n_0,
      B_V_data_1_sel_rd_reg_1 => regslice_both_inStream_a_V_user_V_U_n_0,
      B_V_data_1_sel_rd_reg_2 => regslice_both_inStream_a_V_strb_V_U_n_0,
      B_V_data_1_sel_rd_reg_3 => regslice_both_inStream_a_V_keep_V_U_n_0,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_10,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_0 => B_V_data_1_sel_wr_12,
      B_V_data_1_sel_wr_1 => B_V_data_1_sel_wr_13,
      B_V_data_1_sel_wr_2 => B_V_data_1_sel_wr_11,
      B_V_data_1_sel_wr_3 => B_V_data_1_sel_wr_9,
      B_V_data_1_sel_wr_4 => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg => regslice_both_outStream_V_keep_V_U_n_0,
      B_V_data_1_sel_wr_reg_0 => regslice_both_outStream_V_strb_V_U_n_0,
      B_V_data_1_sel_wr_reg_1 => regslice_both_outStream_V_user_V_U_n_0,
      B_V_data_1_sel_wr_reg_2 => regslice_both_outStream_V_last_V_U_n_0,
      B_V_data_1_sel_wr_reg_3 => regslice_both_outStream_V_id_V_U_n_0,
      B_V_data_1_sel_wr_reg_4 => regslice_both_outStream_V_dest_V_U_n_0,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_102,
      \B_V_data_1_state_reg[0]_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_103,
      \B_V_data_1_state_reg[0]_1\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_104,
      \B_V_data_1_state_reg[0]_2\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_105,
      \B_V_data_1_state_reg[0]_3\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_106,
      \B_V_data_1_state_reg[1]\ => \^outstream_tvalid\,
      CO(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_49,
      D(7 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TKEEP(7 downto 0),
      DI(0) => regslice_both_inStream_b_V_data_V_U_n_8,
      O(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_0,
      O(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_1,
      O(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_2,
      O(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_3,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      S(3) => regslice_both_inStream_b_V_data_V_U_n_204,
      S(2) => regslice_both_inStream_b_V_data_V_U_n_205,
      S(1) => regslice_both_inStream_b_V_data_V_U_n_206,
      S(0) => regslice_both_inStream_b_V_data_V_U_n_207,
      \ap_CS_fsm_reg[0]_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_91,
      \ap_CS_fsm_reg[1]_0\(0) => ap_CS_fsm_pp0_stage1,
      \ap_CS_fsm_reg[1]_1\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_96,
      \ap_CS_fsm_reg[1]_2\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_97,
      \ap_CS_fsm_reg[1]_3\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_98,
      \ap_CS_fsm_reg[1]_4\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_99,
      \ap_CS_fsm_reg[1]_5\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_100,
      \ap_CS_fsm_reg[1]_6\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_101,
      \ap_CS_fsm_reg[4]\(0) => ap_NS_fsm(5),
      \ap_CS_fsm_reg[4]_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_95,
      ap_ce_reg_reg(63 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TDATA(63 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_107,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      \ap_loop_exit_ready_pp0_iter3_reg_reg__0_0\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_93,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bias_en_read_reg_286 => bias_en_read_reg_286,
      cmp_i_i32_fu_492_p2_carry_0(9 downto 0) => sub_i_i55_reg_332(9 downto 0),
      cmp_i_i32_mid111_reg_347 => cmp_i_i32_mid111_reg_347,
      cmp_i_i_fu_483_p2_carry_0(9 downto 0) => sub_i_i_reg_337(9 downto 0),
      grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST,
      grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(1 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(1 downto 0),
      \icmp_ln1027_1_reg_1113_reg[0]_0\(21 downto 0) => bound4_reg_342(21 downto 0),
      \icmp_ln1027_2_reg_1122_reg[0]_0\(12 downto 0) => bound_reg_317(12 downto 0),
      inStream_a_TVALID_int_regslice => inStream_a_TVALID_int_regslice,
      inStream_b_TDATA_int_regslice(29 downto 15) => \inStream_b_TDATA_int_regslice__0\(30 downto 16),
      inStream_b_TDATA_int_regslice(14 downto 0) => \inStream_b_TDATA_int_regslice__0\(14 downto 0),
      inStream_b_TVALID_int_regslice => inStream_b_TVALID_int_regslice,
      \kernel_bias_fp_V_load_1_reg_1209_reg[15]_0\(15 downto 0) => kernel_bias_fp_V_q0(15 downto 0),
      \kernel_bias_fp_V_load_reg_1204_reg[15]_0\(15 downto 0) => kernel_bias_fp_V_q1(15 downto 0),
      leaky_read_reg_292 => leaky_read_reg_292,
      outStream_TREADY => outStream_TREADY,
      outStream_TREADY_int_regslice => outStream_TREADY_int_regslice,
      ram_reg(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_2,
      ram_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_41,
      ram_reg_1 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_42,
      ram_reg_2 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_43,
      \ret_V_1_fu_742_p2_carry__0_0\(3) => regslice_both_inStream_b_V_data_V_U_n_152,
      \ret_V_1_fu_742_p2_carry__0_0\(2) => regslice_both_inStream_b_V_data_V_U_n_153,
      \ret_V_1_fu_742_p2_carry__0_0\(1) => regslice_both_inStream_b_V_data_V_U_n_154,
      \ret_V_1_fu_742_p2_carry__0_0\(0) => regslice_both_inStream_b_V_data_V_U_n_155,
      \ret_V_1_fu_742_p2_carry__1_0\(3) => regslice_both_inStream_b_V_data_V_U_n_148,
      \ret_V_1_fu_742_p2_carry__1_0\(2) => regslice_both_inStream_b_V_data_V_U_n_149,
      \ret_V_1_fu_742_p2_carry__1_0\(1) => regslice_both_inStream_b_V_data_V_U_n_150,
      \ret_V_1_fu_742_p2_carry__1_0\(0) => regslice_both_inStream_b_V_data_V_U_n_151,
      \ret_V_1_fu_742_p2_carry__2_0\(3) => regslice_both_inStream_b_V_data_V_U_n_144,
      \ret_V_1_fu_742_p2_carry__2_0\(2) => regslice_both_inStream_b_V_data_V_U_n_145,
      \ret_V_1_fu_742_p2_carry__2_0\(1) => regslice_both_inStream_b_V_data_V_U_n_146,
      \ret_V_1_fu_742_p2_carry__2_0\(0) => regslice_both_inStream_b_V_data_V_U_n_147,
      \ret_V_2_fu_812_p2_carry__0_0\(3) => regslice_both_inStream_b_V_data_V_U_n_200,
      \ret_V_2_fu_812_p2_carry__0_0\(2) => regslice_both_inStream_b_V_data_V_U_n_201,
      \ret_V_2_fu_812_p2_carry__0_0\(1) => regslice_both_inStream_b_V_data_V_U_n_202,
      \ret_V_2_fu_812_p2_carry__0_0\(0) => regslice_both_inStream_b_V_data_V_U_n_203,
      \ret_V_2_fu_812_p2_carry__1_0\(3) => regslice_both_inStream_b_V_data_V_U_n_196,
      \ret_V_2_fu_812_p2_carry__1_0\(2) => regslice_both_inStream_b_V_data_V_U_n_197,
      \ret_V_2_fu_812_p2_carry__1_0\(1) => regslice_both_inStream_b_V_data_V_U_n_198,
      \ret_V_2_fu_812_p2_carry__1_0\(0) => regslice_both_inStream_b_V_data_V_U_n_199,
      \ret_V_2_fu_812_p2_carry__2_0\(3) => regslice_both_inStream_b_V_data_V_U_n_192,
      \ret_V_2_fu_812_p2_carry__2_0\(2) => regslice_both_inStream_b_V_data_V_U_n_193,
      \ret_V_2_fu_812_p2_carry__2_0\(1) => regslice_both_inStream_b_V_data_V_U_n_194,
      \ret_V_2_fu_812_p2_carry__2_0\(0) => regslice_both_inStream_b_V_data_V_U_n_195,
      \ret_V_3_fu_882_p2_carry__0_0\(3) => regslice_both_inStream_b_V_data_V_U_n_168,
      \ret_V_3_fu_882_p2_carry__0_0\(2) => regslice_both_inStream_b_V_data_V_U_n_169,
      \ret_V_3_fu_882_p2_carry__0_0\(1) => regslice_both_inStream_b_V_data_V_U_n_170,
      \ret_V_3_fu_882_p2_carry__0_0\(0) => regslice_both_inStream_b_V_data_V_U_n_171,
      \ret_V_3_fu_882_p2_carry__1_0\(3) => regslice_both_inStream_b_V_data_V_U_n_164,
      \ret_V_3_fu_882_p2_carry__1_0\(2) => regslice_both_inStream_b_V_data_V_U_n_165,
      \ret_V_3_fu_882_p2_carry__1_0\(1) => regslice_both_inStream_b_V_data_V_U_n_166,
      \ret_V_3_fu_882_p2_carry__1_0\(0) => regslice_both_inStream_b_V_data_V_U_n_167,
      \ret_V_3_fu_882_p2_carry__2_0\(3) => regslice_both_inStream_b_V_data_V_U_n_160,
      \ret_V_3_fu_882_p2_carry__2_0\(2) => regslice_both_inStream_b_V_data_V_U_n_161,
      \ret_V_3_fu_882_p2_carry__2_0\(1) => regslice_both_inStream_b_V_data_V_U_n_162,
      \ret_V_3_fu_882_p2_carry__2_0\(0) => regslice_both_inStream_b_V_data_V_U_n_163,
      \ret_V_fu_672_p2_carry__0_0\(3) => regslice_both_inStream_b_V_data_V_U_n_184,
      \ret_V_fu_672_p2_carry__0_0\(2) => regslice_both_inStream_b_V_data_V_U_n_185,
      \ret_V_fu_672_p2_carry__0_0\(1) => regslice_both_inStream_b_V_data_V_U_n_186,
      \ret_V_fu_672_p2_carry__0_0\(0) => regslice_both_inStream_b_V_data_V_U_n_187,
      \ret_V_fu_672_p2_carry__1_0\(3) => regslice_both_inStream_b_V_data_V_U_n_180,
      \ret_V_fu_672_p2_carry__1_0\(2) => regslice_both_inStream_b_V_data_V_U_n_181,
      \ret_V_fu_672_p2_carry__1_0\(1) => regslice_both_inStream_b_V_data_V_U_n_182,
      \ret_V_fu_672_p2_carry__1_0\(0) => regslice_both_inStream_b_V_data_V_U_n_183,
      \ret_V_fu_672_p2_carry__2_0\(3) => regslice_both_inStream_b_V_data_V_U_n_176,
      \ret_V_fu_672_p2_carry__2_0\(2) => regslice_both_inStream_b_V_data_V_U_n_177,
      \ret_V_fu_672_p2_carry__2_0\(1) => regslice_both_inStream_b_V_data_V_U_n_178,
      \ret_V_fu_672_p2_carry__2_0\(0) => regslice_both_inStream_b_V_data_V_U_n_179,
      \select_ln302_1_reg_1189_reg[0]_0\ => regslice_both_inStream_b_V_data_V_U_n_295,
      \select_ln302_1_reg_1189_reg[10]_0\ => regslice_both_inStream_b_V_data_V_U_n_285,
      \select_ln302_1_reg_1189_reg[11]_0\ => regslice_both_inStream_b_V_data_V_U_n_284,
      \select_ln302_1_reg_1189_reg[11]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_242,
      \select_ln302_1_reg_1189_reg[11]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_243,
      \select_ln302_1_reg_1189_reg[11]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_244,
      \select_ln302_1_reg_1189_reg[11]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_245,
      \select_ln302_1_reg_1189_reg[12]_0\ => regslice_both_inStream_b_V_data_V_U_n_283,
      \select_ln302_1_reg_1189_reg[13]_0\ => regslice_both_inStream_b_V_data_V_U_n_282,
      \select_ln302_1_reg_1189_reg[14]_0\ => regslice_both_inStream_b_V_data_V_U_n_281,
      \select_ln302_1_reg_1189_reg[15]_0\ => regslice_both_inStream_b_V_data_V_U_n_6,
      \select_ln302_1_reg_1189_reg[15]_1\(3) => regslice_both_inStream_a_V_data_V_U_n_133,
      \select_ln302_1_reg_1189_reg[15]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_246,
      \select_ln302_1_reg_1189_reg[15]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_247,
      \select_ln302_1_reg_1189_reg[15]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_248,
      \select_ln302_1_reg_1189_reg[15]_2\(0) => regslice_both_inStream_b_V_data_V_U_n_139,
      \select_ln302_1_reg_1189_reg[15]_3\(3) => regslice_both_inStream_b_V_data_V_U_n_140,
      \select_ln302_1_reg_1189_reg[15]_3\(2) => regslice_both_inStream_b_V_data_V_U_n_141,
      \select_ln302_1_reg_1189_reg[15]_3\(1) => regslice_both_inStream_b_V_data_V_U_n_142,
      \select_ln302_1_reg_1189_reg[15]_3\(0) => regslice_both_inStream_b_V_data_V_U_n_143,
      \select_ln302_1_reg_1189_reg[1]_0\ => regslice_both_inStream_b_V_data_V_U_n_294,
      \select_ln302_1_reg_1189_reg[2]_0\ => regslice_both_inStream_b_V_data_V_U_n_293,
      \select_ln302_1_reg_1189_reg[3]_0\ => regslice_both_inStream_b_V_data_V_U_n_292,
      \select_ln302_1_reg_1189_reg[3]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_234,
      \select_ln302_1_reg_1189_reg[3]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_235,
      \select_ln302_1_reg_1189_reg[3]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_236,
      \select_ln302_1_reg_1189_reg[3]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_237,
      \select_ln302_1_reg_1189_reg[4]_0\ => regslice_both_inStream_b_V_data_V_U_n_291,
      \select_ln302_1_reg_1189_reg[5]_0\ => regslice_both_inStream_b_V_data_V_U_n_290,
      \select_ln302_1_reg_1189_reg[6]_0\ => regslice_both_inStream_b_V_data_V_U_n_289,
      \select_ln302_1_reg_1189_reg[7]_0\ => regslice_both_inStream_b_V_data_V_U_n_288,
      \select_ln302_1_reg_1189_reg[7]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_238,
      \select_ln302_1_reg_1189_reg[7]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_239,
      \select_ln302_1_reg_1189_reg[7]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_240,
      \select_ln302_1_reg_1189_reg[7]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_241,
      \select_ln302_1_reg_1189_reg[8]_0\ => regslice_both_inStream_b_V_data_V_U_n_287,
      \select_ln302_1_reg_1189_reg[9]_0\ => regslice_both_inStream_b_V_data_V_U_n_286,
      \select_ln302_2_reg_1194_reg[11]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_227,
      \select_ln302_2_reg_1194_reg[11]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_228,
      \select_ln302_2_reg_1194_reg[11]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_229,
      \select_ln302_2_reg_1194_reg[11]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_230,
      \select_ln302_2_reg_1194_reg[15]_0\ => regslice_both_inStream_b_V_data_V_U_n_5,
      \select_ln302_2_reg_1194_reg[15]_1\(3) => regslice_both_inStream_a_V_data_V_U_n_132,
      \select_ln302_2_reg_1194_reg[15]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_231,
      \select_ln302_2_reg_1194_reg[15]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_232,
      \select_ln302_2_reg_1194_reg[15]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_233,
      \select_ln302_2_reg_1194_reg[15]_2\(0) => regslice_both_inStream_b_V_data_V_U_n_75,
      \select_ln302_2_reg_1194_reg[15]_3\(3) => regslice_both_inStream_b_V_data_V_U_n_188,
      \select_ln302_2_reg_1194_reg[15]_3\(2) => regslice_both_inStream_b_V_data_V_U_n_189,
      \select_ln302_2_reg_1194_reg[15]_3\(1) => regslice_both_inStream_b_V_data_V_U_n_190,
      \select_ln302_2_reg_1194_reg[15]_3\(0) => regslice_both_inStream_b_V_data_V_U_n_191,
      \select_ln302_2_reg_1194_reg[3]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_219,
      \select_ln302_2_reg_1194_reg[3]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_220,
      \select_ln302_2_reg_1194_reg[3]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_221,
      \select_ln302_2_reg_1194_reg[3]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_222,
      \select_ln302_2_reg_1194_reg[7]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_223,
      \select_ln302_2_reg_1194_reg[7]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_224,
      \select_ln302_2_reg_1194_reg[7]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_225,
      \select_ln302_2_reg_1194_reg[7]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_226,
      \select_ln302_3_reg_1199_reg[0]_0\ => regslice_both_inStream_b_V_data_V_U_n_310,
      \select_ln302_3_reg_1199_reg[10]_0\ => regslice_both_inStream_b_V_data_V_U_n_300,
      \select_ln302_3_reg_1199_reg[11]_0\ => regslice_both_inStream_b_V_data_V_U_n_299,
      \select_ln302_3_reg_1199_reg[11]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_257,
      \select_ln302_3_reg_1199_reg[11]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_258,
      \select_ln302_3_reg_1199_reg[11]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_259,
      \select_ln302_3_reg_1199_reg[11]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_260,
      \select_ln302_3_reg_1199_reg[12]_0\ => regslice_both_inStream_b_V_data_V_U_n_298,
      \select_ln302_3_reg_1199_reg[13]_0\ => regslice_both_inStream_b_V_data_V_U_n_297,
      \select_ln302_3_reg_1199_reg[14]_0\ => regslice_both_inStream_b_V_data_V_U_n_296,
      \select_ln302_3_reg_1199_reg[15]_0\ => regslice_both_inStream_b_V_data_V_U_n_7,
      \select_ln302_3_reg_1199_reg[15]_1\(29 downto 15) => inStream_b_TDATA_int_regslice(62 downto 48),
      \select_ln302_3_reg_1199_reg[15]_1\(14 downto 0) => inStream_b_TDATA_int_regslice(46 downto 32),
      \select_ln302_3_reg_1199_reg[15]_2\(3) => regslice_both_inStream_b_V_data_V_U_n_261,
      \select_ln302_3_reg_1199_reg[15]_2\(2) => regslice_both_inStream_b_V_data_V_U_n_262,
      \select_ln302_3_reg_1199_reg[15]_2\(1) => regslice_both_inStream_b_V_data_V_U_n_263,
      \select_ln302_3_reg_1199_reg[15]_2\(0) => regslice_both_inStream_b_V_data_V_U_n_264,
      \select_ln302_3_reg_1199_reg[15]_3\(0) => regslice_both_inStream_b_V_data_V_U_n_108,
      \select_ln302_3_reg_1199_reg[15]_4\(3) => regslice_both_inStream_b_V_data_V_U_n_156,
      \select_ln302_3_reg_1199_reg[15]_4\(2) => regslice_both_inStream_b_V_data_V_U_n_157,
      \select_ln302_3_reg_1199_reg[15]_4\(1) => regslice_both_inStream_b_V_data_V_U_n_158,
      \select_ln302_3_reg_1199_reg[15]_4\(0) => regslice_both_inStream_b_V_data_V_U_n_159,
      \select_ln302_3_reg_1199_reg[1]_0\ => regslice_both_inStream_b_V_data_V_U_n_309,
      \select_ln302_3_reg_1199_reg[2]_0\ => regslice_both_inStream_b_V_data_V_U_n_308,
      \select_ln302_3_reg_1199_reg[3]_0\ => regslice_both_inStream_b_V_data_V_U_n_307,
      \select_ln302_3_reg_1199_reg[3]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_249,
      \select_ln302_3_reg_1199_reg[3]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_250,
      \select_ln302_3_reg_1199_reg[3]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_251,
      \select_ln302_3_reg_1199_reg[3]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_252,
      \select_ln302_3_reg_1199_reg[4]_0\ => regslice_both_inStream_b_V_data_V_U_n_306,
      \select_ln302_3_reg_1199_reg[5]_0\ => regslice_both_inStream_b_V_data_V_U_n_305,
      \select_ln302_3_reg_1199_reg[6]_0\ => regslice_both_inStream_b_V_data_V_U_n_304,
      \select_ln302_3_reg_1199_reg[7]_0\ => regslice_both_inStream_b_V_data_V_U_n_303,
      \select_ln302_3_reg_1199_reg[7]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_253,
      \select_ln302_3_reg_1199_reg[7]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_254,
      \select_ln302_3_reg_1199_reg[7]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_255,
      \select_ln302_3_reg_1199_reg[7]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_256,
      \select_ln302_3_reg_1199_reg[8]_0\ => regslice_both_inStream_b_V_data_V_U_n_302,
      \select_ln302_3_reg_1199_reg[9]_0\ => regslice_both_inStream_b_V_data_V_U_n_301,
      \select_ln302_reg_1184_reg[0]_0\ => regslice_both_inStream_b_V_data_V_U_n_280,
      \select_ln302_reg_1184_reg[10]_0\ => regslice_both_inStream_b_V_data_V_U_n_270,
      \select_ln302_reg_1184_reg[11]_0\ => regslice_both_inStream_b_V_data_V_U_n_269,
      \select_ln302_reg_1184_reg[11]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_212,
      \select_ln302_reg_1184_reg[11]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_213,
      \select_ln302_reg_1184_reg[11]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_214,
      \select_ln302_reg_1184_reg[11]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_215,
      \select_ln302_reg_1184_reg[12]_0\ => regslice_both_inStream_b_V_data_V_U_n_268,
      \select_ln302_reg_1184_reg[13]_0\ => regslice_both_inStream_b_V_data_V_U_n_267,
      \select_ln302_reg_1184_reg[14]_0\ => regslice_both_inStream_b_V_data_V_U_n_266,
      \select_ln302_reg_1184_reg[15]_0\ => regslice_both_inStream_b_V_data_V_U_n_4,
      \select_ln302_reg_1184_reg[15]_1\(3) => regslice_both_inStream_a_V_data_V_U_n_3,
      \select_ln302_reg_1184_reg[15]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_216,
      \select_ln302_reg_1184_reg[15]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_217,
      \select_ln302_reg_1184_reg[15]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_218,
      \select_ln302_reg_1184_reg[15]_2\(3) => regslice_both_inStream_b_V_data_V_U_n_172,
      \select_ln302_reg_1184_reg[15]_2\(2) => regslice_both_inStream_b_V_data_V_U_n_173,
      \select_ln302_reg_1184_reg[15]_2\(1) => regslice_both_inStream_b_V_data_V_U_n_174,
      \select_ln302_reg_1184_reg[15]_2\(0) => regslice_both_inStream_b_V_data_V_U_n_175,
      \select_ln302_reg_1184_reg[1]_0\ => regslice_both_inStream_b_V_data_V_U_n_279,
      \select_ln302_reg_1184_reg[2]_0\ => regslice_both_inStream_b_V_data_V_U_n_278,
      \select_ln302_reg_1184_reg[3]_0\ => regslice_both_inStream_b_V_data_V_U_n_277,
      \select_ln302_reg_1184_reg[4]_0\ => regslice_both_inStream_b_V_data_V_U_n_276,
      \select_ln302_reg_1184_reg[5]_0\ => regslice_both_inStream_b_V_data_V_U_n_275,
      \select_ln302_reg_1184_reg[6]_0\ => regslice_both_inStream_b_V_data_V_U_n_274,
      \select_ln302_reg_1184_reg[7]_0\ => regslice_both_inStream_b_V_data_V_U_n_273,
      \select_ln302_reg_1184_reg[7]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_208,
      \select_ln302_reg_1184_reg[7]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_209,
      \select_ln302_reg_1184_reg[7]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_210,
      \select_ln302_reg_1184_reg[7]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_211,
      \select_ln302_reg_1184_reg[8]_0\ => regslice_both_inStream_b_V_data_V_U_n_272,
      \select_ln302_reg_1184_reg[9]_0\ => regslice_both_inStream_b_V_data_V_U_n_271,
      \select_ln42_3_reg_1131_reg[0]_0\(3 downto 0) => fold_input_ch_read_reg_297(3 downto 0),
      \select_ln42_3_reg_1131_reg[0]_1\ => \icmp_ln1027_reg_352_reg_n_0_[0]\,
      \tmp_dest_V_reg_1179_pp0_iter4_reg_reg[5]__0_0\(5 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TDEST(5 downto 0),
      \tmp_dest_V_reg_1179_reg[5]_0\(5 downto 0) => inStream_a_TDEST_int_regslice(5 downto 0),
      \tmp_id_V_reg_1174_pp0_iter4_reg_reg[4]__0_0\(4 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TID(4 downto 0),
      \tmp_id_V_reg_1174_reg[4]_0\(4 downto 0) => inStream_a_TID_int_regslice(4 downto 0),
      \tmp_keep_V_reg_1159_reg[7]_0\(7 downto 0) => inStream_a_TKEEP_int_regslice(7 downto 0),
      \tmp_strb_V_reg_1164_pp0_iter4_reg_reg[7]__0_0\(7 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TSTRB(7 downto 0),
      \tmp_strb_V_reg_1164_reg[7]_0\(7 downto 0) => inStream_a_TSTRB_int_regslice(7 downto 0),
      \tmp_user_V_reg_1169_reg[1]_0\(1 downto 0) => inStream_a_TUSER_int_regslice(1 downto 0)
    );
grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_95,
      Q => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln1027_reg_352[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0003AAAA"
    )
        port map (
      I0 => \icmp_ln1027_reg_352_reg_n_0_[0]\,
      I1 => fold_input_ch_read_reg_297(2),
      I2 => fold_input_ch_read_reg_297(3),
      I3 => fold_input_ch_read_reg_297(0),
      I4 => ap_CS_fsm_state5,
      I5 => fold_input_ch_read_reg_297(1),
      O => \icmp_ln1027_reg_352[0]_i_1_n_0\
    );
\icmp_ln1027_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1027_reg_352[0]_i_1_n_0\,
      Q => \icmp_ln1027_reg_352_reg_n_0_[0]\,
      R => '0'
    );
\input_h_read_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(0),
      Q => input_h_read_reg_311(0),
      R => '0'
    );
\input_h_read_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(1),
      Q => input_h_read_reg_311(1),
      R => '0'
    );
\input_h_read_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(2),
      Q => input_h_read_reg_311(2),
      R => '0'
    );
\input_h_read_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(3),
      Q => input_h_read_reg_311(3),
      R => '0'
    );
\input_h_read_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(4),
      Q => input_h_read_reg_311(4),
      R => '0'
    );
\input_h_read_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(5),
      Q => input_h_read_reg_311(5),
      R => '0'
    );
\input_h_read_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(6),
      Q => input_h_read_reg_311(6),
      R => '0'
    );
\input_h_read_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(7),
      Q => input_h_read_reg_311(7),
      R => '0'
    );
\input_h_read_reg_311_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(8),
      Q => input_h_read_reg_311(8),
      R => '0'
    );
\input_w_read_reg_305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(0),
      Q => input_w_read_reg_305(0),
      R => '0'
    );
\input_w_read_reg_305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(1),
      Q => input_w_read_reg_305(1),
      R => '0'
    );
\input_w_read_reg_305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(2),
      Q => input_w_read_reg_305(2),
      R => '0'
    );
\input_w_read_reg_305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(3),
      Q => input_w_read_reg_305(3),
      R => '0'
    );
\input_w_read_reg_305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(4),
      Q => input_w_read_reg_305(4),
      R => '0'
    );
\input_w_read_reg_305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(5),
      Q => input_w_read_reg_305(5),
      R => '0'
    );
\input_w_read_reg_305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(6),
      Q => input_w_read_reg_305(6),
      R => '0'
    );
\input_w_read_reg_305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(7),
      Q => input_w_read_reg_305(7),
      R => '0'
    );
\input_w_read_reg_305_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(8),
      Q => input_w_read_reg_305(8),
      R => '0'
    );
kernel_bias_fp_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_kernel_bias_fp_V_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(3 downto 0) => kernel_bias_fp_V_address1(4 downto 1),
      DIADI(15 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_kernel_bias_fp_V_d1(15 downto 0),
      DIBDI(15 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_kernel_bias_fp_V_d0(15 downto 0),
      WEA(0) => kernel_bias_fp_V_we1,
      ap_clk => ap_clk,
      kernel_bias_fp_V_ce1 => kernel_bias_fp_V_ce1,
      ram_reg_0(15 downto 0) => kernel_bias_fp_V_q1(15 downto 0),
      ram_reg_1(15 downto 0) => kernel_bias_fp_V_q0(15 downto 0)
    );
\leaky_read_reg_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => leaky,
      Q => leaky_read_reg_292,
      R => '0'
    );
mul_9ns_4ns_13_1_1_U48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_9ns_4ns_13_1_1
     port map (
      D(12) => mul_9ns_4ns_13_1_1_U48_n_0,
      D(11) => mul_9ns_4ns_13_1_1_U48_n_1,
      D(10) => mul_9ns_4ns_13_1_1_U48_n_2,
      D(9) => mul_9ns_4ns_13_1_1_U48_n_3,
      D(8) => mul_9ns_4ns_13_1_1_U48_n_4,
      D(7) => mul_9ns_4ns_13_1_1_U48_n_5,
      D(6) => mul_9ns_4ns_13_1_1_U48_n_6,
      D(5) => mul_9ns_4ns_13_1_1_U48_n_7,
      D(4) => mul_9ns_4ns_13_1_1_U48_n_8,
      D(3) => mul_9ns_4ns_13_1_1_U48_n_9,
      D(2) => mul_9ns_4ns_13_1_1_U48_n_10,
      D(1) => mul_9ns_4ns_13_1_1_U48_n_11,
      D(0) => mul_9ns_4ns_13_1_1_U48_n_12,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      dout_0(3 downto 0) => fold_input_ch(3 downto 0),
      dout_1(8 downto 0) => input_w(8 downto 0)
    );
mul_mul_9ns_13ns_22_4_1_U49: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_mul_mul_9ns_13ns_22_4_1
     port map (
      D(21) => mul_mul_9ns_13ns_22_4_1_U49_n_0,
      D(20) => mul_mul_9ns_13ns_22_4_1_U49_n_1,
      D(19) => mul_mul_9ns_13ns_22_4_1_U49_n_2,
      D(18) => mul_mul_9ns_13ns_22_4_1_U49_n_3,
      D(17) => mul_mul_9ns_13ns_22_4_1_U49_n_4,
      D(16) => mul_mul_9ns_13ns_22_4_1_U49_n_5,
      D(15) => mul_mul_9ns_13ns_22_4_1_U49_n_6,
      D(14) => mul_mul_9ns_13ns_22_4_1_U49_n_7,
      D(13) => mul_mul_9ns_13ns_22_4_1_U49_n_8,
      D(12) => mul_mul_9ns_13ns_22_4_1_U49_n_9,
      D(11) => mul_mul_9ns_13ns_22_4_1_U49_n_10,
      D(10) => mul_mul_9ns_13ns_22_4_1_U49_n_11,
      D(9) => mul_mul_9ns_13ns_22_4_1_U49_n_12,
      D(8) => mul_mul_9ns_13ns_22_4_1_U49_n_13,
      D(7) => mul_mul_9ns_13ns_22_4_1_U49_n_14,
      D(6) => mul_mul_9ns_13ns_22_4_1_U49_n_15,
      D(5) => mul_mul_9ns_13ns_22_4_1_U49_n_16,
      D(4) => mul_mul_9ns_13ns_22_4_1_U49_n_17,
      D(3) => mul_mul_9ns_13ns_22_4_1_U49_n_18,
      D(2) => mul_mul_9ns_13ns_22_4_1_U49_n_19,
      D(1) => mul_mul_9ns_13ns_22_4_1_U49_n_20,
      D(0) => mul_mul_9ns_13ns_22_4_1_U49_n_21,
      Q(3) => ap_CS_fsm_state5,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[4]\ => mul_mul_9ns_13ns_22_4_1_U49_n_22,
      ap_clk => ap_clk,
      grp_fu_279_ce => grp_fu_279_ce,
      p_reg_reg(8 downto 0) => input_h(8 downto 0),
      p_reg_reg_0(12) => mul_9ns_4ns_13_1_1_U48_n_0,
      p_reg_reg_0(11) => mul_9ns_4ns_13_1_1_U48_n_1,
      p_reg_reg_0(10) => mul_9ns_4ns_13_1_1_U48_n_2,
      p_reg_reg_0(9) => mul_9ns_4ns_13_1_1_U48_n_3,
      p_reg_reg_0(8) => mul_9ns_4ns_13_1_1_U48_n_4,
      p_reg_reg_0(7) => mul_9ns_4ns_13_1_1_U48_n_5,
      p_reg_reg_0(6) => mul_9ns_4ns_13_1_1_U48_n_6,
      p_reg_reg_0(5) => mul_9ns_4ns_13_1_1_U48_n_7,
      p_reg_reg_0(4) => mul_9ns_4ns_13_1_1_U48_n_8,
      p_reg_reg_0(3) => mul_9ns_4ns_13_1_1_U48_n_9,
      p_reg_reg_0(2) => mul_9ns_4ns_13_1_1_U48_n_10,
      p_reg_reg_0(1) => mul_9ns_4ns_13_1_1_U48_n_11,
      p_reg_reg_0(0) => mul_9ns_4ns_13_1_1_U48_n_12
    );
regslice_both_inStream_a_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[15]_0\(0) => regslice_both_inStream_a_V_data_V_U_n_3,
      \B_V_data_1_payload_A_reg[31]_0\(0) => regslice_both_inStream_a_V_data_V_U_n_133,
      \B_V_data_1_payload_A_reg[47]_0\(0) => regslice_both_inStream_a_V_data_V_U_n_132,
      \B_V_data_1_payload_B_reg[63]_0\(63 downto 0) => B_V_data_1_payload_B(63 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0_0,
      B_V_data_1_sel_0 => B_V_data_1_sel_8,
      B_V_data_1_sel_rd_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_107,
      \B_V_data_1_state_reg[1]_0\ => inStream_a_TREADY,
      Q(63 downto 0) => B_V_data_1_payload_A(63 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_a_TDATA(63 downto 0) => inStream_a_TDATA(63 downto 0),
      inStream_a_TVALID => inStream_a_TVALID,
      inStream_a_TVALID_int_regslice => inStream_a_TVALID_int_regslice,
      \p_Val2_5_fu_826_p2_carry__2\(2) => B_V_data_1_payload_A_7(47),
      \p_Val2_5_fu_826_p2_carry__2\(1) => B_V_data_1_payload_A_7(31),
      \p_Val2_5_fu_826_p2_carry__2\(0) => B_V_data_1_payload_A_7(15),
      \p_Val2_5_fu_826_p2_carry__2_0\(2) => B_V_data_1_payload_B_6(47),
      \p_Val2_5_fu_826_p2_carry__2_0\(1) => B_V_data_1_payload_B_6(31),
      \p_Val2_5_fu_826_p2_carry__2_0\(0) => B_V_data_1_payload_B_6(15),
      \p_Val2_5_fu_826_p2_carry__2_1\ => regslice_both_inStream_b_V_data_V_U_n_3
    );
regslice_both_inStream_a_V_dest_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4\
     port map (
      \B_V_data_1_payload_B_reg[5]_0\(5 downto 0) => inStream_a_TDEST_int_regslice(5 downto 0),
      B_V_data_1_sel => B_V_data_1_sel_1,
      B_V_data_1_sel0 => B_V_data_1_sel0_0,
      B_V_data_1_sel_rd_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_102,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_inStream_a_V_dest_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_a_TDEST(5 downto 0) => inStream_a_TDEST(5 downto 0),
      inStream_a_TVALID => inStream_a_TVALID
    );
regslice_both_inStream_a_V_id_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3\
     port map (
      \B_V_data_1_payload_B_reg[4]_0\(4 downto 0) => inStream_a_TID_int_regslice(4 downto 0),
      B_V_data_1_sel => B_V_data_1_sel_2,
      B_V_data_1_sel0 => B_V_data_1_sel0_0,
      B_V_data_1_sel_rd_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_103,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_inStream_a_V_id_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_a_TID(4 downto 0) => inStream_a_TID(4 downto 0),
      inStream_a_TVALID => inStream_a_TVALID
    );
regslice_both_inStream_a_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) => inStream_a_TKEEP_int_regslice(7 downto 0),
      B_V_data_1_sel => B_V_data_1_sel_3,
      B_V_data_1_sel0 => B_V_data_1_sel0_0,
      B_V_data_1_sel_rd_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_106,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_inStream_a_V_keep_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_a_TKEEP(7 downto 0) => inStream_a_TKEEP(7 downto 0),
      inStream_a_TVALID => inStream_a_TVALID
    );
regslice_both_inStream_a_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_0\
     port map (
      \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) => inStream_a_TSTRB_int_regslice(7 downto 0),
      B_V_data_1_sel => B_V_data_1_sel_4,
      B_V_data_1_sel0 => B_V_data_1_sel0_0,
      B_V_data_1_sel_rd_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_105,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_inStream_a_V_strb_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_a_TSTRB(7 downto 0) => inStream_a_TSTRB(7 downto 0),
      inStream_a_TVALID => inStream_a_TVALID
    );
regslice_both_inStream_a_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_B_reg[1]_0\(1 downto 0) => inStream_a_TUSER_int_regslice(1 downto 0),
      B_V_data_1_sel => B_V_data_1_sel_5,
      B_V_data_1_sel0 => B_V_data_1_sel0_0,
      B_V_data_1_sel_rd_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_104,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_inStream_a_V_user_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_a_TUSER(1 downto 0) => inStream_a_TUSER(1 downto 0),
      inStream_a_TVALID => inStream_a_TVALID
    );
regslice_both_inStream_b_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_1
     port map (
      \B_V_data_1_payload_A_reg[11]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_176,
      \B_V_data_1_payload_A_reg[11]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_177,
      \B_V_data_1_payload_A_reg[11]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_178,
      \B_V_data_1_payload_A_reg[11]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_179,
      \B_V_data_1_payload_A_reg[11]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_212,
      \B_V_data_1_payload_A_reg[11]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_213,
      \B_V_data_1_payload_A_reg[11]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_214,
      \B_V_data_1_payload_A_reg[11]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_215,
      \B_V_data_1_payload_A_reg[14]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_216,
      \B_V_data_1_payload_A_reg[14]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_217,
      \B_V_data_1_payload_A_reg[14]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_218,
      \B_V_data_1_payload_A_reg[15]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_172,
      \B_V_data_1_payload_A_reg[15]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_173,
      \B_V_data_1_payload_A_reg[15]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_174,
      \B_V_data_1_payload_A_reg[15]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_175,
      \B_V_data_1_payload_A_reg[19]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_152,
      \B_V_data_1_payload_A_reg[19]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_153,
      \B_V_data_1_payload_A_reg[19]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_154,
      \B_V_data_1_payload_A_reg[19]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_155,
      \B_V_data_1_payload_A_reg[19]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_234,
      \B_V_data_1_payload_A_reg[19]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_235,
      \B_V_data_1_payload_A_reg[19]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_236,
      \B_V_data_1_payload_A_reg[19]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_237,
      \B_V_data_1_payload_A_reg[23]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_148,
      \B_V_data_1_payload_A_reg[23]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_149,
      \B_V_data_1_payload_A_reg[23]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_150,
      \B_V_data_1_payload_A_reg[23]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_151,
      \B_V_data_1_payload_A_reg[23]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_238,
      \B_V_data_1_payload_A_reg[23]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_239,
      \B_V_data_1_payload_A_reg[23]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_240,
      \B_V_data_1_payload_A_reg[23]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_241,
      \B_V_data_1_payload_A_reg[27]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_144,
      \B_V_data_1_payload_A_reg[27]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_145,
      \B_V_data_1_payload_A_reg[27]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_146,
      \B_V_data_1_payload_A_reg[27]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_147,
      \B_V_data_1_payload_A_reg[27]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_242,
      \B_V_data_1_payload_A_reg[27]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_243,
      \B_V_data_1_payload_A_reg[27]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_244,
      \B_V_data_1_payload_A_reg[27]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_245,
      \B_V_data_1_payload_A_reg[30]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_246,
      \B_V_data_1_payload_A_reg[30]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_247,
      \B_V_data_1_payload_A_reg[30]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_248,
      \B_V_data_1_payload_A_reg[31]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_139,
      \B_V_data_1_payload_A_reg[31]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_140,
      \B_V_data_1_payload_A_reg[31]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_141,
      \B_V_data_1_payload_A_reg[31]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_142,
      \B_V_data_1_payload_A_reg[31]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_143,
      \B_V_data_1_payload_A_reg[35]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_200,
      \B_V_data_1_payload_A_reg[35]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_201,
      \B_V_data_1_payload_A_reg[35]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_202,
      \B_V_data_1_payload_A_reg[35]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_203,
      \B_V_data_1_payload_A_reg[35]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_219,
      \B_V_data_1_payload_A_reg[35]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_220,
      \B_V_data_1_payload_A_reg[35]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_221,
      \B_V_data_1_payload_A_reg[35]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_222,
      \B_V_data_1_payload_A_reg[39]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_196,
      \B_V_data_1_payload_A_reg[39]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_197,
      \B_V_data_1_payload_A_reg[39]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_198,
      \B_V_data_1_payload_A_reg[39]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_199,
      \B_V_data_1_payload_A_reg[39]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_223,
      \B_V_data_1_payload_A_reg[39]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_224,
      \B_V_data_1_payload_A_reg[39]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_225,
      \B_V_data_1_payload_A_reg[39]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_226,
      \B_V_data_1_payload_A_reg[3]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_184,
      \B_V_data_1_payload_A_reg[3]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_185,
      \B_V_data_1_payload_A_reg[3]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_186,
      \B_V_data_1_payload_A_reg[3]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_187,
      \B_V_data_1_payload_A_reg[43]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_192,
      \B_V_data_1_payload_A_reg[43]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_193,
      \B_V_data_1_payload_A_reg[43]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_194,
      \B_V_data_1_payload_A_reg[43]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_195,
      \B_V_data_1_payload_A_reg[43]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_227,
      \B_V_data_1_payload_A_reg[43]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_228,
      \B_V_data_1_payload_A_reg[43]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_229,
      \B_V_data_1_payload_A_reg[43]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_230,
      \B_V_data_1_payload_A_reg[46]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_231,
      \B_V_data_1_payload_A_reg[46]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_232,
      \B_V_data_1_payload_A_reg[46]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_233,
      \B_V_data_1_payload_A_reg[47]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_75,
      \B_V_data_1_payload_A_reg[47]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_188,
      \B_V_data_1_payload_A_reg[47]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_189,
      \B_V_data_1_payload_A_reg[47]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_190,
      \B_V_data_1_payload_A_reg[47]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_191,
      \B_V_data_1_payload_A_reg[51]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_168,
      \B_V_data_1_payload_A_reg[51]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_169,
      \B_V_data_1_payload_A_reg[51]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_170,
      \B_V_data_1_payload_A_reg[51]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_171,
      \B_V_data_1_payload_A_reg[51]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_249,
      \B_V_data_1_payload_A_reg[51]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_250,
      \B_V_data_1_payload_A_reg[51]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_251,
      \B_V_data_1_payload_A_reg[51]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_252,
      \B_V_data_1_payload_A_reg[55]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_164,
      \B_V_data_1_payload_A_reg[55]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_165,
      \B_V_data_1_payload_A_reg[55]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_166,
      \B_V_data_1_payload_A_reg[55]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_167,
      \B_V_data_1_payload_A_reg[55]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_253,
      \B_V_data_1_payload_A_reg[55]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_254,
      \B_V_data_1_payload_A_reg[55]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_255,
      \B_V_data_1_payload_A_reg[55]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_256,
      \B_V_data_1_payload_A_reg[59]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_160,
      \B_V_data_1_payload_A_reg[59]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_161,
      \B_V_data_1_payload_A_reg[59]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_162,
      \B_V_data_1_payload_A_reg[59]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_163,
      \B_V_data_1_payload_A_reg[59]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_257,
      \B_V_data_1_payload_A_reg[59]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_258,
      \B_V_data_1_payload_A_reg[59]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_259,
      \B_V_data_1_payload_A_reg[59]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_260,
      \B_V_data_1_payload_A_reg[63]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_108,
      \B_V_data_1_payload_A_reg[63]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_156,
      \B_V_data_1_payload_A_reg[63]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_157,
      \B_V_data_1_payload_A_reg[63]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_158,
      \B_V_data_1_payload_A_reg[63]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_159,
      \B_V_data_1_payload_A_reg[63]_2\(3) => regslice_both_inStream_b_V_data_V_U_n_261,
      \B_V_data_1_payload_A_reg[63]_2\(2) => regslice_both_inStream_b_V_data_V_U_n_262,
      \B_V_data_1_payload_A_reg[63]_2\(1) => regslice_both_inStream_b_V_data_V_U_n_263,
      \B_V_data_1_payload_A_reg[63]_2\(0) => regslice_both_inStream_b_V_data_V_U_n_264,
      \B_V_data_1_payload_A_reg[7]_0\(3) => regslice_both_inStream_b_V_data_V_U_n_180,
      \B_V_data_1_payload_A_reg[7]_0\(2) => regslice_both_inStream_b_V_data_V_U_n_181,
      \B_V_data_1_payload_A_reg[7]_0\(1) => regslice_both_inStream_b_V_data_V_U_n_182,
      \B_V_data_1_payload_A_reg[7]_0\(0) => regslice_both_inStream_b_V_data_V_U_n_183,
      \B_V_data_1_payload_A_reg[7]_1\(3) => regslice_both_inStream_b_V_data_V_U_n_208,
      \B_V_data_1_payload_A_reg[7]_1\(2) => regslice_both_inStream_b_V_data_V_U_n_209,
      \B_V_data_1_payload_A_reg[7]_1\(1) => regslice_both_inStream_b_V_data_V_U_n_210,
      \B_V_data_1_payload_A_reg[7]_1\(0) => regslice_both_inStream_b_V_data_V_U_n_211,
      \B_V_data_1_payload_B_reg[30]_0\(29 downto 15) => \inStream_b_TDATA_int_regslice__0\(30 downto 16),
      \B_V_data_1_payload_B_reg[30]_0\(14 downto 0) => \inStream_b_TDATA_int_regslice__0\(14 downto 0),
      \B_V_data_1_payload_B_reg[47]_0\(32) => B_V_data_1_payload_B_6(47),
      \B_V_data_1_payload_B_reg[47]_0\(31 downto 0) => B_V_data_1_payload_B_6(31 downto 0),
      B_V_data_1_sel => B_V_data_1_sel_8,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_0 => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_45,
      B_V_data_1_sel_rd_reg_rep_0 => regslice_both_inStream_b_V_data_V_U_n_3,
      B_V_data_1_sel_rd_reg_rep_1 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150_n_46,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_inStream_b_V_data_V_U_n_265,
      \B_V_data_1_state_reg[1]_0\ => inStream_b_TREADY,
      CO(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_49,
      DI(0) => regslice_both_inStream_b_V_data_V_U_n_8,
      O(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_0,
      O(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_1,
      O(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_2,
      O(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_3,
      Q(32) => B_V_data_1_payload_A_7(47),
      Q(31 downto 0) => B_V_data_1_payload_A_7(31 downto 0),
      S(3) => regslice_both_inStream_b_V_data_V_U_n_204,
      S(2) => regslice_both_inStream_b_V_data_V_U_n_205,
      S(1) => regslice_both_inStream_b_V_data_V_U_n_206,
      S(0) => regslice_both_inStream_b_V_data_V_U_n_207,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      bias_en_read_reg_286 => bias_en_read_reg_286,
      inStream_b_TDATA(63 downto 0) => inStream_b_TDATA(63 downto 0),
      inStream_b_TDATA_int_regslice(31 downto 0) => inStream_b_TDATA_int_regslice(63 downto 32),
      inStream_b_TVALID => inStream_b_TVALID,
      inStream_b_TVALID_int_regslice => inStream_b_TVALID_int_regslice,
      p_0_in(0) => p_0_in(0),
      \p_Val2_7_fu_896_p2_carry__2\(63 downto 0) => B_V_data_1_payload_A(63 downto 0),
      \p_Val2_7_fu_896_p2_carry__2_0\(63 downto 0) => B_V_data_1_payload_B(63 downto 0),
      \ret_V_1_fu_742_p2_carry__2\ => regslice_both_inStream_b_V_data_V_U_n_6,
      \ret_V_1_fu_742_p2_carry__2_0\ => regslice_both_inStream_b_V_data_V_U_n_281,
      \ret_V_1_fu_742_p2_carry__2_1\ => regslice_both_inStream_b_V_data_V_U_n_282,
      \ret_V_1_fu_742_p2_carry__2_10\ => regslice_both_inStream_b_V_data_V_U_n_291,
      \ret_V_1_fu_742_p2_carry__2_11\ => regslice_both_inStream_b_V_data_V_U_n_292,
      \ret_V_1_fu_742_p2_carry__2_12\ => regslice_both_inStream_b_V_data_V_U_n_293,
      \ret_V_1_fu_742_p2_carry__2_13\ => regslice_both_inStream_b_V_data_V_U_n_294,
      \ret_V_1_fu_742_p2_carry__2_14\ => regslice_both_inStream_b_V_data_V_U_n_295,
      \ret_V_1_fu_742_p2_carry__2_2\ => regslice_both_inStream_b_V_data_V_U_n_283,
      \ret_V_1_fu_742_p2_carry__2_3\ => regslice_both_inStream_b_V_data_V_U_n_284,
      \ret_V_1_fu_742_p2_carry__2_4\ => regslice_both_inStream_b_V_data_V_U_n_285,
      \ret_V_1_fu_742_p2_carry__2_5\ => regslice_both_inStream_b_V_data_V_U_n_286,
      \ret_V_1_fu_742_p2_carry__2_6\ => regslice_both_inStream_b_V_data_V_U_n_287,
      \ret_V_1_fu_742_p2_carry__2_7\ => regslice_both_inStream_b_V_data_V_U_n_288,
      \ret_V_1_fu_742_p2_carry__2_8\ => regslice_both_inStream_b_V_data_V_U_n_289,
      \ret_V_1_fu_742_p2_carry__2_9\ => regslice_both_inStream_b_V_data_V_U_n_290,
      \ret_V_2_fu_812_p2_carry__2\ => regslice_both_inStream_b_V_data_V_U_n_5,
      \ret_V_3_fu_882_p2_carry__2\ => regslice_both_inStream_b_V_data_V_U_n_7,
      \ret_V_3_fu_882_p2_carry__2_0\ => regslice_both_inStream_b_V_data_V_U_n_296,
      \ret_V_3_fu_882_p2_carry__2_1\ => regslice_both_inStream_b_V_data_V_U_n_297,
      \ret_V_3_fu_882_p2_carry__2_10\ => regslice_both_inStream_b_V_data_V_U_n_306,
      \ret_V_3_fu_882_p2_carry__2_11\ => regslice_both_inStream_b_V_data_V_U_n_307,
      \ret_V_3_fu_882_p2_carry__2_12\ => regslice_both_inStream_b_V_data_V_U_n_308,
      \ret_V_3_fu_882_p2_carry__2_13\ => regslice_both_inStream_b_V_data_V_U_n_309,
      \ret_V_3_fu_882_p2_carry__2_14\ => regslice_both_inStream_b_V_data_V_U_n_310,
      \ret_V_3_fu_882_p2_carry__2_2\ => regslice_both_inStream_b_V_data_V_U_n_298,
      \ret_V_3_fu_882_p2_carry__2_3\ => regslice_both_inStream_b_V_data_V_U_n_299,
      \ret_V_3_fu_882_p2_carry__2_4\ => regslice_both_inStream_b_V_data_V_U_n_300,
      \ret_V_3_fu_882_p2_carry__2_5\ => regslice_both_inStream_b_V_data_V_U_n_301,
      \ret_V_3_fu_882_p2_carry__2_6\ => regslice_both_inStream_b_V_data_V_U_n_302,
      \ret_V_3_fu_882_p2_carry__2_7\ => regslice_both_inStream_b_V_data_V_U_n_303,
      \ret_V_3_fu_882_p2_carry__2_8\ => regslice_both_inStream_b_V_data_V_U_n_304,
      \ret_V_3_fu_882_p2_carry__2_9\ => regslice_both_inStream_b_V_data_V_U_n_305,
      \ret_V_fu_672_p2_carry__2\ => regslice_both_inStream_b_V_data_V_U_n_4,
      \ret_V_fu_672_p2_carry__2_0\ => regslice_both_inStream_b_V_data_V_U_n_266,
      \ret_V_fu_672_p2_carry__2_1\ => regslice_both_inStream_b_V_data_V_U_n_267,
      \ret_V_fu_672_p2_carry__2_10\ => regslice_both_inStream_b_V_data_V_U_n_276,
      \ret_V_fu_672_p2_carry__2_11\ => regslice_both_inStream_b_V_data_V_U_n_277,
      \ret_V_fu_672_p2_carry__2_12\ => regslice_both_inStream_b_V_data_V_U_n_278,
      \ret_V_fu_672_p2_carry__2_13\ => regslice_both_inStream_b_V_data_V_U_n_279,
      \ret_V_fu_672_p2_carry__2_14\ => regslice_both_inStream_b_V_data_V_U_n_280,
      \ret_V_fu_672_p2_carry__2_2\ => regslice_both_inStream_b_V_data_V_U_n_268,
      \ret_V_fu_672_p2_carry__2_3\ => regslice_both_inStream_b_V_data_V_U_n_269,
      \ret_V_fu_672_p2_carry__2_4\ => regslice_both_inStream_b_V_data_V_U_n_270,
      \ret_V_fu_672_p2_carry__2_5\ => regslice_both_inStream_b_V_data_V_U_n_271,
      \ret_V_fu_672_p2_carry__2_6\ => regslice_both_inStream_b_V_data_V_U_n_272,
      \ret_V_fu_672_p2_carry__2_7\ => regslice_both_inStream_b_V_data_V_U_n_273,
      \ret_V_fu_672_p2_carry__2_8\ => regslice_both_inStream_b_V_data_V_U_n_274,
      \ret_V_fu_672_p2_carry__2_9\ => regslice_both_inStream_b_V_data_V_U_n_275,
      \select_ln302_1_reg_1189_reg[11]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_25,
      \select_ln302_1_reg_1189_reg[11]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_26,
      \select_ln302_1_reg_1189_reg[11]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_27,
      \select_ln302_1_reg_1189_reg[11]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_28,
      \select_ln302_1_reg_1189_reg[15]\(3) => p_Result_3_fu_762_p3,
      \select_ln302_1_reg_1189_reg[15]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_30,
      \select_ln302_1_reg_1189_reg[15]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_31,
      \select_ln302_1_reg_1189_reg[15]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_32,
      \select_ln302_1_reg_1189_reg[15]_0\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_51,
      \select_ln302_1_reg_1189_reg[3]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_17,
      \select_ln302_1_reg_1189_reg[3]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_18,
      \select_ln302_1_reg_1189_reg[3]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_19,
      \select_ln302_1_reg_1189_reg[3]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_20,
      \select_ln302_1_reg_1189_reg[7]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_21,
      \select_ln302_1_reg_1189_reg[7]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_22,
      \select_ln302_1_reg_1189_reg[7]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_23,
      \select_ln302_1_reg_1189_reg[7]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_24,
      \select_ln302_2_reg_1194_reg[15]\(0) => p_Result_5_fu_832_p3,
      \select_ln302_2_reg_1194_reg[15]_0\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_50,
      \select_ln302_3_reg_1199_reg[11]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_41,
      \select_ln302_3_reg_1199_reg[11]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_42,
      \select_ln302_3_reg_1199_reg[11]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_43,
      \select_ln302_3_reg_1199_reg[11]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_44,
      \select_ln302_3_reg_1199_reg[15]\(3) => p_Result_7_fu_902_p3,
      \select_ln302_3_reg_1199_reg[15]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_46,
      \select_ln302_3_reg_1199_reg[15]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_47,
      \select_ln302_3_reg_1199_reg[15]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_48,
      \select_ln302_3_reg_1199_reg[15]_0\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_52,
      \select_ln302_3_reg_1199_reg[3]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_33,
      \select_ln302_3_reg_1199_reg[3]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_34,
      \select_ln302_3_reg_1199_reg[3]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_35,
      \select_ln302_3_reg_1199_reg[3]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_36,
      \select_ln302_3_reg_1199_reg[7]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_37,
      \select_ln302_3_reg_1199_reg[7]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_38,
      \select_ln302_3_reg_1199_reg[7]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_39,
      \select_ln302_3_reg_1199_reg[7]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_40,
      \select_ln302_reg_1184_reg[11]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_8,
      \select_ln302_reg_1184_reg[11]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_9,
      \select_ln302_reg_1184_reg[11]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_10,
      \select_ln302_reg_1184_reg[11]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_11,
      \select_ln302_reg_1184_reg[15]\(3) => p_Result_1_fu_692_p3,
      \select_ln302_reg_1184_reg[15]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_13,
      \select_ln302_reg_1184_reg[15]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_14,
      \select_ln302_reg_1184_reg[15]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_15,
      \select_ln302_reg_1184_reg[7]\(3) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_4,
      \select_ln302_reg_1184_reg[7]\(2) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_5,
      \select_ln302_reg_1184_reg[7]\(1) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_6,
      \select_ln302_reg_1184_reg[7]\(0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_7
    );
regslice_both_outStream_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both_2
     port map (
      \B_V_data_1_payload_A_reg[63]_0\(63 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TDATA(63 downto 0),
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => \^outstream_tvalid\,
      \B_V_data_1_state_reg[0]_1\(0) => ap_CS_fsm_pp0_stage1,
      D(1) => ap_NS_fsm(6),
      D(0) => ap_NS_fsm(0),
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[6]\ => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_93,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      outStream_TDATA(63 downto 0) => outStream_TDATA(63 downto 0),
      outStream_TREADY => outStream_TREADY,
      outStream_TREADY_int_regslice => outStream_TREADY_int_regslice
    );
regslice_both_outStream_V_dest_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized4_3\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_101,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_dest_V_U_n_0,
      D(5 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TDEST(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TREADY => outStream_TREADY
    );
regslice_both_outStream_V_id_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized3_4\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_9,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_100,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_id_V_U_n_0,
      D(4 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TID(4 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TREADY => outStream_TREADY
    );
regslice_both_outStream_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_5\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_10,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_96,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_keep_V_U_n_0,
      D(7 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TKEEP(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      outStream_TKEEP(7 downto 0) => outStream_TKEEP(7 downto 0),
      outStream_TREADY => outStream_TREADY
    );
regslice_both_outStream_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized2\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_11,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_99,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_last_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TLAST,
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY
    );
regslice_both_outStream_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized0_6\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_12,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_97,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_strb_V_U_n_0,
      D(7 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TSTRB(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(7 downto 0) => outStream_TSTRB(7 downto 0)
    );
regslice_both_outStream_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top_regslice_both__parameterized1_7\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_13,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_n_98,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_user_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(1 downto 0) => grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171_outStream_TUSER(1 downto 0),
      outStream_TREADY => outStream_TREADY,
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0)
    );
\sub_i_i55_reg_332[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_w_read_reg_305(0),
      O => sub_i_i55_fu_249_p2(0)
    );
\sub_i_i55_reg_332[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_w_read_reg_305(1),
      I1 => input_w_read_reg_305(0),
      O => sub_i_i55_fu_249_p2(1)
    );
\sub_i_i55_reg_332[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => input_w_read_reg_305(2),
      I1 => input_w_read_reg_305(0),
      I2 => input_w_read_reg_305(1),
      O => sub_i_i55_fu_249_p2(2)
    );
\sub_i_i55_reg_332[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => input_w_read_reg_305(3),
      I1 => input_w_read_reg_305(1),
      I2 => input_w_read_reg_305(0),
      I3 => input_w_read_reg_305(2),
      O => sub_i_i55_fu_249_p2(3)
    );
\sub_i_i55_reg_332[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => input_w_read_reg_305(4),
      I1 => input_w_read_reg_305(2),
      I2 => input_w_read_reg_305(0),
      I3 => input_w_read_reg_305(1),
      I4 => input_w_read_reg_305(3),
      O => sub_i_i55_fu_249_p2(4)
    );
\sub_i_i55_reg_332[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => input_w_read_reg_305(5),
      I1 => input_w_read_reg_305(3),
      I2 => input_w_read_reg_305(1),
      I3 => input_w_read_reg_305(0),
      I4 => input_w_read_reg_305(2),
      I5 => input_w_read_reg_305(4),
      O => sub_i_i55_fu_249_p2(5)
    );
\sub_i_i55_reg_332[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_w_read_reg_305(6),
      I1 => \sub_i_i55_reg_332[9]_i_2_n_0\,
      O => sub_i_i55_fu_249_p2(6)
    );
\sub_i_i55_reg_332[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => input_w_read_reg_305(7),
      I1 => \sub_i_i55_reg_332[9]_i_2_n_0\,
      I2 => input_w_read_reg_305(6),
      O => sub_i_i55_fu_249_p2(7)
    );
\sub_i_i55_reg_332[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => input_w_read_reg_305(7),
      I1 => \sub_i_i55_reg_332[9]_i_2_n_0\,
      I2 => input_w_read_reg_305(6),
      I3 => input_w_read_reg_305(8),
      O => sub_i_i55_fu_249_p2(8)
    );
\sub_i_i55_reg_332[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => input_w_read_reg_305(7),
      I1 => \sub_i_i55_reg_332[9]_i_2_n_0\,
      I2 => input_w_read_reg_305(6),
      I3 => input_w_read_reg_305(8),
      O => sub_i_i55_fu_249_p2(9)
    );
\sub_i_i55_reg_332[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => input_w_read_reg_305(4),
      I1 => input_w_read_reg_305(2),
      I2 => input_w_read_reg_305(0),
      I3 => input_w_read_reg_305(1),
      I4 => input_w_read_reg_305(3),
      I5 => input_w_read_reg_305(5),
      O => \sub_i_i55_reg_332[9]_i_2_n_0\
    );
\sub_i_i55_reg_332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(0),
      Q => sub_i_i55_reg_332(0),
      R => '0'
    );
\sub_i_i55_reg_332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(1),
      Q => sub_i_i55_reg_332(1),
      R => '0'
    );
\sub_i_i55_reg_332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(2),
      Q => sub_i_i55_reg_332(2),
      R => '0'
    );
\sub_i_i55_reg_332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(3),
      Q => sub_i_i55_reg_332(3),
      R => '0'
    );
\sub_i_i55_reg_332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(4),
      Q => sub_i_i55_reg_332(4),
      R => '0'
    );
\sub_i_i55_reg_332_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(5),
      Q => sub_i_i55_reg_332(5),
      R => '0'
    );
\sub_i_i55_reg_332_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(6),
      Q => sub_i_i55_reg_332(6),
      R => '0'
    );
\sub_i_i55_reg_332_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(7),
      Q => sub_i_i55_reg_332(7),
      R => '0'
    );
\sub_i_i55_reg_332_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(8),
      Q => sub_i_i55_reg_332(8),
      R => '0'
    );
\sub_i_i55_reg_332_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i55_fu_249_p2(9),
      Q => sub_i_i55_reg_332(9),
      R => '0'
    );
\sub_i_i_reg_337[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_h_read_reg_311(0),
      O => sub_i_i_fu_259_p2(0)
    );
\sub_i_i_reg_337[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_h_read_reg_311(0),
      I1 => input_h_read_reg_311(1),
      O => \sub_i_i_reg_337[1]_i_1_n_0\
    );
\sub_i_i_reg_337[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => input_h_read_reg_311(1),
      I1 => input_h_read_reg_311(0),
      I2 => input_h_read_reg_311(2),
      O => \sub_i_i_reg_337[2]_i_1_n_0\
    );
\sub_i_i_reg_337[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => input_h_read_reg_311(2),
      I1 => input_h_read_reg_311(0),
      I2 => input_h_read_reg_311(1),
      I3 => input_h_read_reg_311(3),
      O => \sub_i_i_reg_337[3]_i_1_n_0\
    );
\sub_i_i_reg_337[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => input_h_read_reg_311(3),
      I1 => input_h_read_reg_311(1),
      I2 => input_h_read_reg_311(0),
      I3 => input_h_read_reg_311(2),
      I4 => input_h_read_reg_311(4),
      O => \sub_i_i_reg_337[4]_i_1_n_0\
    );
\sub_i_i_reg_337[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => input_h_read_reg_311(4),
      I1 => input_h_read_reg_311(2),
      I2 => input_h_read_reg_311(0),
      I3 => input_h_read_reg_311(1),
      I4 => input_h_read_reg_311(3),
      I5 => input_h_read_reg_311(5),
      O => \sub_i_i_reg_337[5]_i_1_n_0\
    );
\sub_i_i_reg_337[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_i_i_reg_337[9]_i_2_n_0\,
      I1 => input_h_read_reg_311(6),
      O => \sub_i_i_reg_337[6]_i_1_n_0\
    );
\sub_i_i_reg_337[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => input_h_read_reg_311(6),
      I1 => \sub_i_i_reg_337[9]_i_2_n_0\,
      I2 => input_h_read_reg_311(7),
      O => \sub_i_i_reg_337[7]_i_1_n_0\
    );
\sub_i_i_reg_337[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => input_h_read_reg_311(7),
      I1 => \sub_i_i_reg_337[9]_i_2_n_0\,
      I2 => input_h_read_reg_311(6),
      I3 => input_h_read_reg_311(8),
      O => \sub_i_i_reg_337[8]_i_1_n_0\
    );
\sub_i_i_reg_337[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => input_h_read_reg_311(7),
      I1 => \sub_i_i_reg_337[9]_i_2_n_0\,
      I2 => input_h_read_reg_311(6),
      I3 => input_h_read_reg_311(8),
      O => \sub_i_i_reg_337[9]_i_1_n_0\
    );
\sub_i_i_reg_337[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => input_h_read_reg_311(4),
      I1 => input_h_read_reg_311(2),
      I2 => input_h_read_reg_311(0),
      I3 => input_h_read_reg_311(1),
      I4 => input_h_read_reg_311(3),
      I5 => input_h_read_reg_311(5),
      O => \sub_i_i_reg_337[9]_i_2_n_0\
    );
\sub_i_i_reg_337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sub_i_i_fu_259_p2(0),
      Q => sub_i_i_reg_337(0),
      R => '0'
    );
\sub_i_i_reg_337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[1]_i_1_n_0\,
      Q => sub_i_i_reg_337(1),
      R => '0'
    );
\sub_i_i_reg_337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[2]_i_1_n_0\,
      Q => sub_i_i_reg_337(2),
      R => '0'
    );
\sub_i_i_reg_337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[3]_i_1_n_0\,
      Q => sub_i_i_reg_337(3),
      R => '0'
    );
\sub_i_i_reg_337_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[4]_i_1_n_0\,
      Q => sub_i_i_reg_337(4),
      R => '0'
    );
\sub_i_i_reg_337_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[5]_i_1_n_0\,
      Q => sub_i_i_reg_337(5),
      R => '0'
    );
\sub_i_i_reg_337_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[6]_i_1_n_0\,
      Q => sub_i_i_reg_337(6),
      R => '0'
    );
\sub_i_i_reg_337_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[7]_i_1_n_0\,
      Q => sub_i_i_reg_337(7),
      R => '0'
    );
\sub_i_i_reg_337_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[8]_i_1_n_0\,
      Q => sub_i_i_reg_337(8),
      R => '0'
    );
\sub_i_i_reg_337_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \sub_i_i_reg_337[9]_i_1_n_0\,
      Q => sub_i_i_reg_337(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TREADY : out STD_LOGIC;
    inStream_a_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_a_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_a_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_a_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_a_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_a_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_a_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_b_TVALID : in STD_LOGIC;
    inStream_b_TREADY : out STD_LOGIC;
    inStream_b_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_b_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_b_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_b_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_b_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_b_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_b_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_yolo_acc_top_0_0,yolo_acc_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yolo_acc_top,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_BUS_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "7'b0000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "7'b0000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "7'b0000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "7'b0001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "7'b0010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "7'b0100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "7'b1000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL_BUS:inStream_a:inStream_b:outStream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of inStream_a_TREADY : signal is "xilinx.com:interface:axis:1.0 inStream_a TREADY";
  attribute X_INTERFACE_INFO of inStream_a_TVALID : signal is "xilinx.com:interface:axis:1.0 inStream_a TVALID";
  attribute X_INTERFACE_INFO of inStream_b_TREADY : signal is "xilinx.com:interface:axis:1.0 inStream_b TREADY";
  attribute X_INTERFACE_INFO of inStream_b_TVALID : signal is "xilinx.com:interface:axis:1.0 inStream_b TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of outStream_TREADY : signal is "xilinx.com:interface:axis:1.0 outStream TREADY";
  attribute X_INTERFACE_INFO of outStream_TVALID : signal is "xilinx.com:interface:axis:1.0 outStream TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_BUS_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WVALID";
  attribute X_INTERFACE_INFO of inStream_a_TDATA : signal is "xilinx.com:interface:axis:1.0 inStream_a TDATA";
  attribute X_INTERFACE_INFO of inStream_a_TDEST : signal is "xilinx.com:interface:axis:1.0 inStream_a TDEST";
  attribute X_INTERFACE_INFO of inStream_a_TID : signal is "xilinx.com:interface:axis:1.0 inStream_a TID";
  attribute X_INTERFACE_PARAMETER of inStream_a_TID : signal is "XIL_INTERFACENAME inStream_a, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of inStream_a_TKEEP : signal is "xilinx.com:interface:axis:1.0 inStream_a TKEEP";
  attribute X_INTERFACE_INFO of inStream_a_TLAST : signal is "xilinx.com:interface:axis:1.0 inStream_a TLAST";
  attribute X_INTERFACE_INFO of inStream_a_TSTRB : signal is "xilinx.com:interface:axis:1.0 inStream_a TSTRB";
  attribute X_INTERFACE_INFO of inStream_a_TUSER : signal is "xilinx.com:interface:axis:1.0 inStream_a TUSER";
  attribute X_INTERFACE_INFO of inStream_b_TDATA : signal is "xilinx.com:interface:axis:1.0 inStream_b TDATA";
  attribute X_INTERFACE_INFO of inStream_b_TDEST : signal is "xilinx.com:interface:axis:1.0 inStream_b TDEST";
  attribute X_INTERFACE_INFO of inStream_b_TID : signal is "xilinx.com:interface:axis:1.0 inStream_b TID";
  attribute X_INTERFACE_PARAMETER of inStream_b_TID : signal is "XIL_INTERFACENAME inStream_b, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of inStream_b_TKEEP : signal is "xilinx.com:interface:axis:1.0 inStream_b TKEEP";
  attribute X_INTERFACE_INFO of inStream_b_TLAST : signal is "xilinx.com:interface:axis:1.0 inStream_b TLAST";
  attribute X_INTERFACE_INFO of inStream_b_TSTRB : signal is "xilinx.com:interface:axis:1.0 inStream_b TSTRB";
  attribute X_INTERFACE_INFO of inStream_b_TUSER : signal is "xilinx.com:interface:axis:1.0 inStream_b TUSER";
  attribute X_INTERFACE_INFO of outStream_TDATA : signal is "xilinx.com:interface:axis:1.0 outStream TDATA";
  attribute X_INTERFACE_INFO of outStream_TDEST : signal is "xilinx.com:interface:axis:1.0 outStream TDEST";
  attribute X_INTERFACE_INFO of outStream_TID : signal is "xilinx.com:interface:axis:1.0 outStream TID";
  attribute X_INTERFACE_PARAMETER of outStream_TID : signal is "XIL_INTERFACENAME outStream, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of outStream_TKEEP : signal is "xilinx.com:interface:axis:1.0 outStream TKEEP";
  attribute X_INTERFACE_INFO of outStream_TLAST : signal is "xilinx.com:interface:axis:1.0 outStream TLAST";
  attribute X_INTERFACE_INFO of outStream_TSTRB : signal is "xilinx.com:interface:axis:1.0 outStream TSTRB";
  attribute X_INTERFACE_INFO of outStream_TUSER : signal is "xilinx.com:interface:axis:1.0 outStream TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WSTRB";
begin
  s_axi_CTRL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(31) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(30) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(29) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(28) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(27) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(26) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(25) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(24) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(23) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(22) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(21) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(20) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(19) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(18) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(17) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(16) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(15) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(14) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(13) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(12) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(11) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(10) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(9 downto 0) <= \^s_axi_ctrl_bus_rdata\(9 downto 0);
  s_axi_CTRL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_acc_top
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      inStream_a_TDATA(63 downto 0) => inStream_a_TDATA(63 downto 0),
      inStream_a_TDEST(5 downto 0) => inStream_a_TDEST(5 downto 0),
      inStream_a_TID(4 downto 0) => inStream_a_TID(4 downto 0),
      inStream_a_TKEEP(7 downto 0) => inStream_a_TKEEP(7 downto 0),
      inStream_a_TLAST(0) => '0',
      inStream_a_TREADY => inStream_a_TREADY,
      inStream_a_TSTRB(7 downto 0) => inStream_a_TSTRB(7 downto 0),
      inStream_a_TUSER(1 downto 0) => inStream_a_TUSER(1 downto 0),
      inStream_a_TVALID => inStream_a_TVALID,
      inStream_b_TDATA(63 downto 0) => inStream_b_TDATA(63 downto 0),
      inStream_b_TDEST(5 downto 0) => B"000000",
      inStream_b_TID(4 downto 0) => B"00000",
      inStream_b_TKEEP(7 downto 0) => B"00000000",
      inStream_b_TLAST(0) => '0',
      inStream_b_TREADY => inStream_b_TREADY,
      inStream_b_TSTRB(7 downto 0) => B"00000000",
      inStream_b_TUSER(1 downto 0) => B"00",
      inStream_b_TVALID => inStream_b_TVALID,
      interrupt => interrupt,
      outStream_TDATA(63 downto 0) => outStream_TDATA(63 downto 0),
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TKEEP(7 downto 0) => outStream_TKEEP(7 downto 0),
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(7 downto 0) => outStream_TSTRB(7 downto 0),
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0),
      outStream_TVALID => outStream_TVALID,
      s_axi_CTRL_BUS_ARADDR(5 downto 0) => s_axi_CTRL_BUS_ARADDR(5 downto 0),
      s_axi_CTRL_BUS_ARREADY => s_axi_CTRL_BUS_ARREADY,
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(5 downto 0) => s_axi_CTRL_BUS_AWADDR(5 downto 0),
      s_axi_CTRL_BUS_AWREADY => s_axi_CTRL_BUS_AWREADY,
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(31 downto 10) => NLW_inst_s_axi_CTRL_BUS_RDATA_UNCONNECTED(31 downto 10),
      s_axi_CTRL_BUS_RDATA(9 downto 0) => \^s_axi_ctrl_bus_rdata\(9 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(31 downto 9) => B"00000000000000000000000",
      s_axi_CTRL_BUS_WDATA(8 downto 0) => s_axi_CTRL_BUS_WDATA(8 downto 0),
      s_axi_CTRL_BUS_WREADY => s_axi_CTRL_BUS_WREADY,
      s_axi_CTRL_BUS_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_BUS_WSTRB(1 downto 0) => s_axi_CTRL_BUS_WSTRB(1 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID
    );
end STRUCTURE;
