INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/SoC_UART_SPI_I2C.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA__parameterized0_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA__parameterized0_27
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0_28
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1_29
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA_nodelay_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA_nodelay_26
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut5__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut5__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut6__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut7__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match__parameterized0__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match_nodelay__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match_nodelay__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized13
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized14
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized15
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized16
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized29
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_10
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_11
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_14
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_15
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_16
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_17
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_18
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_21
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_9
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1_12
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1_13
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_19
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_20
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_xsdbs
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/SoC_UART_SPI_I2C.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/Baud_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_Gen_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/Baud_Gen_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_Gen_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/RX_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_UART
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_in' is not allowed [D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/UART.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim/glbl.v:6]
