// Seed: 4099679319
module module_0;
  logic [7:0] id_1;
  wire id_2;
  wire id_3;
  assign id_1[1!=?1<1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  reg id_4;
  assign id_3 = 1;
  assign id_3 = id_4;
  wire id_5;
  reg  id_6;
  reg  id_7;
  initial begin : LABEL_0
    wait (id_2);
    id_6 <= id_7;
    id_2 <= id_4 == 1;
  end
  module_0 modCall_1 ();
  wire id_8, id_9, id_10;
endmodule
