;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, -5
	ADD 310, 60
	SPL 0, #42
	ADD 310, 60
	ADD 310, 60
	ADD 10, 700
	SPL 100, 400
	ADD 310, 60
	SUB 12, @10
	SUB 0, @2
	SPL @80, #92
	SUB 0, 83
	SPL @80, #92
	JMN 310, 20
	ADD #220, <149
	JMN @12, #200
	MOV -1, <-20
	JMZ 100, 4
	SUB 0, 83
	SUB @0, @2
	SUB @0, @-2
	SUB #12, @0
	SUB 1, 420
	SUB #12, @0
	SUB @0, @2
	SUB 0, @42
	ADD 10, 0
	SUB 12, @10
	SUB @121, 103
	SUB 0, 83
	SUB 12, @10
	SUB 0, @42
	JMP 100, 4
	SUB @-127, 140
	SLT @121, <103
	SUB @121, 106
	SPL @80, #92
	CMP -207, <-120
	DJN <0, 40
	ADD 10, 0
	SUB @121, 106
	CMP -207, <-120
	SUB 0, @42
	SUB 0, @42
	ADD 210, 60
	JMZ @72, #200
