

================================================================
== Vitis HLS Report for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'
================================================================
* Date:           Thu Oct  2 22:21:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.696 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      481|    37285|  1.924 us|  0.149 ms|  481|  37285|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+-----------+-----+------+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +---------------------------+----------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_kernel_softmax_fu_104  |kernel_softmax  |       38|     3105|  0.152 us|  12.420 us|   38|  3105|       no|
        +---------------------------+----------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- SOFTMAX_HEADS  |      480|    37284|  40 ~ 3107|          -|          -|    12|        no|
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 4 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 5 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.36ns)   --->   "%store_ln110 = store i4 0, i4 %h" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 6 'store' 'store_ln110' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc127.i.i.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 8 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.66ns)   --->   "%add_ln110 = add i4 %h_1, i4 1" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 9 'add' 'add_ln110' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.43ns)   --->   "%icmp_ln110 = icmp_eq  i4 %h_1, i4 12" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 10 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc127.split.i.i.i, void %for.inc137.i.i.i.preheader.exitStub" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 11 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 13 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.43ns)   --->   "%switch_ln112 = switch i4 %h_1, void %.case.11.i.i.i, i4 0, void %xlx_occurrence..case.0.12, i4 1, void %xlx_occurrence..case.1.11, i4 2, void %xlx_occurrence..case.2.10, i4 3, void %xlx_occurrence..case.3.9, i4 4, void %xlx_occurrence..case.4.8, i4 5, void %xlx_occurrence..case.5.7, i4 6, void %xlx_occurrence..case.6.6, i4 7, void %xlx_occurrence..case.7.5, i4 8, void %xlx_occurrence..case.8.4, i4 9, void %xlx_occurrence..case.9.3, i4 10, void %xlx_occurrence..case.10.2" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 14 'switch' 'switch_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.43>
ST_2 : Operation 15 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_10, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 15 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 10)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 16 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_9, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 16 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 9)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_8, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 17 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 8)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 18 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_7, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 18 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 7)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 19 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_6, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 19 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 6)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 20 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_5, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 20 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 5)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 21 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_4, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 21 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 4)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 22 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_3, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 22 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 3)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 23 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_2, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 23 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 2)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 24 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_1, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 24 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 1)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_0, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 25 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 == 0)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 26 [2/2] (0.20ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_11, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 26 'call' 'call_ln112' <Predicate = (!icmp_ln110 & h_1 != 0 & h_1 != 1 & h_1 != 2 & h_1 != 3 & h_1 != 4 & h_1 != 5 & h_1 != 6 & h_1 != 7 & h_1 != 8 & h_1 != 9 & h_1 != 10)> <Delay = 0.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.36>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 28 'specregionbegin' 'rbegin11' <Predicate = (h_1 == 10)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_10, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 29 'call' 'call_ln112' <Predicate = (h_1 == 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 30 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 10)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%rend451 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin11" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 31 'specregionend' 'rend451' <Predicate = (h_1 == 10)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 32 'br' 'br_ln112' <Predicate = (h_1 == 10)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 33 'specregionbegin' 'rbegin10' <Predicate = (h_1 == 9)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_9, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 34 'call' 'call_ln112' <Predicate = (h_1 == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 35 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 9)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%rend467 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin10" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 36 'specregionend' 'rend467' <Predicate = (h_1 == 9)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 37 'br' 'br_ln112' <Predicate = (h_1 == 9)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 38 'specregionbegin' 'rbegin9' <Predicate = (h_1 == 8)> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_8, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 39 'call' 'call_ln112' <Predicate = (h_1 == 8)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 40 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 8)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%rend465 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin9" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 41 'specregionend' 'rend465' <Predicate = (h_1 == 8)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 42 'br' 'br_ln112' <Predicate = (h_1 == 8)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 43 'specregionbegin' 'rbegin8' <Predicate = (h_1 == 7)> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_7, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 44 'call' 'call_ln112' <Predicate = (h_1 == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 45 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 7)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%rend463 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin8" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 46 'specregionend' 'rend463' <Predicate = (h_1 == 7)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 47 'br' 'br_ln112' <Predicate = (h_1 == 7)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 48 'specregionbegin' 'rbegin7' <Predicate = (h_1 == 6)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_6, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 49 'call' 'call_ln112' <Predicate = (h_1 == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 50 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rend461 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin7" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 51 'specregionend' 'rend461' <Predicate = (h_1 == 6)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 52 'br' 'br_ln112' <Predicate = (h_1 == 6)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 53 'specregionbegin' 'rbegin6' <Predicate = (h_1 == 5)> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_5, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 54 'call' 'call_ln112' <Predicate = (h_1 == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 55 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 5)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%rend459 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin6" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 56 'specregionend' 'rend459' <Predicate = (h_1 == 5)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 57 'br' 'br_ln112' <Predicate = (h_1 == 5)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 58 'specregionbegin' 'rbegin5' <Predicate = (h_1 == 4)> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_4, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 59 'call' 'call_ln112' <Predicate = (h_1 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 60 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 4)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%rend457 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin5" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 61 'specregionend' 'rend457' <Predicate = (h_1 == 4)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 62 'br' 'br_ln112' <Predicate = (h_1 == 4)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 63 'specregionbegin' 'rbegin4' <Predicate = (h_1 == 3)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_3, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 64 'call' 'call_ln112' <Predicate = (h_1 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 65 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%rend455 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin4" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 66 'specregionend' 'rend455' <Predicate = (h_1 == 3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 67 'br' 'br_ln112' <Predicate = (h_1 == 3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 68 'specregionbegin' 'rbegin3' <Predicate = (h_1 == 2)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_2, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 69 'call' 'call_ln112' <Predicate = (h_1 == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 70 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%rend453 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin3" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 71 'specregionend' 'rend453' <Predicate = (h_1 == 2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 72 'br' 'br_ln112' <Predicate = (h_1 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 73 'specregionbegin' 'rbegin2' <Predicate = (h_1 == 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_1, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 74 'call' 'call_ln112' <Predicate = (h_1 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 75 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%rend449 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin2" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 76 'specregionend' 'rend449' <Predicate = (h_1 == 1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 77 'br' 'br_ln112' <Predicate = (h_1 == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 78 'specregionbegin' 'rbegin1' <Predicate = (h_1 == 0)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_0, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 79 'call' 'call_ln112' <Predicate = (h_1 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specoccurrence_ln112 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 12, void @empty_107" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 80 'specoccurrence' 'specoccurrence_ln112' <Predicate = (h_1 == 0)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%rend447 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin1" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 81 'specregionend' 'rend447' <Predicate = (h_1 == 0)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 82 'br' 'br_ln112' <Predicate = (h_1 == 0)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln112 = call void @kernel_softmax, i32 %att_11, i32 %p_read" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 83 'call' 'call_ln112' <Predicate = (h_1 != 0 & h_1 != 1 & h_1 != 2 & h_1 != 3 & h_1 != 4 & h_1 != 5 & h_1 != 6 & h_1 != 7 & h_1 != 8 & h_1 != 9 & h_1 != 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln112 = br void %.exit.i.i.i" [kernel_MHSA.cpp:112->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 84 'br' 'br_ln112' <Predicate = (h_1 != 0 & h_1 != 1 & h_1 != 2 & h_1 != 3 & h_1 != 4 & h_1 != 5 & h_1 != 6 & h_1 != 7 & h_1 != 8 & h_1 != 9 & h_1 != 10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.36ns)   --->   "%store_ln110 = store i4 %add_ln110, i4 %h" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 85 'store' 'store_ln110' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc127.i.i.i" [kernel_MHSA.cpp:110->kernel_MHSA.cpp:110->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 86 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ att_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ att_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ att_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                       (alloca           ) [ 0111]
p_read                  (read             ) [ 0011]
store_ln110             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
h_1                     (load             ) [ 0011]
add_ln110               (add              ) [ 0001]
icmp_ln110              (icmp             ) [ 0011]
br_ln110                (br               ) [ 0000]
speclooptripcount_ln110 (speclooptripcount) [ 0000]
specloopname_ln110      (specloopname     ) [ 0000]
switch_ln112            (switch           ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
rbegin11                (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend451                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin10                (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend467                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin9                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend465                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin8                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend463                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin7                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend461                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin6                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend459                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin5                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend457                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin4                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend455                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin3                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend453                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin2                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend449                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
rbegin1                 (specregionbegin  ) [ 0000]
call_ln112              (call             ) [ 0000]
specoccurrence_ln112    (specoccurrence   ) [ 0000]
rend447                 (specregionend    ) [ 0000]
br_ln112                (br               ) [ 0000]
call_ln112              (call             ) [ 0000]
br_ln112                (br               ) [ 0000]
store_ln110             (store            ) [ 0000]
br_ln110                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="att_10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="att_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="att_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="att_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="att_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="att_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="att_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="att_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="att_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="att_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="att_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="att_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_softmax"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_106"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecOccurrence"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_108"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_109"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_110"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_111"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_112"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_113"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_114"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_115"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_116"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_117"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="h_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_kernel_softmax_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 call_ln112/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln110_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="h_1_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln110_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln110_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="switch_ln112_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="3" slack="0"/>
<pin id="147" dir="0" index="4" bw="3" slack="0"/>
<pin id="148" dir="0" index="5" bw="4" slack="0"/>
<pin id="149" dir="0" index="6" bw="4" slack="0"/>
<pin id="150" dir="0" index="7" bw="4" slack="0"/>
<pin id="151" dir="0" index="8" bw="4" slack="0"/>
<pin id="152" dir="0" index="9" bw="4" slack="0"/>
<pin id="153" dir="0" index="10" bw="4" slack="0"/>
<pin id="154" dir="0" index="11" bw="4" slack="0"/>
<pin id="155" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln112/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln110_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="0" index="1" bw="4" slack="2"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="h_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="179" class="1005" name="p_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="h_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="add_ln110_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="156"><net_src comp="127" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="142" pin=8"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="142" pin=9"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="142" pin=10"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="142" pin=11"/></net>

<net id="175"><net_src comp="94" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="182"><net_src comp="98" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="187"><net_src comp="127" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="130" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: att_10 | {2 3 }
	Port: att_9 | {2 3 }
	Port: att_8 | {2 3 }
	Port: att_7 | {2 3 }
	Port: att_6 | {2 3 }
	Port: att_5 | {2 3 }
	Port: att_4 | {2 3 }
	Port: att_3 | {2 3 }
	Port: att_2 | {2 3 }
	Port: att_1 | {2 3 }
	Port: att_0 | {2 3 }
	Port: att_11 | {2 3 }
 - Input state : 
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_10 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : p_read4 | {1 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_9 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_8 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_7 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_6 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_5 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_4 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_3 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_2 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_1 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_0 | {2 3 }
	Port: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS : att_11 | {2 3 }
  - Chain level:
	State 1
		store_ln110 : 1
	State 2
		add_ln110 : 1
		icmp_ln110 : 1
		br_ln110 : 2
		switch_ln112 : 1
	State 3
		rend451 : 1
		rend467 : 1
		rend465 : 1
		rend463 : 1
		rend461 : 1
		rend459 : 1
		rend457 : 1
		rend455 : 1
		rend453 : 1
		rend449 : 1
		rend447 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_kernel_softmax_fu_104 |    2    |    3    |  3.746  |   1114  |   1512  |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|    add   |      add_ln110_fu_130     |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |     icmp_ln110_fu_136     |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|   read   |     p_read_read_fu_98     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|  switch  |    switch_ln112_fu_142    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                           |    2    |    3    |  3.746  |   1114  |   1520  |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add_ln110_reg_188|    4   |
|   h_1_reg_184   |    4   |
|    h_reg_172    |    4   |
|  p_read_reg_179 |   32   |
+-----------------+--------+
|      Total      |   44   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------||---------|
| grp_kernel_softmax_fu_104 |  p1  |  12  |  32  |   384  ||    0    ||   160   |
|---------------------------|------|------|------|--------||---------||---------||---------|
|           Total           |      |      |      |   384  ||   0.79  ||    0    ||   160   |
|---------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |    3   |    3   |  1114  |  1520  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    0   |   160  |    -   |
|  Register |    -   |    -   |    -   |   44   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    4   |  1158  |  1680  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
