[06/12 19:12:03      0s] 
[06/12 19:12:03      0s] Cadence Innovus(TM) Implementation System.
[06/12 19:12:03      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/12 19:12:03      0s] 
[06/12 19:12:03      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/12 19:12:03      0s] Options:	
[06/12 19:12:03      0s] Date:		Wed Jun 12 19:12:03 2019
[06/12 19:12:03      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*8cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[06/12 19:12:03      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[06/12 19:12:03      0s] 
[06/12 19:12:03      0s] License:
[06/12 19:12:03      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/12 19:12:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/12 19:12:25     20s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/12 19:12:25     20s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/12 19:12:25     20s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/12 19:12:25     20s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/12 19:12:25     20s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/12 19:12:25     20s] @(#)CDS: CPE v17.11-s095
[06/12 19:12:25     20s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/12 19:12:25     20s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/12 19:12:25     20s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/12 19:12:25     20s] @(#)CDS: RCDB 11.10
[06/12 19:12:25     20s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*8cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[06/12 19:12:25     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac.

[06/12 19:12:25     20s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[06/12 19:12:27     21s] 
[06/12 19:12:27     21s] **INFO:  MMMC transition support version v31-84 
[06/12 19:12:27     21s] 
[06/12 19:12:27     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/12 19:12:27     21s] <CMD> suppressMessage ENCEXT-2799
[06/12 19:12:27     22s] <CMD> getDrawView
[06/12 19:12:27     22s] <CMD> loadWorkspace -name Physical
[06/12 19:12:28     22s] <CMD> win
[06/12 19:13:14     30s] <CMD> set ::DelayCal::PersistentAaeDataExist 1
[06/12 19:13:14     30s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/12 19:13:14     30s] <CMD> set conf_ioOri R0
[06/12 19:13:14     30s] <CMD> set conf_row_height 1.4
[06/12 19:13:14     30s] <CMD> set dbRestoreDbVersion 17.11-s080_1
[06/12 19:13:14     30s] <CMD> set dbgSavedDesignHasNewPreserves 1
[06/12 19:13:14     30s] <CMD> set dcgHonorSignalNetNDR 1
[06/12 19:13:14     30s] <CMD> set defHierChar /
[06/12 19:13:14     30s] Set Default Input Pin Transition as 0.1 ps.
[06/12 19:13:14     30s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/12 19:13:14     30s] <CMD> set distributed_client_message_echo 1
[06/12 19:13:14     30s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/12 19:13:14     30s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[06/12 19:13:14     30s] <CMD> set edi_pe::pegEnablePreRouteDelayedExtraction 0
[06/12 19:13:14     30s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/12 19:13:14     30s] <CMD> set floorplan_default_site FreePDK45_38x28_10R_NP_162NW_34O
[06/12 19:13:14     30s] <CMD> set fpIsMaxIoHeight 0
[06/12 19:13:14     30s] <CMD> set fp_core_height 61.6
[06/12 19:13:14     30s] <CMD> set fp_core_to_bottom 5.04
[06/12 19:13:14     30s] <CMD> set fp_core_to_left 5.13
[06/12 19:13:14     30s] <CMD> set fp_core_to_right 5.13
[06/12 19:13:14     30s] <CMD> set fp_core_to_top 5.04
[06/12 19:13:14     30s] <CMD> set fp_core_width 65.55
[06/12 19:13:14     30s] <CMD> set gpsPrivate::oigCGFixOutOfCoreChannels 1
[06/12 19:13:14     30s] <CMD> set gpsPrivate::oigPBAwareTopoMode 23
[06/12 19:13:14     30s] <CMD> set gpsPrivate::oigTopoBCMode 0
[06/12 19:13:14     30s] <CMD> set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[06/12 19:13:14     30s] <CMD> set gpsPrivate::oigUseNewMaxBufDistAPI 1
[06/12 19:13:14     30s] <CMD> set ilmFlattenSetting 1
[06/12 19:13:14     30s] <CMD> set init_gnd_net gnd
[06/12 19:13:14     30s] <CMD> set init_lef_file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/lef/NangateOpenCellLibrary.lef
[06/12 19:13:14     30s] <CMD> set init_mmmc_file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/viewDefinition.tcl
[06/12 19:13:14     30s] <CMD> set init_oa_search_lib {}
[06/12 19:13:14     30s] <CMD> set init_pwr_net vdd
[06/12 19:13:14     30s] <CMD> set init_verilog /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.v.bin
[06/12 19:13:14     30s] <CMD> set latch_time_borrow_mode max_borrow
[06/12 19:13:14     30s] <CMD> set pegDefaultResScaleFactor 1
[06/12 19:13:14     30s] <CMD> set pegDetailResScaleFactor 1
[06/12 19:13:14     30s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/12 19:13:14     30s] <CMD> set soft_stack_size_limit 96
[06/12 19:13:14     30s] <CMD> set spgLimitedSearchRadius 1
[06/12 19:13:14     30s] <CMD> set trgGlbOverflowPctV 0.408081
[06/12 19:13:14     30s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[06/12 19:13:14     30s] <CMD> set_global lib_build_asynch_de_assert_arc "true"
[06/12 19:13:14     30s] <CMD> set_global report_precision "3"
[06/12 19:13:14     30s] <CMD> set_global timing_collection_result_display_limit "100"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_efficient_collection_handling "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_slack_on_timing_point "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_si_debug "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_inferred_clock_gating_end_point_backward_compatible_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_arrival_window_property_backward_compatible_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_path_collection_ignore_unsupported_argument "true"
[06/12 19:13:14     30s] <CMD> set_global timing_allow_input_delay_on_clock_source "false"
[06/12 19:13:14     30s] <CMD> set_global timing_apply_default_primary_input_assertion "true"
[06/12 19:13:14     30s] <CMD> set_global timing_build_all_hierarchical_pins "false"
[06/12 19:13:14     30s] <CMD> set_global timing_case_analysis_for_sequential_propagation "false"
[06/12 19:13:14     30s] <CMD> set_global timing_case_analysis_for_icg_propagation "false"
[06/12 19:13:14     30s] <CMD> set_global timing_clock_phase_propagation "both"
[06/12 19:13:14     30s] <CMD> set_global timing_cppr_threshold_ps "20"
[06/12 19:13:14     30s] <CMD> set_global timing_pba_exhaustive_path_nworst_limit "10000"
[06/12 19:13:14     30s] <CMD> set_global timing_cppr_transition_sense "normal"
[06/12 19:13:14     30s] <CMD> set_global timing_collection_all_fanin_fanout_traversal_mode "flat"
[06/12 19:13:14     30s] <CMD> set_global timing_cppr_self_loop_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_cppr_remove_clock_to_data_crp "false"
[06/12 19:13:14     30s] <CMD> set_global timing_cppr_skip_clock_reconvergence "false"
[06/12 19:13:14     30s] <CMD> set_global timing_default_opcond_per_lib "true"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_bus_contention_check "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_clockperiod_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_floating_bus_check "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_inferred_clock_gating_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_tristate_clock_gating "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_efficient_inter_power_domain_analysis "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_internal_inout_cell_paths "true"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_internal_inout_net_arcs "true"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_lib_pulsewidth_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_library_data_to_data_checks "true"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_nochange_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_recovery_removal_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_set_case_analysis "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_skew_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_test_signal_arc "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_tristate_disable_arcs "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_user_data_to_data_checks "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_default_delay_arc "true"
[06/12 19:13:14     30s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/12 19:13:14     30s] <CMD> set_global timing_enable_power_ground_constants "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_case_analysis_conflict_warning "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_preset_clear_arcs "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_si_cppr "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_uncertainty_for_pulsewidth_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_ignore_missing_check_arcs "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_write_effective_capacitance "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_improved_waveform_cache "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_write_asymmetric_lvf "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_slew_propagation_mode "worst_slew"
[06/12 19:13:14     30s] <CMD> set_global timing_io_use_clock_network_latency "ideal"
[06/12 19:13:14     30s] <CMD> set_global timing_path_groups_for_clocks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_reduce_multi_drive_net_arcs "true"
[06/12 19:13:14     30s] <CMD> set_global timing_reduce_multi_drive_net_arcs_threshold "10000"
[06/12 19:13:14     30s] <CMD> set_global timing_remove_clock_reconvergence_pessimism "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_timing_window_pessimism_removal "false"
[06/12 19:13:14     30s] <CMD> set_global timing_self_loop_paths_no_skew "false"
[06/12 19:13:14     30s] <CMD> set_global timing_self_loop_paths_no_skew_max_depth "10"
[06/12 19:13:14     30s] <CMD> set_global timing_pba_coverage_mode_depth_limit "10"
[06/12 19:13:14     30s] <CMD> set_global _timing_max_char_pin_name_limit_write_sdc "2000000"
[06/12 19:13:14     30s] <CMD> set_global timing_self_loop_paths_no_skew_max_slack "0"
[06/12 19:13:14     30s] <CMD> set_global timing_set_scaling_for_negative_checks "default"
[06/12 19:13:14     30s] <CMD> set_global timing_set_scaling_for_negative_delays "default"
[06/12 19:13:14     30s] <CMD> set_global timing_use_latch_time_borrow "true"
[06/12 19:13:14     30s] <CMD> set_global write_global_slack_worst_trigger_path_on_clocks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_non_sequential_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_clock_gating_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_data_through_clock_gating "true"
[06/12 19:13:14     30s] <CMD> set_global aocv_chip_size "1e+30"
[06/12 19:13:14     30s] <CMD> set_global aocv_core_size "1e+30"
[06/12 19:13:14     30s] <CMD> set_global timing_dynamic_loop_breaking "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_mmmc_loop_handling "true"
[06/12 19:13:14     30s] <CMD> set_global timing_propagate_latch_data_uncertainty "false"
[06/12 19:13:14     30s] <CMD> set_global timing_allow_useful_skew_latency_per_view "false"
[06/12 19:13:14     30s] <CMD> set_global timing_suppress_ilm_constraint_mismatches "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_report_header_info "false"
[06/12 19:13:14     30s] <CMD> set_global timing_hier_object_name_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_max_gclock_latency_loops "2"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_new_path_exception_overwriting "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_simultaneous_setup_hold_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_null_collection_return_compatibility "false"
[06/12 19:13:14     30s] <CMD> set_global timing_collection_support_downgrade "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_get_object_escaped_name_backward_compatible "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_use_worst_parallel_cell_arc "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_generated_clock_info "true"
[06/12 19:13:14     30s] <CMD> set_global timing_warn_precision_setting_masks_violation "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_group_based_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_filter_user_paths_from_group "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_worst_interclock_skew "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_markers "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_efficiency_improvements "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_mt_reporting_cmd_global "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_bidi_output_timing_checks "true"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_timing_model_latch_inferencing "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_multifrequency_latch_analysis "false"
[06/12 19:13:14     30s] <CMD> set_global timing_ignore_lumped_rc_assertions "false"
[06/12 19:13:14     30s] <CMD> set_global timing_library_genclk_use_group_name "false"
[06/12 19:13:14     30s] <CMD> set_global timing_library_zero_negative_timing_check_arcs "false"
[06/12 19:13:14     30s] <CMD> set_global timing_prefix_module_name_with_library_genclk "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_minmax_delay_segmentation "true"
[06/12 19:13:14     30s] <CMD> set_global timing_twf_include_clock_groups "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_constraint_use_report_timing_format "false"
[06/12 19:13:14     30s] <CMD> set_global timing_defer_mmmc_object_updates "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_genclk_edge_based_source_latency "true"
[06/12 19:13:14     30s] <CMD> set_global timing_set_clock_source_to_output_as_data "false"
[06/12 19:13:14     30s] <CMD> set_global latch_time_borrow_mode "max_borrow"
[06/12 19:13:14     30s] <CMD> set_global timing_use_latch_early_launch_edge "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_timing_header_detail_info "default"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_recompute_noise "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_recompute_use_incr_slew "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_warning_on_partially_search_failure "true"
[06/12 19:13:14     30s] <CMD> set_global timing_get_of_objects_hier_compatibility "false"
[06/12 19:13:14     30s] <CMD> set_global timing_suppress_escape_characters "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_pessimistic_cppr_for_reconvergent_clock_paths "false"
[06/12 19:13:14     30s] <CMD> set_global timing_multifrequency_clock_rounding_factor "1e-05"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_clock_path_derate "0"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_drv_reports_on_constant_nets "false"
[06/12 19:13:14     30s] <CMD> set_global timing_use_incremental_si_transition "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_all_fanin_fanout_levels_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_clock_source_use_driving_cell "true"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_netlist_constants "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_unconstrained_paths "false"
[06/12 19:13:14     30s] <CMD> set_global timing_resolve_driver_conflicts "aggressive"
[06/12 19:13:14     30s] <CMD> set_global timing_write_sdf_no_escape_backslash_control "false"
[06/12 19:13:14     30s] <CMD> set_global timing_apply_exceptions_to_data_check_related_pin "false"
[06/12 19:13:14     30s] <CMD> set_global timing_sdf_adjust_negative_setuphold "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_library_tiehi_tielo "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_uncertainty_for_clock_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_create_clock_default_propagated "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_retime_clock_path_slew_propagation "true"
[06/12 19:13:14     30s] <CMD> set_global timing_ssta_generate_sta_timing_report_format "false"
[06/12 19:13:14     30s] <CMD> set_global timing_ipd_derate_flow_use_path_segment_delay_difference "false"
[06/12 19:13:14     30s] <CMD> set_global timing_driving_cell_override_library "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_use_min_max_clock_slew_for_check "true"
[06/12 19:13:14     30s] <CMD> set_global timing_ssta_enable_nsigma_enumeration "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_compatibility_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_backward_compatible_report_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_efficient_reporting "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_efficient_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_multithreading "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_get_property_alias_access "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_efficient_clock_for_write_sdc "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_report_enable_efficient_mt_voltage_column "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_disable_report_timing_rename_warning "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_property_keywords_with_filter_expression "true"
[06/12 19:13:14     30s] <CMD> set_global timing_multi_voltage_enable_user_ipd_assertion "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_property_case_value_support_rise_fall "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_write_exception_line_limit "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_efficient_pattern_match "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_multi_pass "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_aocv_mode "none"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_case_analysis_in_library "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_consider_design_level_drv "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_gating_as_nochange_arc "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_improved_characterization_point_selection "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_enable_cppr "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_clock_style_backward_compatible "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_include_latency_and_uncertainty "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_include_applied_load_in_characterization_range "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_include_applied_slew_in_characterization_range "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_rise_fall_cap_range "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_internal_power_ground_rails "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_disable_cycle_adjustment "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_mcp_through_internal_pin "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_si_aware "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_d2d_check_as_non_seq_check "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_enable_waveform_propagation "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_disable_3d_arcs "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_enable_ndw_writing "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_write_waveforms "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_enable_concurrent_extraction "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_enable_spatial_derate_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_enable_parallel_arc_reduction "true"
[06/12 19:13:14     30s] <CMD> set_global timing_generated_clocks_inherit_ideal_latency "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_timing_window_pessimism_removal "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_multi_drive_net_reduction_with_assertions "none"
[06/12 19:13:14     30s] <CMD> set_global timing_ssta_report_endpoint_description "false"
[06/12 19:13:14     30s] <CMD> set_global locv_inter_clock_use_worst_derate "false"
[06/12 19:13:14     30s] <CMD> set_global locv_stage_count_with_IO "true"
[06/12 19:13:14     30s] <CMD> set_global timing_aocv_analysis_mode "launch_capture"
[06/12 19:13:14     30s] <CMD> set_global timing_apply_check_derate_to_external_output_delay "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_sdf_retain_arc_merging "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_clock_phase_based_rise_fall_derating "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_derating_for_pulsewidth_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_collection_variable_assignment_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_property_is_clock_gating_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_backward_compatible_auto_validation "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_multi_threaded_reporting "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_sdc_compatible_data_check_mcp "false"
[06/12 19:13:14     30s] <CMD> set_global timing_continue_on_mmmc_creation_error "false"
[06/12 19:13:14     30s] <CMD> set_global timing_aocv_stage_count_recalculate_on_timing_reset "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_backward_compatible_input_output_delay "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_backward_compatible_max_paths_reporting "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_apply_annotation_value "0"
[06/12 19:13:14     30s] <CMD> set_global _timing_enable_backward_compatible_latch_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_retimed_paths_limit "0"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_ssta_clock_only "false"
[06/12 19:13:14     30s] <CMD> set_global timing_library_infer_cap_range_from_ccs_receiver_model "false"
[06/12 19:13:14     30s] <CMD> set_global timing_library_ccs_receiver_weight_K "1"
[06/12 19:13:14     30s] <CMD> set_global timing_read_library_without_sensitivity "false"
[06/12 19:13:14     30s] <CMD> set_global timing_read_library_without_ecsm "false"
[06/12 19:13:14     30s] <CMD> set_global timing_consider_false_path_in_timing_window "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_physical_branch_point "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_aocv_slack_based "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_transition_sense_based_branch_point "true"
[06/12 19:13:14     30s] <CMD> set_global timing_derate_aocv_reference_point "1"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_efficient_property_writing_in_sdc "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_logging "false"
[06/12 19:13:14     30s] <CMD> set_global timing_property_correct_binding_mechanism "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_disable_min_max_input_delay_worst_casing "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_efficient_block_write_sdc "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_efficient_get_collection "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_lib_cell_support_for_driving_cell "false"
[06/12 19:13:14     30s] <CMD> set_global timing_derate_ocv_reference_point "1"
[06/12 19:13:14     30s] <CMD> set_global timing_all_registers_include_icg_cells "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_tcl_lists_with_collections "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_smart_ilm_constraint_messages "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_max_path_limit_crossed "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_ideal_clock_latency_arc "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_efficient_get_objects "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_efficient_non_regexp_token_based_search "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_efficient_non_regexp_token_based_filter "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_efficient_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_stage_evaluation_high_fanout_net_compatibility "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_output_as_clock_port "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_aocv_accurate_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_tw_propagation_for_non_si_views "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_rc_mode_constraints_reader "false"
[06/12 19:13:14     30s] <CMD> set_global timing_derate_aocv_dynamic_delays "true"
[06/12 19:13:14     30s] <CMD> set_global timing_aocv_derate_mode "aocv_multiplicative"
[06/12 19:13:14     30s] <CMD> set_global timing_spatial_derate_distance_mode "bounding_box"
[06/12 19:13:14     30s] <CMD> set_global timing_spatial_derate_chip_size "1e+30"
[06/12 19:13:14     30s] <CMD> set_global timing_socv_sigma_spatial_multiplier "1"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_efficient_timing_update "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_efficient_pins_filter_collection "true"
[06/12 19:13:14     30s] <CMD> set_global timing_derate_dynamic_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_report_invalid_begin_end_points "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_detailed_report_invalid_begin_end_points "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_skip_path_exception_ordering "false"
[06/12 19:13:14     30s] <CMD> set_global timing_collection_preserve_db_collection "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_efficient_all_register_flow "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_setspace_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_parallel_arcs "true"
[06/12 19:13:14     30s] <CMD> set_global timing_continue_on_error "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_get_objects_nocase_without_regexp "true"
[06/12 19:13:14     30s] <CMD> set_global timing_skip_clock_mesh_cppr_common_point "false"
[06/12 19:13:14     30s] <CMD> set_global timing_skip_non_sdc_commands_from_sdc_file "false"
[06/12 19:13:14     30s] <CMD> set_global timing_property_exclude_clock_edge_adjustment_in_arrival "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_mt_get_pins_filter "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_mt_get_nets "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_report_constraint_use_default_frequency_for_zero_activity "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_report_constraint_efficient_timing_update "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_drv_limit_override "false"
[06/12 19:13:14     30s] <CMD> set_global timing_check_timing_report_all_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_inter_power_domain_generate_configurations "true"
[06/12 19:13:14     30s] <CMD> set_global timing_inter_power_domain_write_crossing_combinations "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_only_simultaneous_transparent_latches "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_drv_per_frequency "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_backward_compatible_elrf_assertion_flow "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_skip_compression_for_differential_exceptions "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_improved_path_resetting_flow "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_max_transition_check_using_nsigma_slew "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_support_drive_cell_set_load_on_black_box_pins "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_reset_net_frequency_with_reset_timing "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_efficient_path_exception_resetting "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_efficient_threading_mode_for_get_objects "0"
[06/12 19:13:14     30s] <CMD> set_global timing_socv_statistical_min_max_mode "mean_and_three_sigma_bounded"
[06/12 19:13:14     30s] <CMD> set_global _timing_enable_backward_compatible_socv_parallel_arcs "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_enable_backward_compatible_socv_separate_sensitivities "false"
[06/12 19:13:14     30s] <CMD> set_global timing_set_nsigma_multiplier "3"
[06/12 19:13:14     30s] <CMD> set_global timing_socv_analysis_nsigma_multiplier "3"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_cppr_random_adjustment "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_get_ports_for_current_instance "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_verbose_ssta_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_socv_summary_mean_sigma "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_efficient_lib_pin "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_timing_derate_mode "true"
[06/12 19:13:14     30s] <CMD> set_global write_global_slack_report_time_unit_backward_compatible_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_get_objects_regexp_compatibility "false"
[06/12 19:13:14     30s] <CMD> set_global timing_aocv_use_cell_depth_for_net "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_minmax_delay_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_early_late_data_slews_for_setuphold_mode_checks "false"
[06/12 19:13:14     30s] <CMD> set_global timing_property_defined_clocks_compatibility_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_delay_constraint_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_path_delay_to_unconstrained_endpoints_compatibility "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_spatial_derate_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_spatial_derate_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_clock2clock_clockgating_check "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_auto_column_width "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_clock_unrolling "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_simultaneous_switching_derate "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_genclk_combinational_blocking "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_skip_reconvergent_clock_path "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_latch_thru_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_cppr_propagate_thru_latches "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_path_adjust_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_constraint_development_mode "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_enable_backward_compatible_aocv_slack_based_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_case_analysis_precedence_backward_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_case_analysis_propagation "true"
[06/12 19:13:14     30s] <CMD> set_global timing_latch_disabled_arc_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_abstracted_model_flow_filter_zero_sdf "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_latch_setup_paths "true"
[06/12 19:13:14     30s] <CMD> set_global timing_aocv_enable_slack_based_efficient_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_backward_compatible_timing_derate_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_aocv_backward_compatible_slack_based_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_aocv_efficient_accurate_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_socv_preserve_variation_with_annotations "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_latch_borrow_mode_for_si_snalysis "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_exhaustive_validation_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_skew_in_reports "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_hierarchical_get_nets_support "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_clock2clock_path_exception_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_pulsed_latch "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_novus_header "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_validate_unconstrained_paths "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_new_efficient_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_efficient_session_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_continue_on_global_eol_error "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_report_get_arcs_use_default_syntech_arc "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_latency_through_clock_gating "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_clock_gating_backward_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_use_clock_pin_attribute_for_clock_net_marking "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_append_to_collection_compatibility_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_retime_formatting_mode "manual"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_cppr_branch_pin_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_backward_compatible_number_alignment "true"
[06/12 19:13:14     30s] <CMD> set_global novus_get_property_error_suppress_rise_fall "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_backward_compatible_cppr_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_clock_object_in_from_to "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_flag_field_symbols "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_efficient_unconstrained_report_timing "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_mvdd_multithreading "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_efficient_mvdd_flow "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_mvdd_flow "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_nsigma_multiplier "true"
[06/12 19:13:14     30s] <CMD> set_global timing_socv_view_based_nsigma_multiplier_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_separate_device_slew_effect_sensitivities "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_constraint_extended_cell_em_flow "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_group_path_resetting "false"
[06/12 19:13:14     30s] <CMD> set_global auto_wire_load_selection "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_constraint_format_compatibility "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_constraint_enable_drv_on_ideal_network "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_path_exceptions_from_to_precedence "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_constraint_enable_extended_drv_format "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_search_path "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_drv_per_frequency_per_input_slew "false"
[06/12 19:13:14     30s] <CMD> set_global timing_property_build_hier_pin "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_path_exception_to_pin_compatibility "false"
[06/12 19:13:14     30s] <CMD> set_global timing_coverage_mode_acceptable_worst_slack_threshold_ps "-1"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_data_to_data_check_retiming "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_multi_dimensional_filter "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_unique_pins_multiple_capture_clock_paths "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_exhaustive_enable_design_coverage "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_exhaustive_max_paths_limit "20000000"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_exhaustive_depth_bounded_by_gba "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_get_objects_bus_name_compatibility "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_efficient_exhaustive_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_aocv_efficient_exhaustive_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_socv_rc_variation_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_disable_clock_gating_merged_constraint "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_exhaustive_enable_violation_only_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_mt_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_write_sdc_dump_compressed_timing_derate "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_write_sdc_dump_compressed_max_transition "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_automated_path_peeling "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_ipd_paths_only "false"
[06/12 19:13:14     30s] <CMD> set_global timing_multi_voltage_enable_capture_clock_ipd_path "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_ipd_post_cppr_point "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_write_sdc_dump_compressed_max_capacitance "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_aocv_efficient_distance_derate "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_efficient_adaptive_eco_db "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_efficient_adaptive_eco_db_threshold "20"
[06/12 19:13:14     30s] <CMD> set_global _timing_socv_enable_backward_compatible_mode "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_socv_enable_backward_compatible_accurate_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_socv_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_socv_enable_backward_compatible_analysis_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_efficient_clock_path_pba "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_memory_efficiency_level "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_lru_clear_level_for_pba_cache "4"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_maximum_time_limit "0"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_coverage_enable_incr_depth_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_property_return_null_collection_with_quiet "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_disable_message_limit "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_separate_data_to_data_arcs "false"
[06/12 19:13:14     30s] <CMD> set_global timing_all_registers_identify_macros_using_is_macro_cell "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_exhaustive_mode_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_max_path_nworst_limit_warning "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_multi_pass_socv "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_property_transition_assertion_lib_compatibilty "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_reset_path_exception_backward_compatible_flow "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_use_valid_start_end_points "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_backward_compatible_inexistent_clock_in_group_behavior "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_socv_multi_dimensional_filter "false"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_backward_compatible_max_delay_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_backward_compatible_tw_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraints_enable_efficient_constraint_timing_update "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_enable_property_mapper_priority "false"
[06/12 19:13:14     30s] <CMD> set_global _timing_constraint_efficient_path_exception_ordering "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_backward_compatible_pin_load_lookup "true"
[06/12 19:13:14     30s] <CMD> set_global timing_disable_backward_compatible_timing_reset_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_new_latch_thru_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_net_backward_compatible_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_efficient_exhaustive_mode_writing "false"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_pin_sequence_support "false"
[06/12 19:13:14     30s] <CMD> set_global timing_use_correct_el_for_latch_early_launch_path "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_required_time_pessimism_removal "true"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_efficient_cone_marking "false"
[06/12 19:13:14     30s] <CMD> set_global timing_report_backward_compatible_early_launch_latch_mode "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_coverage_return_incremental_path_collection "true"
[06/12 19:13:14     30s] <CMD> set_global timing_inter_power_domain_always_report_clock_style_paths "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_coverage_assert_last_pba_slack "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_coverage_enable_auto_incr_depth_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_retimed_source_insertion_delay "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_report_launch_clock_path "true"
[06/12 19:13:14     30s] <CMD> set_global timing_constraint_enable_transition_for_block_scope "false"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_check_arcs_as_lvf "true"
[06/12 19:13:14     30s] <CMD> set_global timing_extract_model_generated_clock_pin_name_compatibility "true"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_reset_gba_input_slew_sigma "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_is_memory_cell_library_attribute "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_coverage_enable_user_slack_credit "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_new_max_borrow_mode "false"
[06/12 19:13:14     30s] <CMD> set_global timing_enable_efficient_get_pins_filter_mode "0"
[06/12 19:13:14     30s] <CMD> set_global timing_report_enable_verbose_ssta_mode_for_skewness "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_exhaustive_coverage_analysis "false"
[06/12 19:13:14     30s] <CMD> set_global timing_path_based_enable_new_socv_efficient_mode "false"
[06/12 19:13:14     30s] <CMD> set_global _allow_line_number_display_for_error_warn_messages "true"
[06/12 19:13:14     30s] <CMD> set_global _scale_capacitance_to_1ff "true"
[06/12 19:13:14     30s] <CMD> set_global _scale_time_to_100fs "true"
[06/12 19:13:14     30s] <CMD> set_global _scale_leakage_power_to_1pw "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_combine_tlf_non_unate_arcs "true"
[06/12 19:13:14     30s] <CMD> set_global _timing_library_switch_on_undeclared_arcs_function "false"
[06/12 19:13:14     30s] <CMD> set_global _map_2007_03_low_power_to_2004_06 "true"
[06/12 19:13:19     31s] <CMD> init_design
[06/12 19:13:19     31s] #% Begin Load MMMC data ... (date=06/12 19:13:19, mem=417.5M)
[06/12 19:13:19     31s] #% End Load MMMC data ... (date=06/12 19:13:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=417.6M, current mem=417.6M)
[06/12 19:13:19     31s] 
[06/12 19:13:19     31s] Loading LEF file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/lef/NangateOpenCellLibrary.lef ...
[06/12 19:13:19     31s] Set DBUPerIGU to M2 pitch 380.
[06/12 19:13:19     31s] 
[06/12 19:13:19     31s] viaInitial starts at Wed Jun 12 19:13:19 2019
viaInitial ends at Wed Jun 12 19:13:19 2019
Loading view definition file from /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/viewDefinition.tcl
[06/12 19:13:19     31s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/12 19:13:19     32s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/12 19:13:21     33s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/12 19:13:21     33s] *** End library_loading (cpu=0.03min, real=0.03min, mem=19.2M, fe_cpu=0.57min, fe_real=1.30min, fe_mem=532.0M) ***
[06/12 19:13:21     33s] #% Begin Load netlist data ... (date=06/12 19:13:21, mem=513.0M)
[06/12 19:13:21     33s] *** Begin netlist parsing (mem=532.0M) ***
[06/12 19:13:21     33s] Created 134 new cells from 1 timing libraries.
[06/12 19:13:21     33s] Reading netlist ...
[06/12 19:13:21     33s] Backslashed names will retain backslash and a trailing blank character.
[06/12 19:13:21     33s] Reading verilogBinary netlist '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.v.bin'
[06/12 19:13:21     33s] Reading binary database version 1
[06/12 19:13:21     33s] 
[06/12 19:13:21     33s] *** Memory Usage v#1 (Current mem = 538.980M, initial mem = 179.684M) ***
[06/12 19:13:21     33s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=539.0M) ***
[06/12 19:13:21     34s] #% End Load netlist data ... (date=06/12 19:13:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=513.0M, current mem=441.3M)
[06/12 19:13:21     34s] Top level cell is SUM.
[06/12 19:13:22     34s] Hooked 134 DB cells to tlib cells.
[06/12 19:13:22     34s] Starting recursive module instantiation check.
[06/12 19:13:22     34s] No recursion found.
[06/12 19:13:22     34s] Building hierarchical netlist for Cell SUM ...
[06/12 19:13:22     34s] *** Netlist is unique.
[06/12 19:13:22     34s] ** info: there are 264 modules.
[06/12 19:13:22     34s] ** info: there are 1345 stdCell insts.
[06/12 19:13:22     34s] 
[06/12 19:13:22     34s] *** Memory Usage v#1 (Current mem = 563.652M, initial mem = 179.684M) ***
[06/12 19:13:22     34s] *info: set bottom ioPad orient R0
[06/12 19:13:22     34s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/12 19:13:22     34s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/12 19:13:22     34s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/12 19:13:22     34s] Set Default Net Delay as 1000 ps.
[06/12 19:13:22     34s] Set Default Net Load as 0.5 pF. 
[06/12 19:13:22     34s] Set Default Input Pin Transition as 0.1 ps.
[06/12 19:13:22     34s] Extraction setup Started 
[06/12 19:13:22     34s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/12 19:13:22     34s] Reading Capacitance Table File /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[06/12 19:13:22     34s] Cap table was created using Encounter 08.10-p004_1.
[06/12 19:13:22     34s] Process name: master_techFreePDK45.
[06/12 19:13:22     34s] Importing multi-corner RC tables ... 
[06/12 19:13:22     34s] Summary of Active RC-Corners : 
[06/12 19:13:22     34s]  
[06/12 19:13:22     34s]  Analysis View: default
[06/12 19:13:22     34s]     RC-Corner Name        : standard
[06/12 19:13:22     34s]     RC-Corner Index       : 0
[06/12 19:13:22     34s]     RC-Corner Temperature : 300 Celsius
[06/12 19:13:22     34s]     RC-Corner Cap Table   : '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[06/12 19:13:22     34s]     RC-Corner PreRoute Res Factor         : 1
[06/12 19:13:22     34s]     RC-Corner PreRoute Cap Factor         : 1
[06/12 19:13:22     34s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/12 19:13:22     34s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/12 19:13:22     34s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/12 19:13:22     34s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/12 19:13:22     34s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/12 19:13:22     34s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/12 19:13:22     34s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/12 19:13:22     34s] *Info: initialize multi-corner CTS.
[06/12 19:13:22     34s] Reading timing constraints file '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/SUM.sdc' ...
[06/12 19:13:22     34s] Current (total cpu=0:00:35.0, real=0:01:19, peak res=573.2M, current mem=573.2M)
[06/12 19:13:22     35s] INFO (CTE): Constraints read successfully.
[06/12 19:13:22     35s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=581.6M, current mem=581.6M)
[06/12 19:13:22     35s] Current (total cpu=0:00:35.1, real=0:01:19, peak res=581.6M, current mem=581.6M)
[06/12 19:13:22     35s] Creating Cell Server ...(0, 1, 1, 1)
[06/12 19:13:22     35s] Summary for sequential cells identification: 
[06/12 19:13:22     35s]   Identified SBFF number: 16
[06/12 19:13:22     35s]   Identified MBFF number: 0
[06/12 19:13:22     35s]   Identified SB Latch number: 0
[06/12 19:13:22     35s]   Identified MB Latch number: 0
[06/12 19:13:22     35s]   Not identified SBFF number: 0
[06/12 19:13:22     35s]   Not identified MBFF number: 0
[06/12 19:13:22     35s]   Not identified SB Latch number: 0
[06/12 19:13:22     35s]   Not identified MB Latch number: 0
[06/12 19:13:22     35s]   Number of sequential cells which are not FFs: 13
[06/12 19:13:22     35s] Total number of combinational cells: 99
[06/12 19:13:22     35s] Total number of sequential cells: 29
[06/12 19:13:22     35s] Total number of tristate cells: 6
[06/12 19:13:22     35s] Total number of level shifter cells: 0
[06/12 19:13:22     35s] Total number of power gating cells: 0
[06/12 19:13:22     35s] Total number of isolation cells: 0
[06/12 19:13:22     35s] Total number of power switch cells: 0
[06/12 19:13:22     35s] Total number of pulse generator cells: 0
[06/12 19:13:22     35s] Total number of always on buffers: 0
[06/12 19:13:22     35s] Total number of retention cells: 0
[06/12 19:13:22     35s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/12 19:13:22     35s] Total number of usable buffers: 9
[06/12 19:13:22     35s] List of unusable buffers:
[06/12 19:13:22     35s] Total number of unusable buffers: 0
[06/12 19:13:22     35s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/12 19:13:22     35s] Total number of usable inverters: 6
[06/12 19:13:22     35s] List of unusable inverters:
[06/12 19:13:22     35s] Total number of unusable inverters: 0
[06/12 19:13:22     35s] List of identified usable delay cells:
[06/12 19:13:22     35s] Total number of identified usable delay cells: 0
[06/12 19:13:22     35s] List of identified unusable delay cells:
[06/12 19:13:22     35s] Total number of identified unusable delay cells: 0
[06/12 19:13:22     35s] Creating Cell Server, finished. 
[06/12 19:13:22     35s] 
[06/12 19:13:22     35s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/12 19:13:22     35s] Deleting Cell Server ...
[06/12 19:13:22     35s] 
[06/12 19:13:22     35s] *** Summary of all messages that are not suppressed in this session:
[06/12 19:13:22     35s] Severity  ID               Count  Summary                                  
[06/12 19:13:22     35s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/12 19:13:22     35s] *** Message Summary: 20 warning(s), 0 error(s)
[06/12 19:13:22     35s] 
[06/12 19:14:59     50s] <CMD> restoreDesign /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat SUM
[06/12 19:14:59     51s] #% Begin load design ... (date=06/12 19:14:59, mem=732.9M)
[06/12 19:14:59     51s] Resetting process node dependent CCOpt properties.
[06/12 19:14:59     51s] Reset to color id 0 for maprca (RCA) and all their descendants.
[06/12 19:14:59     51s] Free PSO.
[06/12 19:14:59     51s] Reset cap table.
[06/12 19:14:59     51s] Cleaning up the current multi-corner RC extraction setup.
[06/12 19:14:59     51s] Resetting process node dependent CCOpt properties.
[06/12 19:14:59     51s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/12 19:14:59     51s] Set DBUPerIGU to 1000.
[06/12 19:14:59     51s] Set net toggle Scale Factor to 1.00
[06/12 19:14:59     51s] Set Shrink Factor to 1.00000
[06/12 19:14:59     51s] Set net toggle Scale Factor to 1.00
[06/12 19:14:59     51s] Set Shrink Factor to 1.00000
[06/12 19:14:59     51s] Set net toggle Scale Factor to 1.00
[06/12 19:14:59     51s] Set Shrink Factor to 1.00000
[06/12 19:14:59     51s] 
[06/12 19:14:59     51s] *** Memory Usage v#1 (Current mem = 765.824M, initial mem = 179.684M) ***
[06/12 19:14:59     51s] 
[06/12 19:14:59     51s] 
[06/12 19:14:59     51s] Info (SM2C): Status of key globals:
[06/12 19:14:59     51s] 	 MMMC-by-default flow     : 1
[06/12 19:14:59     51s] 	 Default MMMC objs envvar : 0
[06/12 19:14:59     51s] 	 Data portability         : 0
[06/12 19:14:59     51s] 	 MMMC PV Emulation        : 0
[06/12 19:14:59     51s] 	 MMMC debug               : 0
[06/12 19:14:59     51s] 	 Init_Design flow         : 1
[06/12 19:14:59     51s] 
[06/12 19:14:59     51s] 
[06/12 19:14:59     51s] 	 CTE SM2C global          : false
[06/12 19:14:59     51s] 	 Reporting view filter    : false
[06/12 19:14:59     51s] Set Default Input Pin Transition as 0.1 ps.
[06/12 19:15:00     51s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/12 19:15:00     52s] % Begin Load MMMC data ... (date=06/12 19:15:00, mem=745.9M)
[06/12 19:15:00     52s] % End Load MMMC data ... (date=06/12 19:15:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.9M, current mem=617.5M)
[06/12 19:15:00     52s] 
[06/12 19:15:00     52s] Loading LEF file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/lef/NangateOpenCellLibrary.lef ...
[06/12 19:15:00     52s] Set DBUPerIGU to M2 pitch 380.
[06/12 19:15:00     52s] 
[06/12 19:15:00     52s] viaInitial starts at Wed Jun 12 19:15:00 2019
viaInitial ends at Wed Jun 12 19:15:00 2019
Loading view definition file from /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/viewDefinition.tcl
[06/12 19:15:00     52s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[06/12 19:15:02     54s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/12 19:15:02     54s] *** End library_loading (cpu=0.04min, real=0.03min, mem=9.0M, fe_cpu=0.90min, fe_real=2.98min, fe_mem=777.9M) ***
[06/12 19:15:02     54s] % Begin Load netlist data ... (date=06/12 19:15:02, mem=609.2M)
[06/12 19:15:02     54s] *** Begin netlist parsing (mem=777.9M) ***
[06/12 19:15:02     54s] Created 134 new cells from 1 timing libraries.
[06/12 19:15:02     54s] Reading netlist ...
[06/12 19:15:02     54s] Backslashed names will retain backslash and a trailing blank character.
[06/12 19:15:02     54s] Reading verilogBinary netlist '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.v.bin'
[06/12 19:15:02     54s] Reading binary database version 1
[06/12 19:15:02     54s] 
[06/12 19:15:02     54s] *** Memory Usage v#1 (Current mem = 783.926M, initial mem = 179.684M) ***
[06/12 19:15:02     54s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=783.9M) ***
[06/12 19:15:02     54s] % End Load netlist data ... (date=06/12 19:15:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=611.9M, current mem=611.9M)
[06/12 19:15:02     54s] Top level cell is SUM.
[06/12 19:15:02     54s] Hooked 134 DB cells to tlib cells.
[06/12 19:15:02     54s] Starting recursive module instantiation check.
[06/12 19:15:02     54s] No recursion found.
[06/12 19:15:02     54s] Building hierarchical netlist for Cell SUM ...
[06/12 19:15:02     54s] *** Netlist is unique.
[06/12 19:15:02     54s] ** info: there are 264 modules.
[06/12 19:15:02     54s] ** info: there are 1345 stdCell insts.
[06/12 19:15:02     54s] 
[06/12 19:15:02     54s] *** Memory Usage v#1 (Current mem = 801.934M, initial mem = 179.684M) ***
[06/12 19:15:02     54s] *info: set bottom ioPad orient R0
[06/12 19:15:02     54s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/12 19:15:02     54s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/12 19:15:02     54s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/12 19:15:02     54s] Set Default Net Delay as 1000 ps.
[06/12 19:15:02     54s] Set Default Net Load as 0.5 pF. 
[06/12 19:15:02     54s] Set Default Input Pin Transition as 0.1 ps.
[06/12 19:15:02     54s] Loading preference file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/gui.pref.tcl ...
[06/12 19:15:03     54s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/12 19:15:03     54s] addRing command will ignore shorts while creating rings.
[06/12 19:15:03     54s] addRing command will disallow rings to go over rows.
[06/12 19:15:03     55s] addRing command will consider rows while creating rings.
[06/12 19:15:03     55s] The ring targets are set to core/block ring wires.
[06/12 19:15:03     55s] addStripe will allow jog to connect padcore ring and block ring.
[06/12 19:15:03     55s] Stripes will not extend to closest target.
[06/12 19:15:03     55s] When breaking rings, the power planner will consider the existence of blocks.
[06/12 19:15:03     55s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/12 19:15:03     55s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/12 19:15:03     55s] Stripes will not be created over regions without power planning wires.
[06/12 19:15:03     55s] Offset for stripe breaking is set to 0.
[06/12 19:15:03     55s] Stripes will stop at the boundary of the specified area.
[06/12 19:15:03     55s] AddStripe segment minimum length set to 1
[06/12 19:15:03     55s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/12 19:15:03     55s] **WARN: analysis view default not found, use default_view_setup
[06/12 19:15:03     55s] Extraction setup Started 
[06/12 19:15:03     55s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/12 19:15:03     55s] Reading Capacitance Table File /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[06/12 19:15:03     55s] Cap table was created using Encounter 08.10-p004_1.
[06/12 19:15:03     55s] Process name: master_techFreePDK45.
[06/12 19:15:03     55s] Importing multi-corner RC tables ... 
[06/12 19:15:03     55s] Summary of Active RC-Corners : 
[06/12 19:15:03     55s]  
[06/12 19:15:03     55s]  Analysis View: default
[06/12 19:15:03     55s]     RC-Corner Name        : standard
[06/12 19:15:03     55s]     RC-Corner Index       : 0
[06/12 19:15:03     55s]     RC-Corner Temperature : 300 Celsius
[06/12 19:15:03     55s]     RC-Corner Cap Table   : '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[06/12 19:15:03     55s]     RC-Corner PreRoute Res Factor         : 1
[06/12 19:15:03     55s]     RC-Corner PreRoute Cap Factor         : 1
[06/12 19:15:03     55s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/12 19:15:03     55s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/12 19:15:03     55s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/12 19:15:03     55s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/12 19:15:03     55s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/12 19:15:03     55s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/12 19:15:03     55s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/12 19:15:03     55s] *Info: initialize multi-corner CTS.
[06/12 19:15:03     55s] Reading timing constraints file '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/SUM.sdc' ...
[06/12 19:15:03     55s] Current (total cpu=0:00:55.5, real=0:03:00, peak res=745.9M, current mem=733.8M)
[06/12 19:15:03     55s] INFO (CTE): Constraints read successfully.
[06/12 19:15:03     55s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=735.3M, current mem=735.3M)
[06/12 19:15:03     55s] Current (total cpu=0:00:55.7, real=0:03:00, peak res=745.9M, current mem=735.3M)
[06/12 19:15:03     55s] Creating Cell Server ...(0, 1, 1, 1)
[06/12 19:15:03     55s] Summary for sequential cells identification: 
[06/12 19:15:03     55s]   Identified SBFF number: 16
[06/12 19:15:03     55s]   Identified MBFF number: 0
[06/12 19:15:03     55s]   Identified SB Latch number: 0
[06/12 19:15:03     55s]   Identified MB Latch number: 0
[06/12 19:15:03     55s]   Not identified SBFF number: 0
[06/12 19:15:03     55s]   Not identified MBFF number: 0
[06/12 19:15:03     55s]   Not identified SB Latch number: 0
[06/12 19:15:03     55s]   Not identified MB Latch number: 0
[06/12 19:15:03     55s]   Number of sequential cells which are not FFs: 13
[06/12 19:15:03     55s] Total number of combinational cells: 99
[06/12 19:15:03     55s] Total number of sequential cells: 29
[06/12 19:15:03     55s] Total number of tristate cells: 6
[06/12 19:15:03     55s] Total number of level shifter cells: 0
[06/12 19:15:03     55s] Total number of power gating cells: 0
[06/12 19:15:03     55s] Total number of isolation cells: 0
[06/12 19:15:03     55s] Total number of power switch cells: 0
[06/12 19:15:03     55s] Total number of pulse generator cells: 0
[06/12 19:15:03     55s] Total number of always on buffers: 0
[06/12 19:15:03     55s] Total number of retention cells: 0
[06/12 19:15:03     55s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/12 19:15:03     55s] Total number of usable buffers: 9
[06/12 19:15:03     55s] List of unusable buffers:
[06/12 19:15:03     55s] Total number of unusable buffers: 0
[06/12 19:15:03     55s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/12 19:15:03     55s] Total number of usable inverters: 6
[06/12 19:15:03     55s] List of unusable inverters:
[06/12 19:15:03     55s] Total number of unusable inverters: 0
[06/12 19:15:03     55s] List of identified usable delay cells:
[06/12 19:15:03     55s] Total number of identified usable delay cells: 0
[06/12 19:15:03     55s] List of identified unusable delay cells:
[06/12 19:15:03     55s] Total number of identified unusable delay cells: 0
[06/12 19:15:03     55s] Creating Cell Server, finished. 
[06/12 19:15:03     55s] 
[06/12 19:15:03     55s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/12 19:15:03     55s] Deleting Cell Server ...
[06/12 19:15:03     55s] % Begin Load floorplan data ... (date=06/12 19:15:03, mem=736.0M)
[06/12 19:15:03     55s] Reading floorplan file - /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.fp.gz (mem = 911.2M).
[06/12 19:15:03     55s] % Begin Load floorplan data ... (date=06/12 19:15:03, mem=736.1M)
[06/12 19:15:03     55s] *info: reset 1606 existing net BottomPreferredLayer and AvoidDetour
[06/12 19:15:03     55s] Deleting old partition specification.
[06/12 19:15:03     55s] Set FPlanBox to (0 0 151620 143360)
[06/12 19:15:03     55s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/12 19:15:03     55s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/12 19:15:03     55s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/12 19:15:03     55s]  ... processed partition successfully.
[06/12 19:15:03     55s] Reading binary special route file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.fp.spr.gz (Created by Innovus v17.11-s080_1 on Wed Jun 12 18:34:55 2019, version: 1)
[06/12 19:15:03     55s] Extracting standard cell pins and blockage ...... 
[06/12 19:15:03     55s] Pin and blockage extraction finished
[06/12 19:15:04     55s] % End Load floorplan data ... (date=06/12 19:15:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=737.8M, current mem=737.8M)
[06/12 19:15:04     55s] % End Load floorplan data ... (date=06/12 19:15:04, total cpu=0:00:00.1, real=0:00:01.0, peak res=737.8M, current mem=737.8M)
[06/12 19:15:04     55s] % Begin Load SymbolTable ... (date=06/12 19:15:04, mem=737.8M)
[06/12 19:15:04     55s] % End Load SymbolTable ... (date=06/12 19:15:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=738.1M, current mem=738.1M)
[06/12 19:15:04     55s] % Begin Load placement data ... (date=06/12 19:15:04, mem=738.1M)
[06/12 19:15:04     55s] Reading placement file - /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.place.gz.
[06/12 19:15:04     55s] ** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Wed Jun 12 18:34:56 2019, version# 1) ...
[06/12 19:15:04     56s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=911.2M) ***
[06/12 19:15:04     56s] Total net length = 2.750e+04 (1.490e+04 1.260e+04) (ext = 2.110e+04)
[06/12 19:15:04     56s] % End Load placement data ... (date=06/12 19:15:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=738.8M, current mem=738.8M)
[06/12 19:15:04     56s] % Begin Load routing data ... (date=06/12 19:15:04, mem=738.8M)
[06/12 19:15:04     56s] Reading routing file - /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.route.gz.
[06/12 19:15:04     56s] Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Wed Jun 12 18:34:56 2019 Format: 16.2) ...
[06/12 19:15:04     56s] Suppress "**WARN ..." messages.
[06/12 19:15:04     56s] routingBox: (0 0) (151620 143360)
[06/12 19:15:04     56s] coreBox:    (10260 10080) (141360 133280)
[06/12 19:15:04     56s] Un-suppress "**WARN ..." messages.
[06/12 19:15:04     56s] *** Total 1606 nets are successfully restored.
[06/12 19:15:04     56s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=911.2M) ***
[06/12 19:15:04     56s] % End Load routing data ... (date=06/12 19:15:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=746.1M, current mem=746.1M)
[06/12 19:15:04     56s] Reading property file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.prop
[06/12 19:15:04     56s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=911.2M) ***
[06/12 19:15:04     56s] Set Default Input Pin Transition as 0.1 ps.
[06/12 19:15:04     56s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/12 19:15:04     56s] Initializing multi-corner capacitance tables ... 
[06/12 19:15:04     56s] Initializing multi-corner resistance tables ...
[06/12 19:15:04     56s] % Begin Load power constraints ... (date=06/12 19:15:04, mem=748.6M)
[06/12 19:15:04     56s] % End Load power constraints ... (date=06/12 19:15:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=748.6M, current mem=744.9M)
[06/12 19:15:04     56s] Start generating vias ...
[06/12 19:15:04     56s] #Skip building auto via since it is not turned on.
[06/12 19:15:04     56s] Via generation completed.
[06/12 19:15:04     56s] % Begin load AAE data ... (date=06/12 19:15:04, mem=749.4M)
[06/12 19:15:04     56s] AAE DB initialization (MEM=937.387 CPU=0:00:00.2 REAL=0:00:00.0) 
[06/12 19:15:04     56s] % End load AAE data ... (date=06/12 19:15:04, total cpu=0:00:00.2, real=0:00:00.0, peak res=749.4M, current mem=748.5M)
[06/12 19:15:04     56s] Creating Cell Server ...(0, 1, 1, 1)
[06/12 19:15:04     56s] Summary for sequential cells identification: 
[06/12 19:15:04     56s]   Identified SBFF number: 16
[06/12 19:15:04     56s]   Identified MBFF number: 0
[06/12 19:15:04     56s]   Identified SB Latch number: 0
[06/12 19:15:04     56s]   Identified MB Latch number: 0
[06/12 19:15:04     56s]   Not identified SBFF number: 0
[06/12 19:15:04     56s]   Not identified MBFF number: 0
[06/12 19:15:04     56s]   Not identified SB Latch number: 0
[06/12 19:15:04     56s]   Not identified MB Latch number: 0
[06/12 19:15:04     56s]   Number of sequential cells which are not FFs: 13
[06/12 19:15:04     56s] Total number of combinational cells: 99
[06/12 19:15:04     56s] Total number of sequential cells: 29
[06/12 19:15:04     56s] Total number of tristate cells: 6
[06/12 19:15:04     56s] Total number of level shifter cells: 0
[06/12 19:15:04     56s] Total number of power gating cells: 0
[06/12 19:15:04     56s] Total number of isolation cells: 0
[06/12 19:15:04     56s] Total number of power switch cells: 0
[06/12 19:15:04     56s] Total number of pulse generator cells: 0
[06/12 19:15:04     56s] Total number of always on buffers: 0
[06/12 19:15:05     56s] Total number of retention cells: 0
[06/12 19:15:05     56s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/12 19:15:05     56s] Total number of usable buffers: 9
[06/12 19:15:05     56s] List of unusable buffers:
[06/12 19:15:05     56s] Total number of unusable buffers: 0
[06/12 19:15:05     56s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/12 19:15:05     56s] Total number of usable inverters: 6
[06/12 19:15:05     56s] List of unusable inverters:
[06/12 19:15:05     56s] Total number of unusable inverters: 0
[06/12 19:15:05     56s] List of identified usable delay cells:
[06/12 19:15:05     56s] Total number of identified usable delay cells: 0
[06/12 19:15:05     56s] List of identified unusable delay cells:
[06/12 19:15:05     56s] Total number of identified unusable delay cells: 0
[06/12 19:15:05     56s] Creating Cell Server, finished. 
[06/12 19:15:05     56s] 
[06/12 19:15:05     56s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/12 19:15:05     56s] Deleting Cell Server ...
[06/12 19:15:05     56s] #% End load design ... (date=06/12 19:15:05, total cpu=0:00:05.8, real=0:00:06.0, peak res=749.4M, current mem=748.6M)
[06/12 19:15:05     56s] 
[06/12 19:15:05     56s] *** Summary of all messages that are not suppressed in this session:
[06/12 19:15:05     56s] Severity  ID               Count  Summary                                  
[06/12 19:15:05     56s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/12 19:15:05     56s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/12 19:15:05     56s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/12 19:15:05     56s] *** Message Summary: 4 warning(s), 0 error(s)
[06/12 19:15:05     56s] 
[06/12 19:15:07     57s] <CMD> init_design
[06/12 19:15:07     57s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[06/12 19:15:07     57s] 
[06/12 19:15:07     57s] *** Summary of all messages that are not suppressed in this session:
[06/12 19:15:07     57s] Severity  ID               Count  Summary                                  
[06/12 19:15:07     57s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[06/12 19:15:07     57s] *** Message Summary: 1 warning(s), 0 error(s)
[06/12 19:15:07     57s] 
[06/12 19:15:34     61s] <CMD> reset_parasitics
[06/12 19:15:34     61s] Performing RC Extraction ...
[06/12 19:15:34     61s] <CMD> extractRC
[06/12 19:15:34     61s] Extraction called for design 'SUM' of instances=3191 and nets=1606 using extraction engine 'postRoute' at effort level 'low' .
[06/12 19:15:34     61s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 19:15:34     61s] Type 'man IMPEXT-3530' for more detail.
[06/12 19:15:34     61s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 19:15:34     61s] RC Extraction called in multi-corner(1) mode.
[06/12 19:15:34     61s] Process corner(s) are loaded.
[06/12 19:15:34     61s]  Corner: standard
[06/12 19:15:34     61s] extractDetailRC Option : -outfile /tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d  -extended
[06/12 19:15:34     61s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 19:15:34     61s]       RC Corner Indexes            0   
[06/12 19:15:34     61s] Capacitance Scaling Factor   : 1.00000 
[06/12 19:15:34     61s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 19:15:34     61s] Resistance Scaling Factor    : 1.00000 
[06/12 19:15:34     61s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 19:15:34     61s] Clock Res. Scaling Factor    : 1.00000 
[06/12 19:15:34     61s] Shrink Factor                : 1.00000
[06/12 19:15:34     61s] Initializing multi-corner capacitance tables ... 
[06/12 19:15:34     61s] Initializing multi-corner resistance tables ...
[06/12 19:15:34     61s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 940.4M)
[06/12 19:15:34     61s] Creating parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for storing RC.
[06/12 19:15:34     61s] Extracted 10.0092% (CPU Time= 0:00:00.1  MEM= 964.7M)
[06/12 19:15:34     61s] Extracted 20.0069% (CPU Time= 0:00:00.1  MEM= 991.7M)
[06/12 19:15:34     61s] Extracted 30.0103% (CPU Time= 0:00:00.1  MEM= 991.7M)
[06/12 19:15:34     61s] Extracted 40.008% (CPU Time= 0:00:00.1  MEM= 991.7M)
[06/12 19:15:34     61s] Extracted 50.0115% (CPU Time= 0:00:00.1  MEM= 991.7M)
[06/12 19:15:34     61s] Extracted 60.0092% (CPU Time= 0:00:00.1  MEM= 991.7M)
[06/12 19:15:34     61s] Extracted 70.0069% (CPU Time= 0:00:00.2  MEM= 992.7M)
[06/12 19:15:34     61s] Extracted 80.0103% (CPU Time= 0:00:00.2  MEM= 992.7M)
[06/12 19:15:34     61s] Extracted 90.008% (CPU Time= 0:00:00.2  MEM= 992.7M)
[06/12 19:15:35     62s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 992.7M)
[06/12 19:15:35     62s] Number of Extracted Resistors     : 25253
[06/12 19:15:35     62s] Number of Extracted Ground Cap.   : 26857
[06/12 19:15:35     62s] Number of Extracted Coupling Cap. : 46108
[06/12 19:15:35     62s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:15:35     62s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 19:15:35     62s]  Corner: standard
[06/12 19:15:35     62s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 977.7M)
[06/12 19:15:35     62s] Creating parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb_Filter.rcdb.d' for storing RC.
[06/12 19:15:35     62s] Closing parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d'. 1604 times net's RC data read were performed.
[06/12 19:15:35     62s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=981.711M)
[06/12 19:15:35     62s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:15:35     62s] processing rcdb (/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d) for hinst (top) of cell (SUM);
[06/12 19:15:35     62s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=981.711M)
[06/12 19:15:35     62s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 981.711M)
[06/12 19:15:35     62s] <CMD> rcOut -setload SUM.setload -rc_corner standard
[06/12 19:15:35     62s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:15:35     62s] RC Out has the following PVT Info:
[06/12 19:15:35     62s]    RC:standard, Operating temperature 300 C
[06/12 19:15:35     62s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 981.7M)
[06/12 19:15:35     62s] Closing parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d'. 1604 times net's RC data read were performed.
[06/12 19:15:35     62s] <CMD> rcOut -setres SUM.setres -rc_corner standard
[06/12 19:15:35     62s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:15:35     62s] RC Out has the following PVT Info:
[06/12 19:15:35     62s]    RC:standard, Operating temperature 300 C
[06/12 19:15:35     62s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 981.7M)
[06/12 19:15:35     62s] Closing parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d'. 1604 times net's RC data read were performed.
[06/12 19:15:35     62s] <CMD> rcOut -spf SUM.spf -rc_corner standard
[06/12 19:15:35     62s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:15:35     62s] RC Out has the following PVT Info:
[06/12 19:15:35     62s]    RC:standard, Operating temperature 300 C
[06/12 19:15:35     62s] Printing *|NET...
[06/12 19:15:35     62s] RC Out from RCDB Completed (CPU Time= 0:00:00.2  MEM= 981.7M)
[06/12 19:15:35     62s] Closing parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d'. 1604 times net's RC data read were performed.
[06/12 19:15:35     62s] <CMD> rcOut -spef SUM.spef -rc_corner standard
[06/12 19:15:35     62s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:15:35     62s] RC Out has the following PVT Info:
[06/12 19:15:35     62s]    RC:standard, Operating temperature 300 C
[06/12 19:15:35     62s] Dumping Spef file.....
[06/12 19:15:35     62s] Printing D_NET...
[06/12 19:15:35     62s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 981.7M)
[06/12 19:15:35     62s] Closing parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d'. 1604 times net's RC data read were performed.
[06/12 19:16:05     67s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/12 19:16:05     67s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SUM_postRoute -outDir timingReports
[06/12 19:16:05     67s]  Reset EOS DB
[06/12 19:16:05     67s] Ignoring AAE DB Resetting ...
[06/12 19:16:05     67s] Extraction called for design 'SUM' of instances=3191 and nets=1606 using extraction engine 'postRoute' at effort level 'low' .
[06/12 19:16:05     67s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 19:16:05     67s] Type 'man IMPEXT-3530' for more detail.
[06/12 19:16:05     67s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 19:16:05     67s] RC Extraction called in multi-corner(1) mode.
[06/12 19:16:05     67s] Process corner(s) are loaded.
[06/12 19:16:05     67s]  Corner: standard
[06/12 19:16:05     67s] extractDetailRC Option : -outfile /tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d -maxResLength 200  -extended
[06/12 19:16:05     67s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 19:16:05     67s]       RC Corner Indexes            0   
[06/12 19:16:05     67s] Capacitance Scaling Factor   : 1.00000 
[06/12 19:16:05     67s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 19:16:05     67s] Resistance Scaling Factor    : 1.00000 
[06/12 19:16:05     67s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 19:16:05     67s] Clock Res. Scaling Factor    : 1.00000 
[06/12 19:16:05     67s] Shrink Factor                : 1.00000
[06/12 19:16:05     67s] Initializing multi-corner capacitance tables ... 
[06/12 19:16:05     67s] Initializing multi-corner resistance tables ...
[06/12 19:16:05     67s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 952.4M)
[06/12 19:16:05     67s] Creating parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for storing RC.
[06/12 19:16:05     67s] Extracted 10.0092% (CPU Time= 0:00:00.1  MEM= 967.3M)
[06/12 19:16:05     67s] Extracted 20.0069% (CPU Time= 0:00:00.1  MEM= 993.3M)
[06/12 19:16:06     67s] Extracted 30.0103% (CPU Time= 0:00:00.1  MEM= 993.3M)
[06/12 19:16:06     67s] Extracted 40.008% (CPU Time= 0:00:00.2  MEM= 993.3M)
[06/12 19:16:06     67s] Extracted 50.0115% (CPU Time= 0:00:00.2  MEM= 993.3M)
[06/12 19:16:06     67s] Extracted 60.0092% (CPU Time= 0:00:00.2  MEM= 993.3M)
[06/12 19:16:06     67s] Extracted 70.0069% (CPU Time= 0:00:00.2  MEM= 993.3M)
[06/12 19:16:06     67s] Extracted 80.0103% (CPU Time= 0:00:00.3  MEM= 993.3M)
[06/12 19:16:06     67s] Extracted 90.008% (CPU Time= 0:00:00.3  MEM= 993.3M)
[06/12 19:16:06     67s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 993.3M)
[06/12 19:16:06     67s] Number of Extracted Resistors     : 25253
[06/12 19:16:06     67s] Number of Extracted Ground Cap.   : 26857
[06/12 19:16:06     67s] Number of Extracted Coupling Cap. : 46108
[06/12 19:16:06     67s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:16:06     67s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 19:16:06     67s]  Corner: standard
[06/12 19:16:06     67s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 978.3M)
[06/12 19:16:06     67s] Creating parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb_Filter.rcdb.d' for storing RC.
[06/12 19:16:06     67s] Closing parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d'. 1604 times net's RC data read were performed.
[06/12 19:16:06     67s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=986.281M)
[06/12 19:16:06     67s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:16:06     67s] processing rcdb (/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d) for hinst (top) of cell (SUM);
[06/12 19:16:06     67s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=986.281M)
[06/12 19:16:06     67s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 986.281M)
[06/12 19:16:06     67s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 19:16:06     68s] #################################################################################
[06/12 19:16:06     68s] # Design Stage: PostRoute
[06/12 19:16:06     68s] # Design Name: SUM
[06/12 19:16:06     68s] # Design Mode: 90nm
[06/12 19:16:06     68s] # Analysis Mode: MMMC OCV 
[06/12 19:16:06     68s] # Parasitics Mode: SPEF/RCDB
[06/12 19:16:06     68s] # Signoff Settings: SI On 
[06/12 19:16:06     68s] #################################################################################
[06/12 19:16:06     68s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:16:06     68s] Setting infinite Tws ...
[06/12 19:16:06     68s] First Iteration Infinite Tw... 
[06/12 19:16:06     68s] Calculate early delays in OCV mode...
[06/12 19:16:06     68s] Calculate late delays in OCV mode...
[06/12 19:16:06     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 989.0M, InitMEM = 989.0M)
[06/12 19:16:06     68s] Start delay calculation (fullDC) (1 T). (MEM=988.992)
[06/12 19:16:06     68s] Initializing multi-corner capacitance tables ... 
[06/12 19:16:06     68s] Initializing multi-corner resistance tables ...
[06/12 19:16:07     68s] Start AAE Lib Loading. (MEM=1005.15)
[06/12 19:16:07     68s] End AAE Lib Loading. (MEM=1195.89 CPU=0:00:00.0 Real=0:00:00.0)
[06/12 19:16:07     68s] End AAE Lib Interpolated Model. (MEM=1195.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:07     68s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:16:07     68s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1167.3M)
[06/12 19:16:07     68s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:16:08     69s] Total number of fetched objects 1990
[06/12 19:16:08     69s] AAE_INFO-618: Total number of nets in the design is 1606,  100.0 percent of the nets selected for SI analysis
[06/12 19:16:08     69s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/12 19:16:08     69s] End delay calculation. (MEM=1236.05 CPU=0:00:01.1 REAL=0:00:01.0)
[06/12 19:16:08     69s] End delay calculation (fullDC). (MEM=1138.68 CPU=0:00:01.7 REAL=0:00:02.0)
[06/12 19:16:08     69s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1138.7M) ***
[06/12 19:16:08     70s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1138.7M)
[06/12 19:16:08     70s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 19:16:08     70s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1138.7M)
[06/12 19:16:08     70s] Starting SI iteration 2
[06/12 19:16:08     70s] Calculate early delays in OCV mode...
[06/12 19:16:08     70s] Calculate late delays in OCV mode...
[06/12 19:16:08     70s] Start delay calculation (fullDC) (1 T). (MEM=1146.73)
[06/12 19:16:08     70s] End AAE Lib Interpolated Model. (MEM=1146.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:09     70s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 19:16:09     70s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1990. 
[06/12 19:16:09     70s] Total number of fetched objects 1990
[06/12 19:16:09     70s] AAE_INFO-618: Total number of nets in the design is 1606,  0.9 percent of the nets selected for SI analysis
[06/12 19:16:09     70s] End delay calculation. (MEM=1114.73 CPU=0:00:00.1 REAL=0:00:01.0)
[06/12 19:16:09     70s] End delay calculation (fullDC). (MEM=1114.73 CPU=0:00:00.2 REAL=0:00:01.0)
[06/12 19:16:09     70s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1114.7M) ***
[06/12 19:16:09     70s] Effort level <high> specified for reg2reg path_group
[06/12 19:16:09     70s] End AAE Lib Interpolated Model. (MEM=1059.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:09     70s] Begin: glitch net info
[06/12 19:16:09     70s] glitch slack range: number of glitch nets
[06/12 19:16:09     70s] glitch slack < -0.32 : 0
[06/12 19:16:09     70s] -0.32 < glitch slack < -0.28 : 0
[06/12 19:16:09     70s] -0.28 < glitch slack < -0.24 : 0
[06/12 19:16:09     70s] -0.24 < glitch slack < -0.2 : 0
[06/12 19:16:09     70s] -0.2 < glitch slack < -0.16 : 0
[06/12 19:16:09     70s] -0.16 < glitch slack < -0.12 : 0
[06/12 19:16:09     70s] -0.12 < glitch slack < -0.08 : 0
[06/12 19:16:09     70s] -0.08 < glitch slack < -0.04 : 0
[06/12 19:16:09     70s] -0.04 < glitch slack : 0
[06/12 19:16:09     70s] End: glitch net info
[06/12 19:16:10     72s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.124  |  0.124  |  4.136  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.638%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[06/12 19:16:11     72s] Total CPU time: 5.09 sec
[06/12 19:16:11     72s] Total Real time: 6.0 sec
[06/12 19:16:11     72s] Total Memory Usage: 1057.492188 Mbytes
[06/12 19:16:11     72s] Reset AAE Options
[06/12 19:16:24     74s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/12 19:16:24     74s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SUM_postRoute -outDir timingReports
[06/12 19:16:24     74s]  Reset EOS DB
[06/12 19:16:24     74s] Ignoring AAE DB Resetting ...
[06/12 19:16:24     74s] Closing parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d'. 1604 times net's RC data read were performed.
[06/12 19:16:24     74s] Extraction called for design 'SUM' of instances=3191 and nets=1606 using extraction engine 'postRoute' at effort level 'low' .
[06/12 19:16:24     74s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/12 19:16:24     74s] Type 'man IMPEXT-3530' for more detail.
[06/12 19:16:24     74s] PostRoute (effortLevel low) RC Extraction called for design SUM.
[06/12 19:16:24     74s] RC Extraction called in multi-corner(1) mode.
[06/12 19:16:24     74s] Process corner(s) are loaded.
[06/12 19:16:24     74s]  Corner: standard
[06/12 19:16:24     74s] extractDetailRC Option : -outfile /tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d -maxResLength 200  -extended
[06/12 19:16:24     74s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/12 19:16:24     74s]       RC Corner Indexes            0   
[06/12 19:16:24     74s] Capacitance Scaling Factor   : 1.00000 
[06/12 19:16:24     74s] Coupling Cap. Scaling Factor : 1.00000 
[06/12 19:16:24     74s] Resistance Scaling Factor    : 1.00000 
[06/12 19:16:24     74s] Clock Cap. Scaling Factor    : 1.00000 
[06/12 19:16:24     74s] Clock Res. Scaling Factor    : 1.00000 
[06/12 19:16:24     74s] Shrink Factor                : 1.00000
[06/12 19:16:24     74s] Initializing multi-corner capacitance tables ... 
[06/12 19:16:24     74s] Initializing multi-corner resistance tables ...
[06/12 19:16:24     74s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1063.4M)
[06/12 19:16:24     74s] Creating parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for storing RC.
[06/12 19:16:24     74s] Extracted 10.0092% (CPU Time= 0:00:00.1  MEM= 1102.3M)
[06/12 19:16:24     74s] Extracted 20.0069% (CPU Time= 0:00:00.1  MEM= 1127.3M)
[06/12 19:16:24     74s] Extracted 30.0103% (CPU Time= 0:00:00.1  MEM= 1127.3M)
[06/12 19:16:24     74s] Extracted 40.008% (CPU Time= 0:00:00.1  MEM= 1127.3M)
[06/12 19:16:24     74s] Extracted 50.0115% (CPU Time= 0:00:00.2  MEM= 1127.3M)
[06/12 19:16:24     74s] Extracted 60.0092% (CPU Time= 0:00:00.2  MEM= 1127.3M)
[06/12 19:16:24     74s] Extracted 70.0069% (CPU Time= 0:00:00.2  MEM= 1127.3M)
[06/12 19:16:24     74s] Extracted 80.0103% (CPU Time= 0:00:00.2  MEM= 1127.3M)
[06/12 19:16:24     74s] Extracted 90.008% (CPU Time= 0:00:00.3  MEM= 1127.3M)
[06/12 19:16:24     74s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1127.3M)
[06/12 19:16:25     74s] Number of Extracted Resistors     : 25253
[06/12 19:16:25     74s] Number of Extracted Ground Cap.   : 26857
[06/12 19:16:25     74s] Number of Extracted Coupling Cap. : 46108
[06/12 19:16:25     74s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:16:25     74s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/12 19:16:25     74s]  Corner: standard
[06/12 19:16:25     74s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1112.3M)
[06/12 19:16:25     74s] Creating parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb_Filter.rcdb.d' for storing RC.
[06/12 19:16:25     75s] Closing parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d'. 1604 times net's RC data read were performed.
[06/12 19:16:25     75s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1116.320M)
[06/12 19:16:25     75s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:16:25     75s] processing rcdb (/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d) for hinst (top) of cell (SUM);
[06/12 19:16:25     75s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1116.320M)
[06/12 19:16:25     75s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1116.320M)
[06/12 19:16:25     75s] Effort level <high> specified for reg2reg path_group
[06/12 19:16:25     75s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 19:16:25     75s] #################################################################################
[06/12 19:16:25     75s] # Design Stage: PostRoute
[06/12 19:16:25     75s] # Design Name: SUM
[06/12 19:16:25     75s] # Design Mode: 90nm
[06/12 19:16:25     75s] # Analysis Mode: MMMC OCV 
[06/12 19:16:25     75s] # Parasitics Mode: SPEF/RCDB
[06/12 19:16:25     75s] # Signoff Settings: SI On 
[06/12 19:16:25     75s] #################################################################################
[06/12 19:16:25     75s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:16:25     75s] Setting infinite Tws ...
[06/12 19:16:25     75s] First Iteration Infinite Tw... 
[06/12 19:16:25     75s] Calculate late delays in OCV mode...
[06/12 19:16:25     75s] Calculate early delays in OCV mode...
[06/12 19:16:25     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 1062.6M, InitMEM = 1062.6M)
[06/12 19:16:25     75s] Start delay calculation (fullDC) (1 T). (MEM=1062.55)
[06/12 19:16:25     75s] Initializing multi-corner capacitance tables ... 
[06/12 19:16:25     75s] Initializing multi-corner resistance tables ...
[06/12 19:16:25     75s] End AAE Lib Interpolated Model. (MEM=1078.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:25     75s] Opening parasitic data file '/tmp/innovus_temp_19283_localhost.localdomain_ms19.15_MQi9Ac/SUM_19283_HsaJOc.rcdb.d' for reading.
[06/12 19:16:25     75s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1078.7M)
[06/12 19:16:25     75s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:16:27     77s] Total number of fetched objects 1990
[06/12 19:16:27     77s] AAE_INFO-618: Total number of nets in the design is 1606,  100.0 percent of the nets selected for SI analysis
[06/12 19:16:27     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:27     77s] End delay calculation. (MEM=1145.47 CPU=0:00:01.2 REAL=0:00:01.0)
[06/12 19:16:27     77s] End delay calculation (fullDC). (MEM=1145.47 CPU=0:00:01.5 REAL=0:00:02.0)
[06/12 19:16:27     77s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1145.5M) ***
[06/12 19:16:27     77s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1145.5M)
[06/12 19:16:27     77s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 19:16:27     77s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1145.5M)
[06/12 19:16:27     77s] Starting SI iteration 2
[06/12 19:16:27     77s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:16:27     77s] Calculate late delays in OCV mode...
[06/12 19:16:27     77s] Calculate early delays in OCV mode...
[06/12 19:16:27     77s] Start delay calculation (fullDC) (1 T). (MEM=1153.52)
[06/12 19:16:27     77s] End AAE Lib Interpolated Model. (MEM=1153.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:27     77s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 19:16:27     77s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[06/12 19:16:27     77s] Total number of fetched objects 1990
[06/12 19:16:27     77s] AAE_INFO-618: Total number of nets in the design is 1606,  10.4 percent of the nets selected for SI analysis
[06/12 19:16:27     77s] End delay calculation. (MEM=1121.51 CPU=0:00:00.2 REAL=0:00:00.0)
[06/12 19:16:27     77s] End delay calculation (fullDC). (MEM=1121.51 CPU=0:00:00.3 REAL=0:00:00.0)
[06/12 19:16:27     77s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1121.5M) ***
[06/12 19:16:27     77s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:18 mem=1121.5M)
[06/12 19:16:28     78s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.108  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   129   |   643   |
+--------------------+---------+---------+---------+

Density: 74.638%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[06/12 19:16:28     78s] Total CPU time: 3.53 sec
[06/12 19:16:28     78s] Total Real time: 4.0 sec
[06/12 19:16:28     78s] Total Memory Usage: 1026.476562 Mbytes
[06/12 19:16:28     78s] Reset AAE Options
[06/12 19:16:38     79s] <CMD> get_time_unit
[06/12 19:16:38     79s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[06/12 19:16:38     79s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 19:16:38     79s] #################################################################################
[06/12 19:16:38     79s] # Design Stage: PostRoute
[06/12 19:16:38     79s] # Design Name: SUM
[06/12 19:16:38     79s] # Design Mode: 90nm
[06/12 19:16:38     79s] # Analysis Mode: MMMC OCV 
[06/12 19:16:38     79s] # Parasitics Mode: SPEF/RCDB
[06/12 19:16:38     79s] # Signoff Settings: SI On 
[06/12 19:16:38     79s] #################################################################################
[06/12 19:16:39     80s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:16:39     80s] Setting infinite Tws ...
[06/12 19:16:39     80s] First Iteration Infinite Tw... 
[06/12 19:16:39     80s] Calculate early delays in OCV mode...
[06/12 19:16:39     80s] Calculate late delays in OCV mode...
[06/12 19:16:39     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 1032.0M, InitMEM = 1032.0M)
[06/12 19:16:39     80s] Start delay calculation (fullDC) (1 T). (MEM=1032.01)
[06/12 19:16:39     80s] End AAE Lib Interpolated Model. (MEM=1048.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:40     81s] Total number of fetched objects 1990
[06/12 19:16:40     81s] AAE_INFO-618: Total number of nets in the design is 1606,  100.0 percent of the nets selected for SI analysis
[06/12 19:16:40     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:40     81s] End delay calculation. (MEM=1146.95 CPU=0:00:01.0 REAL=0:00:01.0)
[06/12 19:16:40     81s] End delay calculation (fullDC). (MEM=1146.95 CPU=0:00:01.3 REAL=0:00:01.0)
[06/12 19:16:40     81s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1146.9M) ***
[06/12 19:16:40     81s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1146.9M)
[06/12 19:16:40     81s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 19:16:40     81s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1146.9M)
[06/12 19:16:40     81s] Starting SI iteration 2
[06/12 19:16:40     81s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:16:40     81s] Calculate early delays in OCV mode...
[06/12 19:16:40     81s] Calculate late delays in OCV mode...
[06/12 19:16:40     81s] Start delay calculation (fullDC) (1 T). (MEM=1154.99)
[06/12 19:16:40     81s] End AAE Lib Interpolated Model. (MEM=1154.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:16:40     81s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 19:16:40     81s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1990. 
[06/12 19:16:40     81s] Total number of fetched objects 1990
[06/12 19:16:40     81s] AAE_INFO-618: Total number of nets in the design is 1606,  0.9 percent of the nets selected for SI analysis
[06/12 19:16:40     81s] End delay calculation. (MEM=1122.99 CPU=0:00:00.1 REAL=0:00:00.0)
[06/12 19:16:40     81s] End delay calculation (fullDC). (MEM=1122.99 CPU=0:00:00.2 REAL=0:00:00.0)
[06/12 19:16:40     81s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1123.0M) ***
[06/12 19:16:41     82s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[06/12 19:16:41     82s] Parsing file top.mtarpt...
[06/12 19:17:04     87s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[06/12 19:17:04     87s] VERIFY_CONNECTIVITY use new engine.
[06/12 19:17:04     87s] 
[06/12 19:17:04     87s] ******** Start: VERIFY CONNECTIVITY ********
[06/12 19:17:04     87s] Start Time: Wed Jun 12 19:17:04 2019
[06/12 19:17:04     87s] 
[06/12 19:17:04     87s] Design Name: SUM
[06/12 19:17:04     87s] Database Units: 2000
[06/12 19:17:04     87s] Design Boundary: (0.0000, 0.0000) (75.8100, 71.6800)
[06/12 19:17:04     87s] Error Limit = 1000; Warning Limit = 50
[06/12 19:17:04     87s] Check all nets
[06/12 19:17:04     87s] 
[06/12 19:17:04     87s] Begin Summary 
[06/12 19:17:04     87s]   Found no problems or warnings.
[06/12 19:17:04     87s] End Summary
[06/12 19:17:04     87s] 
[06/12 19:17:04     87s] End Time: Wed Jun 12 19:17:04 2019
[06/12 19:17:04     87s] Time Elapsed: 0:00:00.0
[06/12 19:17:04     87s] 
[06/12 19:17:04     87s] ******** End: VERIFY CONNECTIVITY ********
[06/12 19:17:04     87s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/12 19:17:04     87s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[06/12 19:17:04     87s] 
[06/12 19:17:14     89s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[06/12 19:17:14     89s] <CMD> verifyGeometry
[06/12 19:17:14     89s]  *** Starting Verify Geometry (MEM: 1123.0) ***
[06/12 19:17:14     89s] 
[06/12 19:17:14     89s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[06/12 19:17:14     89s]   VERIFY GEOMETRY ...... Starting Verification
[06/12 19:17:14     89s]   VERIFY GEOMETRY ...... Initializing
[06/12 19:17:14     89s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[06/12 19:17:14     89s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[06/12 19:17:14     89s]                   ...... bin size: 2160
[06/12 19:17:14     89s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[06/12 19:17:15     89s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[06/12 19:17:15     89s] 
[06/12 19:17:15     90s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[06/12 19:17:15     90s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[06/12 19:17:15     90s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[06/12 19:17:15     90s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[06/12 19:17:15     90s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[06/12 19:17:15     90s] VG: elapsed time: 1.00
[06/12 19:17:15     90s] Begin Summary ...
[06/12 19:17:15     90s]   Cells       : 0
[06/12 19:17:15     90s]   SameNet     : 0
[06/12 19:17:15     90s]   Wiring      : 0
[06/12 19:17:15     90s]   Antenna     : 0
[06/12 19:17:15     90s]   Short       : 0
[06/12 19:17:15     90s]   Overlap     : 0
[06/12 19:17:15     90s] End Summary
[06/12 19:17:15     90s] 
[06/12 19:17:15     90s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/12 19:17:15     90s] 
[06/12 19:17:15     90s] **********End: VERIFY GEOMETRY**********
[06/12 19:17:15     90s]  *** verify geometry (CPU: 0:00:01.0  MEM: 78.1M)
[06/12 19:17:15     90s] 
[06/12 19:17:15     90s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[06/12 19:29:00    196s] <CMD> reportGateCount -level 5 -limit 100 -outfile SUM.gateCount
[06/12 19:29:00    196s] Gate area 0.7980 um^2
[06/12 19:29:00    196s] [0] SUM Gates=3776 Cells=1345 Area=3013.8 um^2
[06/12 19:29:00    196s] [1] maprca Gates=927 Cells=687 Area=740.0 um^2
[06/12 19:29:14    199s] <CMD> saveNetlist SUM.v
[06/12 19:29:14    199s] Writing Netlist "SUM.v" ...
[06/12 19:29:33    201s] <CMD> all_hold_analysis_views 
[06/12 19:29:33    201s] <CMD> all_setup_analysis_views 
[06/12 19:29:55    205s] <CMD> write_sdf  -ideal_clock_network SUM_postrouted.sdf
[06/12 19:29:55    205s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[06/12 19:29:55    205s] Starting SI iteration 1 using Infinite Timing Windows
[06/12 19:29:55    205s] #################################################################################
[06/12 19:29:55    205s] # Design Stage: PostRoute
[06/12 19:29:55    205s] # Design Name: SUM
[06/12 19:29:55    205s] # Design Mode: 90nm
[06/12 19:29:55    205s] # Analysis Mode: MMMC OCV 
[06/12 19:29:55    205s] # Parasitics Mode: SPEF/RCDB
[06/12 19:29:55    205s] # Signoff Settings: SI On 
[06/12 19:29:55    205s] #################################################################################
[06/12 19:29:55    205s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:29:55    205s] Setting infinite Tws ...
[06/12 19:29:55    205s] First Iteration Infinite Tw... 
[06/12 19:29:55    205s] Topological Sorting (REAL = 0:00:00.0, MEM = 1176.9M, InitMEM = 1176.9M)
[06/12 19:29:55    205s] Start delay calculation (fullDC) (1 T). (MEM=1176.87)
[06/12 19:29:55    205s] End AAE Lib Interpolated Model. (MEM=1184.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:29:57    207s] Total number of fetched objects 1990
[06/12 19:29:57    207s] AAE_INFO-618: Total number of nets in the design is 1606,  100.0 percent of the nets selected for SI analysis
[06/12 19:29:57    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:29:57    207s] End delay calculation. (MEM=1216.94 CPU=0:00:01.1 REAL=0:00:02.0)
[06/12 19:29:57    207s] End delay calculation (fullDC). (MEM=1216.94 CPU=0:00:01.4 REAL=0:00:02.0)
[06/12 19:29:57    207s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1216.9M) ***
[06/12 19:29:57    207s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1216.9M)
[06/12 19:29:57    207s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/12 19:29:57    207s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1216.9M)
[06/12 19:29:57    207s] Starting SI iteration 2
[06/12 19:29:57    207s] AAE_INFO: 1 threads acquired from CTE.
[06/12 19:29:57    207s] Start delay calculation (fullDC) (1 T). (MEM=1216.94)
[06/12 19:29:57    207s] End AAE Lib Interpolated Model. (MEM=1216.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/12 19:29:57    207s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[06/12 19:29:57    207s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 1990. 
[06/12 19:29:57    207s] Total number of fetched objects 1990
[06/12 19:29:57    207s] AAE_INFO-618: Total number of nets in the design is 1606,  10.4 percent of the nets selected for SI analysis
[06/12 19:29:57    207s] End delay calculation. (MEM=1184.94 CPU=0:00:00.2 REAL=0:00:00.0)
[06/12 19:29:57    207s] End delay calculation (fullDC). (MEM=1184.94 CPU=0:00:00.3 REAL=0:00:00.0)
[06/12 19:29:57    207s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1184.9M) ***
[06/12 19:39:33    293s] <CMD> win
[06/12 19:39:33    293s] XWindow dump put in file Layout_dump_sum
[06/12 20:13:00    578s] 
[06/12 20:13:00    578s] *** Memory Usage v#1 (Current mem = 1192.875M, initial mem = 179.684M) ***
[06/12 20:13:00    578s] 
[06/12 20:13:00    578s] *** Summary of all messages that are not suppressed in this session:
[06/12 20:13:00    578s] Severity  ID               Count  Summary                                  
[06/12 20:13:00    578s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[06/12 20:13:00    578s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[06/12 20:13:00    578s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/12 20:13:00    578s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[06/12 20:13:00    578s] WARNING   IMPVFG-47            1  This warning message means the PG pin of...
[06/12 20:13:00    578s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/12 20:13:00    578s] WARNING   GLOBAL-100           3  Global '%s' has become obsolete. It will...
[06/12 20:13:00    578s] WARNING   SDF-808              1  The software is currently operating in a...
[06/12 20:13:00    578s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/12 20:13:00    578s] *** Message Summary: 32 warning(s), 0 error(s)
[06/12 20:13:00    578s] 
[06/12 20:13:00    578s] --- Ending "Innovus" (totcpu=0:09:38, real=1:00:57, mem=1192.9M) ---
