

================================================================
== Vivado HLS Report for 'mux4bit_4to1'
================================================================
* Date:           Thu May 15 02:02:26 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        multiplexor_4bit_4to1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                  |                     |  Latency  |  Interval | Pipeline|
        |             Instance             |        Module       | min | max | min | max |   Type  |
        +----------------------------------+---------------------+-----+-----+-----+-----+---------+
        |stg_11_mux4bit_4to1_do_mux_fu_50  |mux4bit_4to1_do_mux  |    0|    0|    0|    0|   none  |
        +----------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     40|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     40|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+---------------------+---------+-------+---+----+
    |             Instance             |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------------+---------------------+---------+-------+---+----+
    |stg_11_mux4bit_4to1_do_mux_fu_50  |mux4bit_4to1_do_mux  |        0|      0|  0|  40|
    +----------------------------------+---------------------+---------+-------+---+----+
    |Total                             |                     |        0|      0|  0|  40|
    +----------------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+---------+--------------+---------+
| RTL Ports| Dir | Bits| Protocol| Source Object|  C Type |
+----------+-----+-----+---------+--------------+---------+
|in0       |  in |    4| ap_none |      in0     | pointer |
|in1       |  in |    4| ap_none |      in1     | pointer |
|in2       |  in |    4| ap_none |      in2     | pointer |
|in3       |  in |    4| ap_none |      in3     | pointer |
|sel       |  in |    2| ap_none |      sel     | pointer |
|out_r     | out |    4|  ap_vld |     out_r    | pointer |
+----------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 5.47ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in0), !map !109

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in1), !map !113

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in2), !map !117

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in3), !map !121

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i2* %sel), !map !125

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_r), !map !129

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @p_str316, [13 x i8]* @p_str316) nounwind

ST_1: mux4bit_4to1_ssdm_thread_M_s [1/1] 0.00ns
:7  %mux4bit_4to1_ssdm_thread_M_s = load i1* @mux4bit_4to1_ssdm_thread_M_do_mux, align 1

ST_1: stg_10 [1/1] 0.00ns
:8  br i1 %mux4bit_4to1_ssdm_thread_M_s, label %1, label %._crit_edge

ST_1: stg_11 [1/1] 5.47ns
:0  call void @"mux4bit_4to1::mux4bit_4to1_mux4bit_4to1::do_mux"(i4* %in0, i4* %in1, i4* %in2, i4* %in3, i2* %sel, i4* %out_r)

ST_1: stg_12 [1/1] 0.00ns
:1  br label %._crit_edge

ST_1: stg_13 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecProcessDecl([13 x i8]* @p_str316, i32 0, [7 x i8]* @p_str417) nounwind

ST_1: stg_14 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str417, [4 x i8]* @p_str518, i4* %in0, i32 0) nounwind

ST_1: stg_15 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str417, [4 x i8]* @p_str619, i4* %in1, i32 0) nounwind

ST_1: stg_16 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str417, [4 x i8]* @p_str720, i4* %in2, i32 0) nounwind

ST_1: stg_17 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str417, [4 x i8]* @p_str821, i4* %in3, i32 0) nounwind

ST_1: stg_18 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecSensitive([7 x i8]* @p_str417, [4 x i8]* @p_str922, i2* %sel, i32 0) nounwind

ST_1: stg_19 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1023, [4 x i8]* @p_str518, i32 0, i32 0, i4* %in0) nounwind

ST_1: stg_20 [1/1] 0.00ns
._crit_edge:7  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1023, [4 x i8]* @p_str619, i32 0, i32 0, i4* %in1) nounwind

ST_1: stg_21 [1/1] 0.00ns
._crit_edge:8  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1023, [4 x i8]* @p_str720, i32 0, i32 0, i4* %in2) nounwind

ST_1: stg_22 [1/1] 0.00ns
._crit_edge:9  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1023, [4 x i8]* @p_str821, i32 0, i32 0, i4* %in3) nounwind

ST_1: stg_23 [1/1] 0.00ns
._crit_edge:10  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1124, [4 x i8]* @p_str922, i32 0, i32 0, i2* %sel) nounwind

ST_1: stg_24 [1/1] 0.00ns
._crit_edge:11  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 1, [13 x i8]* @p_str1023, [4 x i8]* @p_str1225, i32 0, i32 0, i4* %out_r) nounwind

ST_1: stg_25 [1/1] 0.00ns
._crit_edge:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1d4d3284f90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1d4d3284960; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1d4d3284840; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1d4d3285020; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1d4d32850b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1d4d32855c0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mux4bit_4to1_ssdm_thread_M_do_mux]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x1d4d3285920; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2                        (specbitsmap    ) [ 00]
stg_3                        (specbitsmap    ) [ 00]
stg_4                        (specbitsmap    ) [ 00]
stg_5                        (specbitsmap    ) [ 00]
stg_6                        (specbitsmap    ) [ 00]
stg_7                        (specbitsmap    ) [ 00]
stg_8                        (spectopmodule  ) [ 00]
mux4bit_4to1_ssdm_thread_M_s (load           ) [ 01]
stg_10                       (br             ) [ 00]
stg_11                       (call           ) [ 00]
stg_12                       (br             ) [ 00]
stg_13                       (specprocessdecl) [ 00]
stg_14                       (specsensitive  ) [ 00]
stg_15                       (specsensitive  ) [ 00]
stg_16                       (specsensitive  ) [ 00]
stg_17                       (specsensitive  ) [ 00]
stg_18                       (specsensitive  ) [ 00]
stg_19                       (specport       ) [ 00]
stg_20                       (specport       ) [ 00]
stg_21                       (specport       ) [ 00]
stg_22                       (specport       ) [ 00]
stg_23                       (specport       ) [ 00]
stg_24                       (specport       ) [ 00]
stg_25                       (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sel">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sel"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mux4bit_4to1_ssdm_thread_M_do_mux">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux4bit_4to1_ssdm_thread_M_do_mux"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux4bit_4to1::mux4bit_4to1_mux4bit_4to1::do_mux"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str417"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str518"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str619"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str720"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str821"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str922"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1023"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1124"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1225"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="stg_11_mux4bit_4to1_do_mux_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="0" index="3" bw="4" slack="0"/>
<pin id="55" dir="0" index="4" bw="4" slack="0"/>
<pin id="56" dir="0" index="5" bw="2" slack="0"/>
<pin id="57" dir="0" index="6" bw="4" slack="0"/>
<pin id="58" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_11/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mux4bit_4to1_ssdm_thread_M_s_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux4bit_4to1_ssdm_thread_M_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 }
  - Chain level:
	State 1
		stg_10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   call   | stg_11_mux4bit_4to1_do_mux_fu_50 |    0    |    36   |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    36   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   36   |
+-----------+--------+--------+
