Layer Pairs Export File for PCB: C:\Users\abreh\PCB Arts GmbH\PCB Arts - Cloud\20_Externe Projekte\FPGA Switch 2\01 RD Elektronik\04 Leiterplatten\KlusterLab r2.0\PCB\KlusterLab r2.0.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=klusterlab r2.0-roundholes-plated.txt|DrillLayers=gtl,g1,g2,g3,g4,g5,g6,g7,g8,g9,g10,gbl
LayersSetName=Top_Bot_Plated_Slot_Holes|DrillFile=klusterlab r2.0-slotholes-plated.txt|DrillLayers=gtl,g1,g2,g3,g4,g5,g6,g7,g8,g9,g10,gbl
LayersSetName=Top_Bot_NonPlated_Thru_Holes|DrillFile=klusterlab r2.0-roundholes-nonplated.txt|DrillLayers=gtl,g1,g2,g3,g4,g5,g6,g7,g8,g9,g10,gbl
