# Outrunning the Millennium FALCON: Speed Records for FALCON on FPGAs
RTL submission for TCHES 2026

# Key figures and tables
<div style="text-align: center;">
  <img src="images/figure_1.png" alt="Figure 1: Scheduling diagram of SamplerZ" width="1000">
</div>

---

<div style="text-align: center;">
  <img src="images/figure_7.png" alt="Figure 7: Comparison of our SamplerZ designs versus current state-of-the-art designs for speed and area." width="1000">
</div>

---

<div style="text-align: center;">
  <img src="images/table_2.png" alt="Table 2: FPGA implementation results for all our designs and related works, including the current state-of-the-art designs for speed and area." width="1000">
</div>

---

<div style="text-align: center;">
  <img src="images/table_3.png" alt="Table 3: FPGA implementation results of the major submodules in our SamplerZ designs." width="1000">
</div>

# Folder structure
