{
  "module_name": "synclink.h",
  "hash_id": "d00ebb6223b613a4409eadbe2ff7b337eb950647a5388e0be781ce3ad814ec5b",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/synclink.h",
  "human_readable_source": " \n \n\n#ifndef _UAPI_SYNCLINK_H_\n#define _UAPI_SYNCLINK_H_\n#define SYNCLINK_H_VERSION 3.6\n\n#include <linux/types.h>\n\n#define BIT0\t0x0001\n#define BIT1\t0x0002\n#define BIT2\t0x0004\n#define BIT3\t0x0008\n#define BIT4\t0x0010\n#define BIT5\t0x0020\n#define BIT6\t0x0040\n#define BIT7\t0x0080\n#define BIT8\t0x0100\n#define BIT9\t0x0200\n#define BIT10\t0x0400\n#define BIT11\t0x0800\n#define BIT12\t0x1000\n#define BIT13\t0x2000\n#define BIT14\t0x4000\n#define BIT15\t0x8000\n#define BIT16\t0x00010000\n#define BIT17\t0x00020000\n#define BIT18\t0x00040000\n#define BIT19\t0x00080000\n#define BIT20\t0x00100000\n#define BIT21\t0x00200000\n#define BIT22\t0x00400000\n#define BIT23\t0x00800000\n#define BIT24\t0x01000000\n#define BIT25\t0x02000000\n#define BIT26\t0x04000000\n#define BIT27\t0x08000000\n#define BIT28\t0x10000000\n#define BIT29\t0x20000000\n#define BIT30\t0x40000000\n#define BIT31\t0x80000000\n\n\n#define HDLC_MAX_FRAME_SIZE\t65535\n#define MAX_ASYNC_TRANSMIT\t4096\n#define MAX_ASYNC_BUFFER_SIZE\t4096\n\n#define ASYNC_PARITY_NONE\t\t0\n#define ASYNC_PARITY_EVEN\t\t1\n#define ASYNC_PARITY_ODD\t\t2\n#define ASYNC_PARITY_SPACE\t\t3\n\n#define HDLC_FLAG_UNDERRUN_ABORT7\t0x0000\n#define HDLC_FLAG_UNDERRUN_ABORT15\t0x0001\n#define HDLC_FLAG_UNDERRUN_FLAG\t\t0x0002\n#define HDLC_FLAG_UNDERRUN_CRC\t\t0x0004\n#define HDLC_FLAG_SHARE_ZERO\t\t0x0010\n#define HDLC_FLAG_AUTO_CTS\t\t0x0020\n#define HDLC_FLAG_AUTO_DCD\t\t0x0040\n#define HDLC_FLAG_AUTO_RTS\t\t0x0080\n#define HDLC_FLAG_RXC_DPLL\t\t0x0100\n#define HDLC_FLAG_RXC_BRG\t\t0x0200\n#define HDLC_FLAG_RXC_TXCPIN\t\t0x8000\n#define HDLC_FLAG_RXC_RXCPIN\t\t0x0000\n#define HDLC_FLAG_TXC_DPLL\t\t0x0400\n#define HDLC_FLAG_TXC_BRG\t\t0x0800\n#define HDLC_FLAG_TXC_TXCPIN\t\t0x0000\n#define HDLC_FLAG_TXC_RXCPIN\t\t0x0008\n#define HDLC_FLAG_DPLL_DIV8\t\t0x1000\n#define HDLC_FLAG_DPLL_DIV16\t\t0x2000\n#define HDLC_FLAG_DPLL_DIV32\t\t0x0000\n#define HDLC_FLAG_HDLC_LOOPMODE\t\t0x4000\n\n#define HDLC_CRC_NONE\t\t\t0\n#define HDLC_CRC_16_CCITT\t\t1\n#define HDLC_CRC_32_CCITT\t\t2\n#define HDLC_CRC_MASK\t\t\t0x00ff\n#define HDLC_CRC_RETURN_EX\t\t0x8000\n\n#define RX_OK\t\t\t\t0\n#define RX_CRC_ERROR\t\t\t1\n\n#define HDLC_TXIDLE_FLAGS\t\t0\n#define HDLC_TXIDLE_ALT_ZEROS_ONES\t1\n#define HDLC_TXIDLE_ZEROS\t\t2\n#define HDLC_TXIDLE_ONES\t\t3\n#define HDLC_TXIDLE_ALT_MARK_SPACE\t4\n#define HDLC_TXIDLE_SPACE\t\t5\n#define HDLC_TXIDLE_MARK\t\t6\n#define HDLC_TXIDLE_CUSTOM_8            0x10000000\n#define HDLC_TXIDLE_CUSTOM_16           0x20000000\n\n#define HDLC_ENCODING_NRZ\t\t\t0\n#define HDLC_ENCODING_NRZB\t\t\t1\n#define HDLC_ENCODING_NRZI_MARK\t\t\t2\n#define HDLC_ENCODING_NRZI_SPACE\t\t3\n#define HDLC_ENCODING_NRZI\t\t\tHDLC_ENCODING_NRZI_SPACE\n#define HDLC_ENCODING_BIPHASE_MARK\t\t4\n#define HDLC_ENCODING_BIPHASE_SPACE\t\t5\n#define HDLC_ENCODING_BIPHASE_LEVEL\t\t6\n#define HDLC_ENCODING_DIFF_BIPHASE_LEVEL\t7\n\n#define HDLC_PREAMBLE_LENGTH_8BITS\t0\n#define HDLC_PREAMBLE_LENGTH_16BITS\t1\n#define HDLC_PREAMBLE_LENGTH_32BITS\t2\n#define HDLC_PREAMBLE_LENGTH_64BITS\t3\n\n#define HDLC_PREAMBLE_PATTERN_NONE\t0\n#define HDLC_PREAMBLE_PATTERN_ZEROS\t1\n#define HDLC_PREAMBLE_PATTERN_FLAGS\t2\n#define HDLC_PREAMBLE_PATTERN_10\t3\n#define HDLC_PREAMBLE_PATTERN_01\t4\n#define HDLC_PREAMBLE_PATTERN_ONES\t5\n\n#define MGSL_MODE_ASYNC\t\t1\n#define MGSL_MODE_HDLC\t\t2\n#define MGSL_MODE_MONOSYNC\t3\n#define MGSL_MODE_BISYNC\t4\n#define MGSL_MODE_RAW\t\t6\n#define MGSL_MODE_BASE_CLOCK    7\n#define MGSL_MODE_XSYNC         8\n\n#define MGSL_BUS_TYPE_ISA\t1\n#define MGSL_BUS_TYPE_EISA\t2\n#define MGSL_BUS_TYPE_PCI\t5\n\n#define MGSL_INTERFACE_MASK     0xf\n#define MGSL_INTERFACE_DISABLE  0\n#define MGSL_INTERFACE_RS232    1\n#define MGSL_INTERFACE_V35      2\n#define MGSL_INTERFACE_RS422    3\n#define MGSL_INTERFACE_RTS_EN   0x10\n#define MGSL_INTERFACE_LL       0x20\n#define MGSL_INTERFACE_RL       0x40\n#define MGSL_INTERFACE_MSB_FIRST 0x80\n\ntypedef struct _MGSL_PARAMS\n{\n\t \n\n\tunsigned long\tmode;\t\t \n\tunsigned char\tloopback;\t \n\n\t \n\n\tunsigned short\tflags;\n\tunsigned char\tencoding;\t \n\tunsigned long\tclock_speed;\t \n\tunsigned char\taddr_filter;\t \n\tunsigned short\tcrc_type;\t \n\tunsigned char\tpreamble_length;\n\tunsigned char\tpreamble;\n\n\t \n\n\tunsigned long\tdata_rate;\t \n\tunsigned char\tdata_bits;\t \n\tunsigned char\tstop_bits;\t \n\tunsigned char\tparity;\t\t \n\n} MGSL_PARAMS, *PMGSL_PARAMS;\n\n#define MICROGATE_VENDOR_ID 0x13c0\n#define SYNCLINK_DEVICE_ID 0x0010\n#define MGSCC_DEVICE_ID 0x0020\n#define SYNCLINK_SCA_DEVICE_ID 0x0030\n#define SYNCLINK_GT_DEVICE_ID 0x0070\n#define SYNCLINK_GT4_DEVICE_ID 0x0080\n#define SYNCLINK_AC_DEVICE_ID  0x0090\n#define SYNCLINK_GT2_DEVICE_ID 0x00A0\n#define MGSL_MAX_SERIAL_NUMBER 30\n\n \n\n#define DiagStatus_OK\t\t\t\t0\n#define DiagStatus_AddressFailure\t\t1\n#define DiagStatus_AddressConflict\t\t2\n#define DiagStatus_IrqFailure\t\t\t3\n#define DiagStatus_IrqConflict\t\t\t4\n#define DiagStatus_DmaFailure\t\t\t5\n#define DiagStatus_DmaConflict\t\t\t6\n#define DiagStatus_PciAdapterNotFound\t\t7\n#define DiagStatus_CantAssignPciResources\t8\n#define DiagStatus_CantAssignPciMemAddr\t\t9\n#define DiagStatus_CantAssignPciIoAddr\t\t10\n#define DiagStatus_CantAssignPciIrq\t\t11\n#define DiagStatus_MemoryError\t\t\t12\n\n#define SerialSignal_DCD            0x01      \n#define SerialSignal_TXD            0x02      \n#define SerialSignal_RI             0x04      \n#define SerialSignal_RXD            0x08      \n#define SerialSignal_CTS            0x10      \n#define SerialSignal_RTS            0x20      \n#define SerialSignal_DSR            0x40      \n#define SerialSignal_DTR            0x80      \n\n\n \nstruct mgsl_icount {\n\t__u32\tcts, dsr, rng, dcd, tx, rx;\n\t__u32\tframe, parity, overrun, brk;\n\t__u32\tbuf_overrun;\n\t__u32\ttxok;\n\t__u32\ttxunder;\n\t__u32\ttxabort;\n\t__u32\ttxtimeout;\n\t__u32\trxshort;\n\t__u32\trxlong;\n\t__u32\trxabort;\n\t__u32\trxover;\n\t__u32\trxcrc;\n\t__u32\trxok;\n\t__u32\texithunt;\n\t__u32\trxidle;\n};\n\nstruct gpio_desc {\n\t__u32 state;\n\t__u32 smask;\n\t__u32 dir;\n\t__u32 dmask;\n};\n\n#define DEBUG_LEVEL_DATA\t1\n#define DEBUG_LEVEL_ERROR \t2\n#define DEBUG_LEVEL_INFO  \t3\n#define DEBUG_LEVEL_BH    \t4\n#define DEBUG_LEVEL_ISR\t\t5\n\n \n\n#define MgslEvent_DsrActive\t0x0001\n#define MgslEvent_DsrInactive\t0x0002\n#define MgslEvent_Dsr\t\t0x0003\n#define MgslEvent_CtsActive\t0x0004\n#define MgslEvent_CtsInactive\t0x0008\n#define MgslEvent_Cts\t\t0x000c\n#define MgslEvent_DcdActive\t0x0010\n#define MgslEvent_DcdInactive\t0x0020\n#define MgslEvent_Dcd\t\t0x0030\n#define MgslEvent_RiActive\t0x0040\n#define MgslEvent_RiInactive\t0x0080\n#define MgslEvent_Ri\t\t0x00c0\n#define MgslEvent_ExitHuntMode\t0x0100\n#define MgslEvent_IdleReceived\t0x0200\n\n \n#define MGSL_MAGIC_IOC\t'm'\n#define MGSL_IOCSPARAMS\t\t_IOW(MGSL_MAGIC_IOC,0,struct _MGSL_PARAMS)\n#define MGSL_IOCGPARAMS\t\t_IOR(MGSL_MAGIC_IOC,1,struct _MGSL_PARAMS)\n#define MGSL_IOCSTXIDLE\t\t_IO(MGSL_MAGIC_IOC,2)\n#define MGSL_IOCGTXIDLE\t\t_IO(MGSL_MAGIC_IOC,3)\n#define MGSL_IOCTXENABLE\t_IO(MGSL_MAGIC_IOC,4)\n#define MGSL_IOCRXENABLE\t_IO(MGSL_MAGIC_IOC,5)\n#define MGSL_IOCTXABORT\t\t_IO(MGSL_MAGIC_IOC,6)\n#define MGSL_IOCGSTATS\t\t_IO(MGSL_MAGIC_IOC,7)\n#define MGSL_IOCWAITEVENT\t_IOWR(MGSL_MAGIC_IOC,8,int)\n#define MGSL_IOCCLRMODCOUNT\t_IO(MGSL_MAGIC_IOC,15)\n#define MGSL_IOCLOOPTXDONE\t_IO(MGSL_MAGIC_IOC,9)\n#define MGSL_IOCSIF\t\t_IO(MGSL_MAGIC_IOC,10)\n#define MGSL_IOCGIF\t\t_IO(MGSL_MAGIC_IOC,11)\n#define MGSL_IOCSGPIO\t\t_IOW(MGSL_MAGIC_IOC,16,struct gpio_desc)\n#define MGSL_IOCGGPIO\t\t_IOR(MGSL_MAGIC_IOC,17,struct gpio_desc)\n#define MGSL_IOCWAITGPIO\t_IOWR(MGSL_MAGIC_IOC,18,struct gpio_desc)\n#define MGSL_IOCSXSYNC\t\t_IO(MGSL_MAGIC_IOC, 19)\n#define MGSL_IOCGXSYNC\t\t_IO(MGSL_MAGIC_IOC, 20)\n#define MGSL_IOCSXCTRL\t\t_IO(MGSL_MAGIC_IOC, 21)\n#define MGSL_IOCGXCTRL\t\t_IO(MGSL_MAGIC_IOC, 22)\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}