$version Generated by VerilatedVcd $end
$date Fri Nov 13 12:14:54 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ din $end
  $var wire  1 % dout $end
  $scope module glitch_flop $end
   $var wire  1 # clk $end
   $var wire  1 $ din $end
   $var wire  1 % dout $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#10
0#
0$
0%
#20
1#
1$
#30
0#
1%
#40
1#
0$
#50
0#
0%
