	config designtop="Stimulator_TestBench.TB_4CH_ST_V2:schematic"

	config cell="CH_SEL_MUX_V2" lib="Stimulator_Model" view="verilogams"
	config cell="Current_Source" lib="Stimulator_Model" view="verilogams"
	config cell="Current_Mirror" lib="Stimulator_Model" view="verilogams"
	config cell="isource" view="analogtext"
	config cell="Digital_Stimulus_ST_V2" lib="Stimulator_Model" view="functional"
	config cell="vsource" view="analogtext"
	config cell="resistor" view="analogtext"
	config cell="H_Bridge" lib="Stimulator_Model" view="verilogams"

