--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml electronic_clock.twx electronic_clock.ncd -o
electronic_clock.twr electronic_clock.pcf -ucf electronic_clock.ucf

Design file:              electronic_clock.ncd
Physical constraint file: electronic_clock.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pb_in_rst   |    2.187(R)|      SLOW  |   -1.024(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
display<2>  |         8.869(R)|      SLOW  |         4.547(R)|      FAST  |clk_BUFGP         |   0.000|
display<5>  |         9.529(R)|      SLOW  |         5.020(R)|      FAST  |clk_BUFGP         |   0.000|
display<7>  |        10.817(R)|      SLOW  |         4.448(R)|      FAST  |clk_BUFGP         |   0.000|
display<8>  |        10.546(R)|      SLOW  |         4.685(R)|      FAST  |clk_BUFGP         |   0.000|
display<9>  |         9.083(R)|      SLOW  |         4.600(R)|      FAST  |clk_BUFGP         |   0.000|
display<10> |         9.041(R)|      SLOW  |         4.647(R)|      FAST  |clk_BUFGP         |   0.000|
display<11> |         8.706(R)|      SLOW  |         4.302(R)|      FAST  |clk_BUFGP         |   0.000|
display<12> |         9.295(R)|      SLOW  |         4.795(R)|      FAST  |clk_BUFGP         |   0.000|
display<13> |         9.195(R)|      SLOW  |         4.410(R)|      FAST  |clk_BUFGP         |   0.000|
display<14> |         8.935(R)|      SLOW  |         4.712(R)|      FAST  |clk_BUFGP         |   0.000|
display<15> |         9.217(R)|      SLOW  |         4.604(R)|      FAST  |clk_BUFGP         |   0.000|
display<16> |         9.187(R)|      SLOW  |         4.582(R)|      FAST  |clk_BUFGP         |   0.000|
display<17> |         8.853(R)|      SLOW  |         4.605(R)|      FAST  |clk_BUFGP         |   0.000|
display<18> |         8.778(R)|      SLOW  |         4.553(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.683|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 01 01:12:52 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



