LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY fourBitReg IS
PORT ( 
					input		: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
					clk 		: IN STD_LOGIC;
					output	: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
		);
END fourBitReg;

ARCHITECTURE Structural OF fourBitReg IS


BEGIN

	
END Structural;