// Seed: 1960547854
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  parameter id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_1 #(
    parameter id_4 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  input wire id_1;
  always repeat (-1) id_3[id_4 :-1'h0] = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wor id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign id_3 = -1;
endmodule
