   1               		.file	"spi.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.file 0 "/home/files/osdev/platform/avr" "spi/spi.c"
  11               	.global	spi_init
  13               	spi_init:
  14               	.LFB3:
  15               		.file 1 "spi/spi.c"
   1:spi/spi.c     **** /**
   2:spi/spi.c     ****  * @file    spi.c
   3:spi/spi.c     ****  * @author  Anton Tchekov
   4:spi/spi.c     ****  * @version 0.1
   5:spi/spi.c     ****  * @date    16.05.2023
   6:spi/spi.c     ****  */
   7:spi/spi.c     **** 
   8:spi/spi.c     **** #include <spi.h>
   9:spi/spi.c     **** #include <logger.h>
  10:spi/spi.c     **** #include <avr/pgmspace.h>
  11:spi/spi.c     **** 
  12:spi/spi.c     **** void spi_init(void)
  13:spi/spi.c     **** {
  16               		.loc 1 13 1 view -0
  17               		.cfi_startproc
  18               	/* prologue: function */
  19               	/* frame size = 0 */
  20               	/* stack size = 0 */
  21               	.L__stack_usage = 0
  14:spi/spi.c     **** 	SPCR = (1 << SPE) | (1 << MSTR);
  22               		.loc 1 14 2 view .LVU1
  23               		.loc 1 14 7 is_stmt 0 view .LVU2
  24 0000 80E5      		ldi r24,lo8(80)
  25 0002 8CBD      		out 0x2c,r24
  15:spi/spi.c     **** 	log_boot_P(PSTR("SPI initialized"));
  26               		.loc 1 15 2 is_stmt 1 view .LVU3
  27               	.LBB2:
  28               		.loc 1 15 13 view .LVU4
  29               		.loc 1 15 13 view .LVU5
  30               	.LBE2:
  31               		.loc 1 15 2 is_stmt 0 view .LVU6
  32 0004 80E0      		ldi r24,lo8(__c.1)
  33 0006 90E0      		ldi r25,hi8(__c.1)
  34 0008 9F93      		push r25
  35               		.cfi_def_cfa_offset 3
  36 000a 8F93      		push r24
  37               		.cfi_def_cfa_offset 4
  38 000c 0E94 0000 		call log_boot_P
  39               	.LVL0:
  16:spi/spi.c     **** }
  40               		.loc 1 16 1 view .LVU7
  41 0010 0F90      		pop __tmp_reg__
  42 0012 0F90      		pop __tmp_reg__
  43               		.cfi_def_cfa_offset 2
  44               	/* epilogue start */
  45 0014 0895      		ret
  46               		.cfi_endproc
  47               	.LFE3:
  49               	.global	spi_fast
  51               	spi_fast:
  52               	.LFB4:
  17:spi/spi.c     **** 
  18:spi/spi.c     **** void spi_fast(void)
  19:spi/spi.c     **** {
  53               		.loc 1 19 1 is_stmt 1 view -0
  54               		.cfi_startproc
  55               	/* prologue: function */
  56               	/* frame size = 0 */
  57               	/* stack size = 0 */
  58               	.L__stack_usage = 0
  20:spi/spi.c     **** 	SPCR &= ~((1 << SPR1) | (1 << SPR0));
  59               		.loc 1 20 2 view .LVU9
  60               		.loc 1 20 7 is_stmt 0 view .LVU10
  61 0016 8CB5      		in r24,0x2c
  62 0018 8C7F      		andi r24,lo8(-4)
  63 001a 8CBD      		out 0x2c,r24
  21:spi/spi.c     **** 	SPSR |= (1 << SPI2X);
  64               		.loc 1 21 2 is_stmt 1 view .LVU11
  65 001c 8DB5      		in r24,0x2d
  66               		.loc 1 21 7 is_stmt 0 view .LVU12
  67 001e 8160      		ori r24,lo8(1)
  68 0020 8DBD      		out 0x2d,r24
  69               	/* epilogue start */
  22:spi/spi.c     **** }
  70               		.loc 1 22 1 view .LVU13
  71 0022 0895      		ret
  72               		.cfi_endproc
  73               	.LFE4:
  75               	.global	spi_xchg
  77               	spi_xchg:
  78               	.LVL1:
  79               	.LFB5:
  23:spi/spi.c     **** 
  24:spi/spi.c     **** u8 spi_xchg(u8 byte)
  25:spi/spi.c     **** {
  80               		.loc 1 25 1 is_stmt 1 view -0
  81               		.cfi_startproc
  82               	/* prologue: function */
  83               	/* frame size = 0 */
  84               	/* stack size = 0 */
  85               	.L__stack_usage = 0
  26:spi/spi.c     **** 	u16 cnt = 0;
  86               		.loc 1 26 2 view .LVU15
  27:spi/spi.c     **** 	SPDR = byte;
  87               		.loc 1 27 2 view .LVU16
  88               		.loc 1 27 7 is_stmt 0 view .LVU17
  89 0024 8EBD      		out 0x2e,r24
  28:spi/spi.c     **** 	while(!(SPSR & (1 << SPIF)))
  90               		.loc 1 28 2 is_stmt 1 view .LVU18
  91               	.LVL2:
  92               	.L4:
  25:spi/spi.c     **** 	u16 cnt = 0;
  93               		.loc 1 25 1 is_stmt 0 view .LVU19
  94 0026 80E0      		ldi r24,0
  95 0028 90E0      		ldi r25,0
  96               	.L5:
  97               	.LVL3:
  98               		.loc 1 28 8 is_stmt 1 view .LVU20
  99 002a 0DB4      		in __tmp_reg__,0x2d
 100 002c 07FE      		sbrs __tmp_reg__,7
 101 002e 00C0      		rjmp .L6
  29:spi/spi.c     **** 	{
  30:spi/spi.c     **** 		if(cnt++ == 0xFFFF)
  31:spi/spi.c     **** 		{
  32:spi/spi.c     **** 			panic(PSTR("SPI timeout"));
  33:spi/spi.c     **** 		}
  34:spi/spi.c     **** 	}
  35:spi/spi.c     **** 
  36:spi/spi.c     **** 	return SPDR;
 102               		.loc 1 36 2 view .LVU21
 103               		.loc 1 36 9 is_stmt 0 view .LVU22
 104 0030 8EB5      		in r24,0x2e
 105               	.LVL4:
 106               	/* epilogue start */
  37:spi/spi.c     **** }
 107               		.loc 1 37 1 view .LVU23
 108 0032 0895      		ret
 109               	.LVL5:
 110               	.L6:
  30:spi/spi.c     **** 		{
 111               		.loc 1 30 3 is_stmt 1 view .LVU24
  30:spi/spi.c     **** 		{
 112               		.loc 1 30 5 is_stmt 0 view .LVU25
 113 0034 0197      		sbiw r24,1
 114               	.LVL6:
  30:spi/spi.c     **** 		{
 115               		.loc 1 30 5 view .LVU26
 116 0036 0097      		sbiw r24,0
 117 0038 01F4      		brne .L5
  32:spi/spi.c     **** 		}
 118               		.loc 1 32 4 is_stmt 1 view .LVU27
 119               	.LBB3:
  32:spi/spi.c     **** 		}
 120               		.loc 1 32 10 view .LVU28
  32:spi/spi.c     **** 		}
 121               		.loc 1 32 10 view .LVU29
 122               	.LBE3:
  32:spi/spi.c     **** 		}
 123               		.loc 1 32 4 is_stmt 0 view .LVU30
 124 003a 80E0      		ldi r24,lo8(__c.0)
 125 003c 90E0      		ldi r25,hi8(__c.0)
 126               	.LVL7:
  32:spi/spi.c     **** 		}
 127               		.loc 1 32 4 view .LVU31
 128 003e 9F93      		push r25
 129               		.cfi_def_cfa_offset 3
 130 0040 8F93      		push r24
 131               		.cfi_def_cfa_offset 4
 132 0042 0E94 0000 		call panic
 133               	.LVL8:
 134 0046 0F90      		pop __tmp_reg__
 135 0048 0F90      		pop __tmp_reg__
 136               		.cfi_def_cfa_offset 2
 137 004a 00C0      		rjmp .L4
 138               		.cfi_endproc
 139               	.LFE5:
 141               	.global	spi_xchg_try
 143               	spi_xchg_try:
 144               	.LVL9:
 145               	.LFB6:
  38:spi/spi.c     **** 
  39:spi/spi.c     **** Status spi_xchg_try(u8 in, u8 *out)
  40:spi/spi.c     **** {
 146               		.loc 1 40 1 is_stmt 1 view -0
 147               		.cfi_startproc
 148               	/* prologue: function */
 149               	/* frame size = 0 */
 150               	/* stack size = 0 */
 151               	.L__stack_usage = 0
 152               		.loc 1 40 1 is_stmt 0 view .LVU33
 153 004c FB01      		movw r30,r22
  41:spi/spi.c     **** 	u32 cnt = 0;
 154               		.loc 1 41 2 is_stmt 1 view .LVU34
 155               	.LVL10:
  42:spi/spi.c     **** 	SPDR = in;
 156               		.loc 1 42 2 view .LVU35
 157               		.loc 1 42 7 is_stmt 0 view .LVU36
 158 004e 8EBD      		out 0x2e,r24
  43:spi/spi.c     **** 	while(!(SPSR & (1 << SPIF)))
 159               		.loc 1 43 2 is_stmt 1 view .LVU37
 160               		.loc 1 43 7 is_stmt 0 view .LVU38
 161 0050 80E0      		ldi r24,0
 162 0052 90E0      		ldi r25,0
 163 0054 A1E0      		ldi r26,lo8(1)
 164 0056 B0E0      		ldi r27,0
 165               	.LVL11:
 166               	.L9:
 167               		.loc 1 43 8 is_stmt 1 view .LVU39
 168 0058 0DB4      		in __tmp_reg__,0x2d
 169 005a 07FE      		sbrs __tmp_reg__,7
 170 005c 00C0      		rjmp .L11
  44:spi/spi.c     **** 	{
  45:spi/spi.c     **** 		if(cnt++ == 0xFFFF)
  46:spi/spi.c     **** 		{
  47:spi/spi.c     **** 			return STATUS_TIMEOUT;
  48:spi/spi.c     **** 		}
  49:spi/spi.c     **** 	}
  50:spi/spi.c     **** 
  51:spi/spi.c     **** 	*out = SPDR;
 171               		.loc 1 51 2 view .LVU40
 172               		.loc 1 51 9 is_stmt 0 view .LVU41
 173 005e 8EB5      		in r24,0x2e
 174               	.LVL12:
 175               		.loc 1 51 7 view .LVU42
 176 0060 8083      		st Z,r24
 177               	.LVL13:
  52:spi/spi.c     **** 	return STATUS_OK;
 178               		.loc 1 52 2 is_stmt 1 view .LVU43
 179               		.loc 1 52 9 is_stmt 0 view .LVU44
 180 0062 80E0      		ldi r24,0
 181 0064 0895      		ret
 182               	.LVL14:
 183               	.L11:
  45:spi/spi.c     **** 		{
 184               		.loc 1 45 3 is_stmt 1 view .LVU45
  45:spi/spi.c     **** 		{
 185               		.loc 1 45 5 is_stmt 0 view .LVU46
 186 0066 0197      		sbiw r24,1
 187 0068 A109      		sbc r26,__zero_reg__
 188 006a B109      		sbc r27,__zero_reg__
 189               	.LVL15:
  45:spi/spi.c     **** 		{
 190               		.loc 1 45 5 view .LVU47
 191 006c 0097      		sbiw r24,0
 192 006e A105      		cpc r26,__zero_reg__
 193 0070 B105      		cpc r27,__zero_reg__
 194 0072 01F4      		brne .L9
  47:spi/spi.c     **** 		}
 195               		.loc 1 47 11 view .LVU48
 196 0074 82E0      		ldi r24,lo8(2)
 197               	.LVL16:
 198               	/* epilogue start */
  53:spi/spi.c     **** }
 199               		.loc 1 53 1 view .LVU49
 200 0076 0895      		ret
 201               		.cfi_endproc
 202               	.LFE6:
 204               	.global	spi_tx_try
 206               	spi_tx_try:
 207               	.LVL17:
 208               	.LFB7:
  54:spi/spi.c     **** 
  55:spi/spi.c     **** Status spi_tx_try(u8 in)
  56:spi/spi.c     **** {
 209               		.loc 1 56 1 is_stmt 1 view -0
 210               		.cfi_startproc
 211               		.loc 1 56 1 is_stmt 0 view .LVU51
 212 0078 CF93      		push r28
 213               		.cfi_def_cfa_offset 3
 214               		.cfi_offset 28, -2
 215 007a DF93      		push r29
 216               		.cfi_def_cfa_offset 4
 217               		.cfi_offset 29, -3
 218 007c 0F92      		push __tmp_reg__
 219               		.cfi_def_cfa_offset 5
 220 007e CDB7      		in r28,__SP_L__
 221 0080 DEB7      		in r29,__SP_H__
 222               		.cfi_def_cfa_register 28
 223               	/* prologue: function */
 224               	/* frame size = 1 */
 225               	/* stack size = 3 */
 226               	.L__stack_usage = 3
  57:spi/spi.c     **** 	u8 dummy;
 227               		.loc 1 57 2 is_stmt 1 view .LVU52
  58:spi/spi.c     **** 	return spi_xchg_try(in, &dummy);
 228               		.loc 1 58 2 view .LVU53
 229               		.loc 1 58 9 is_stmt 0 view .LVU54
 230 0082 BE01      		movw r22,r28
 231 0084 6F5F      		subi r22,-1
 232 0086 7F4F      		sbci r23,-1
 233 0088 0E94 0000 		call spi_xchg_try
 234               	.LVL18:
 235               	/* epilogue start */
  59:spi/spi.c     **** }
 236               		.loc 1 59 1 view .LVU55
 237 008c 0F90      		pop __tmp_reg__
 238 008e DF91      		pop r29
 239 0090 CF91      		pop r28
 240 0092 0895      		ret
 241               		.cfi_endproc
 242               	.LFE7:
 244               	.global	spi_rx_try
 246               	spi_rx_try:
 247               	.LVL19:
 248               	.LFB8:
  60:spi/spi.c     **** 
  61:spi/spi.c     **** Status spi_rx_try(u8 *out)
  62:spi/spi.c     **** {
 249               		.loc 1 62 1 is_stmt 1 view -0
 250               		.cfi_startproc
 251               	/* prologue: function */
 252               	/* frame size = 0 */
 253               	/* stack size = 0 */
 254               	.L__stack_usage = 0
 255               		.loc 1 62 1 is_stmt 0 view .LVU57
 256 0094 BC01      		movw r22,r24
  63:spi/spi.c     **** 	return spi_xchg_try(0xFF, out);
 257               		.loc 1 63 2 is_stmt 1 view .LVU58
 258               		.loc 1 63 9 is_stmt 0 view .LVU59
 259 0096 8FEF      		ldi r24,lo8(-1)
 260               	.LVL20:
 261               		.loc 1 63 9 view .LVU60
 262 0098 0C94 0000 		jmp spi_xchg_try
 263               	.LVL21:
 264               		.loc 1 63 9 view .LVU61
 265               		.cfi_endproc
 266               	.LFE8:
 268               		.section	.progmem.data,"a",@progbits
 271               	__c.0:
 272 0000 5350 4920 		.string	"SPI timeout"
 272      7469 6D65 
 272      6F75 7400 
 275               	__c.1:
 276 000c 5350 4920 		.string	"SPI initialized"
 276      696E 6974 
 276      6961 6C69 
 276      7A65 6400 
 277               		.text
 278               	.Letext0:
 279               		.file 2 "/usr/lib/gcc/avr/12.2.0/include/stdint-gcc.h"
 280               		.file 3 "../../types/types.h"
 281               		.file 4 "../../status/status.h"
 282               		.file 5 "logger/logger.h"
DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccOIeZZR.s:2      *ABS*:0000003e __SP_H__
     /tmp/ccOIeZZR.s:3      *ABS*:0000003d __SP_L__
     /tmp/ccOIeZZR.s:4      *ABS*:0000003f __SREG__
     /tmp/ccOIeZZR.s:5      *ABS*:00000000 __tmp_reg__
     /tmp/ccOIeZZR.s:6      *ABS*:00000001 __zero_reg__
     /tmp/ccOIeZZR.s:13     .text:00000000 spi_init
     /tmp/ccOIeZZR.s:16     .text:00000000 .Loc.0
     /tmp/ccOIeZZR.s:17     .text:00000000 L0
     /tmp/ccOIeZZR.s:22     .text:00000000 .Loc.1
     /tmp/ccOIeZZR.s:23     .text:00000000 .Loc.2
     /tmp/ccOIeZZR.s:26     .text:00000004 .Loc.3
     /tmp/ccOIeZZR.s:28     .text:00000004 .Loc.4
     /tmp/ccOIeZZR.s:29     .text:00000004 .Loc.5
     /tmp/ccOIeZZR.s:31     .text:00000004 .Loc.6
     /tmp/ccOIeZZR.s:275    .progmem.data:0000000c __c.1
     /tmp/ccOIeZZR.s:40     .text:00000010 .Loc.7
     /tmp/ccOIeZZR.s:46     .text:00000016 L0
     /tmp/ccOIeZZR.s:51     .text:00000016 spi_fast
     /tmp/ccOIeZZR.s:53     .text:00000016 .Loc.8
     /tmp/ccOIeZZR.s:54     .text:00000016 L0
     /tmp/ccOIeZZR.s:59     .text:00000016 .Loc.9
     /tmp/ccOIeZZR.s:60     .text:00000016 .Loc.10
     /tmp/ccOIeZZR.s:64     .text:0000001c .Loc.11
     /tmp/ccOIeZZR.s:66     .text:0000001e .Loc.12
     /tmp/ccOIeZZR.s:70     .text:00000022 .Loc.13
     /tmp/ccOIeZZR.s:72     .text:00000024 L0
     /tmp/ccOIeZZR.s:77     .text:00000024 spi_xchg
     /tmp/ccOIeZZR.s:80     .text:00000024 .Loc.14
     /tmp/ccOIeZZR.s:81     .text:00000024 L0
     /tmp/ccOIeZZR.s:86     .text:00000024 .Loc.15
     /tmp/ccOIeZZR.s:87     .text:00000024 .Loc.16
     /tmp/ccOIeZZR.s:88     .text:00000024 .Loc.17
     /tmp/ccOIeZZR.s:90     .text:00000026 .Loc.18
     /tmp/ccOIeZZR.s:93     .text:00000026 .Loc.19
     /tmp/ccOIeZZR.s:98     .text:0000002a .Loc.20
     /tmp/ccOIeZZR.s:102    .text:00000030 .Loc.21
     /tmp/ccOIeZZR.s:103    .text:00000030 .Loc.22
     /tmp/ccOIeZZR.s:107    .text:00000032 .Loc.23
     /tmp/ccOIeZZR.s:111    .text:00000034 .Loc.24
     /tmp/ccOIeZZR.s:112    .text:00000034 .Loc.25
     /tmp/ccOIeZZR.s:115    .text:00000036 .Loc.26
     /tmp/ccOIeZZR.s:118    .text:0000003a .Loc.27
     /tmp/ccOIeZZR.s:120    .text:0000003a .Loc.28
     /tmp/ccOIeZZR.s:121    .text:0000003a .Loc.29
     /tmp/ccOIeZZR.s:123    .text:0000003a .Loc.30
     /tmp/ccOIeZZR.s:271    .progmem.data:00000000 __c.0
     /tmp/ccOIeZZR.s:127    .text:0000003e .Loc.31
     /tmp/ccOIeZZR.s:138    .text:0000004c L0
     /tmp/ccOIeZZR.s:143    .text:0000004c spi_xchg_try
     /tmp/ccOIeZZR.s:146    .text:0000004c .Loc.32
     /tmp/ccOIeZZR.s:147    .text:0000004c L0
     /tmp/ccOIeZZR.s:152    .text:0000004c .Loc.33
     /tmp/ccOIeZZR.s:154    .text:0000004e .Loc.34
     /tmp/ccOIeZZR.s:156    .text:0000004e .Loc.35
     /tmp/ccOIeZZR.s:157    .text:0000004e .Loc.36
     /tmp/ccOIeZZR.s:159    .text:00000050 .Loc.37
     /tmp/ccOIeZZR.s:160    .text:00000050 .Loc.38
     /tmp/ccOIeZZR.s:167    .text:00000058 .Loc.39
     /tmp/ccOIeZZR.s:171    .text:0000005e .Loc.40
     /tmp/ccOIeZZR.s:172    .text:0000005e .Loc.41
     /tmp/ccOIeZZR.s:175    .text:00000060 .Loc.42
     /tmp/ccOIeZZR.s:178    .text:00000062 .Loc.43
     /tmp/ccOIeZZR.s:179    .text:00000062 .Loc.44
     /tmp/ccOIeZZR.s:184    .text:00000066 .Loc.45
     /tmp/ccOIeZZR.s:185    .text:00000066 .Loc.46
     /tmp/ccOIeZZR.s:190    .text:0000006c .Loc.47
     /tmp/ccOIeZZR.s:195    .text:00000074 .Loc.48
     /tmp/ccOIeZZR.s:199    .text:00000076 .Loc.49
     /tmp/ccOIeZZR.s:201    .text:00000078 L0
     /tmp/ccOIeZZR.s:206    .text:00000078 spi_tx_try
     /tmp/ccOIeZZR.s:209    .text:00000078 .Loc.50
     /tmp/ccOIeZZR.s:210    .text:00000078 L0
     /tmp/ccOIeZZR.s:211    .text:00000078 .Loc.51
     /tmp/ccOIeZZR.s:227    .text:00000082 .Loc.52
     /tmp/ccOIeZZR.s:228    .text:00000082 .Loc.53
     /tmp/ccOIeZZR.s:229    .text:00000082 .Loc.54
     /tmp/ccOIeZZR.s:236    .text:0000008c .Loc.55
     /tmp/ccOIeZZR.s:241    .text:00000094 L0
     /tmp/ccOIeZZR.s:246    .text:00000094 spi_rx_try
     /tmp/ccOIeZZR.s:249    .text:00000094 .Loc.56
     /tmp/ccOIeZZR.s:250    .text:00000094 L0
     /tmp/ccOIeZZR.s:255    .text:00000094 .Loc.57
     /tmp/ccOIeZZR.s:257    .text:00000096 .Loc.58
     /tmp/ccOIeZZR.s:258    .text:00000096 .Loc.59
     /tmp/ccOIeZZR.s:261    .text:00000098 .Loc.60
     /tmp/ccOIeZZR.s:264    .text:0000009c .Loc.61
     /tmp/ccOIeZZR.s:265    .text:0000009c L0
     /tmp/ccOIeZZR.s:283    .text:0000009c L0
                     .debug_frame:00000000 L0
     /tmp/ccOIeZZR.s:110    .text:00000034 .L6
     /tmp/ccOIeZZR.s:96     .text:0000002a .L5
     /tmp/ccOIeZZR.s:92     .text:00000026 .L4
     /tmp/ccOIeZZR.s:183    .text:00000066 .L11
     /tmp/ccOIeZZR.s:166    .text:00000058 .L9
     /tmp/ccOIeZZR.s:633    .debug_abbrev:00000000 .Ldebug_abbrev0
     /tmp/ccOIeZZR.s:8      .text:00000000 .Ltext0
     /tmp/ccOIeZZR.s:278    .text:0000009c .Letext0
     /tmp/ccOIeZZR.s:1297   .debug_line:00000000 .Ldebug_line0
     /tmp/ccOIeZZR.s:248    .text:00000094 .LFB8
     /tmp/ccOIeZZR.s:266    .text:0000009c .LFE8
     /tmp/ccOIeZZR.s:1063   .debug_loclists:00000012 .LLST5
     /tmp/ccOIeZZR.s:1056   .debug_loclists:0000000c .LVUS5
     /tmp/ccOIeZZR.s:263    .text:0000009c .LVL21
     /tmp/ccOIeZZR.s:208    .text:00000078 .LFB7
     /tmp/ccOIeZZR.s:242    .text:00000094 .LFE7
     /tmp/ccOIeZZR.s:1098   .debug_loclists:00000039 .LLST4
     /tmp/ccOIeZZR.s:1093   .debug_loclists:00000035 .LVUS4
     /tmp/ccOIeZZR.s:234    .text:0000008c .LVL18
     /tmp/ccOIeZZR.s:145    .text:0000004c .LFB6
     /tmp/ccOIeZZR.s:202    .text:00000078 .LFE6
     /tmp/ccOIeZZR.s:1122   .debug_loclists:00000052 .LLST2
     /tmp/ccOIeZZR.s:1113   .debug_loclists:0000004a .LVUS2
     /tmp/ccOIeZZR.s:1160   .debug_loclists:00000076 .LLST3
     /tmp/ccOIeZZR.s:1149   .debug_loclists:0000006c .LVUS3
     /tmp/ccOIeZZR.s:79     .text:00000024 .LFB5
     /tmp/ccOIeZZR.s:139    .text:0000004c .LFE5
     /tmp/ccOIeZZR.s:1216   .debug_loclists:000000af .LLST0
     /tmp/ccOIeZZR.s:1211   .debug_loclists:000000ab .LVUS0
     /tmp/ccOIeZZR.s:1242   .debug_loclists:000000c7 .LLST1
     /tmp/ccOIeZZR.s:1231   .debug_loclists:000000bd .LVUS1
     /tmp/ccOIeZZR.s:119    .text:0000003a .LBB3
     /tmp/ccOIeZZR.s:122    .text:0000003a .LBE3
     /tmp/ccOIeZZR.s:133    .text:00000046 .LVL8
     /tmp/ccOIeZZR.s:52     .text:00000016 .LFB4
     /tmp/ccOIeZZR.s:73     .text:00000024 .LFE4
     /tmp/ccOIeZZR.s:14     .text:00000000 .LFB3
     /tmp/ccOIeZZR.s:47     .text:00000016 .LFE3
     /tmp/ccOIeZZR.s:27     .text:00000004 .LBB2
     /tmp/ccOIeZZR.s:30     .text:00000004 .LBE2
     /tmp/ccOIeZZR.s:39     .text:00000010 .LVL0
     /tmp/ccOIeZZR.s:284    .debug_info:00000000 .Ldebug_info0

UNDEFINED SYMBOLS
log_boot_P
panic
