 
****************************************
Report : qor
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 14:57:32 2023
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             11.000
  Critical Path Length:         5.834
  Critical Path Slack:         23.569
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         8.145
  Critical Path Slack:         17.367
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'clk_p'
  -----------------------------------
  Levels of Logic:             16.000
  Critical Path Length:         6.966
  Critical Path Slack:         32.478
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4021
  Buf/Inv Cell Count:             496
  Buf Cell Count:                 123
  Inv Cell Count:                 373
  CT Buf/Inv Cell Count:           14
  Combinational Cell Count:      3237
  Sequential Cell Count:          784
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       51745.254
  Noncombinational Area:    32739.214
  Buf/Inv Area:              4486.989
  Total Buffer Area:         1519.078
  Total Inverter Area:       2967.910
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :     847740.125
  Net YLength        :     960246.000
  -----------------------------------
  Cell Area:                84484.468
  Design Area:              84484.468
  Net Length        :     1807986.125


  Design Rules
  -----------------------------------
  Total Number of Nets:          4320
  Nets With Violations:           370
  Max Trans Violations:           346
  Max Cap Violations:               1
  Max Fanout Violations:           24
  -----------------------------------


  Hostname: c01n10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.000
  Logic Optimization:                 0.000
  Mapping Optimization:              12.816
  -----------------------------------------
  Overall Compile Time:              28.373
  Overall Compile Wall Clock Time:   29.535

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
