{"vcs1":{"timestamp_begin":1765805017.280263004, "rt":3.07, "ut":1.46, "st":0.16}}
{"vcselab":{"timestamp_begin":1765805020.424428938, "rt":1.68, "ut":0.27, "st":0.05}}
{"link":{"timestamp_begin":1765805022.150461901, "rt":0.20, "ut":0.12, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765805017.116133051}
{"VCS_COMP_START_TIME": 1765805017.116133051}
{"VCS_COMP_END_TIME": 1765805022.417063266}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
{"vcs1": {"peak_mem": 385360}}
{"vcselab": {"peak_mem": 241032}}
