## ECE



### VHDL

#### Collection

1. [Examples of VHDL Conversions](https://www.nandland.com/vhdl/tips/tip-convert-numeric-std-logic-vector-to-integer.html#Numeric-Unsigned-To-Signed)
2. [SEQUENTIAL AND CONCURRENT STATEMENTS IN THE VHDL LANGUAGE](https://www.cse.usf.edu/~haozheng/teach/cda4253/doc/vhdl-stmt.pdf)
3. [FPGA System Design from USF](https://www.cse.usf.edu/~haozheng/teach/cda4253/)
4. [VHDL Configuration Example](https://www.nandland.com/vhdl/examples/example-configuration-vhdl.html)
5. [Package STD_LOGIC_1164](https://www.csee.umbc.edu/portal/help/VHDL/packages/std_logic_1164.vhd)
6. [Package numeric_std](https://www.csee.umbc.edu/portal/help/VHDL/numeric_std.vhdl)
6. [Using entities from another file in VHDL](https://stackoverflow.com/questions/26288447/using-entities-from-another-file-in-vhdl)
6. [use package in ghdl](https://stackoverflow.com/questions/41661495/use-package-in-ghdl)

#### Code

1. [VHDL integer to string](https://stackoverflow.com/questions/35817471/vhdl-integer-to-string)
2. [How to print VHDL signal and variables to the simulator console](https://www.youtube.com/watch?v=BlDoRVJ8bAE)
3. [vhdl assert](https://www.ics.uci.edu/~jmoorkan/vhdlref/assert.html)
4. [How do I use assert in VHDL correctly?](https://stackoverflow.com/questions/59520632/how-do-i-use-assert-in-vhdl-correctly)
5. [How to make startup process in VHDL](https://stackoverflow.com/questions/32927663/how-to-make-startup-process-in-vhdl)
6. [Two's complement VHDL](https://stackoverflow.com/questions/20428277/twos-complement-vhdl)

#### Implementation

1. [register](https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/hdl/vhdl/vhdl_pro_registers.htm)

#### Simulation

1. [sim on mac 1](https://mlg556.github.io/vhdl/2019/02/01/vhdl-sim-workflow-in-macos.html)
2. [sim on mac 2](https://peterbonnesoeur.medium.com/vhdl-on-your-mac-264ff6cc0600)

### Digital Electronics

Youtube

[karnaugh map (k-map)](https://www.youtube.com/watch?v=RO5alU6PpSU)

