
---------- Begin Simulation Statistics ----------
simSeconds                                   0.699959                       # Number of seconds simulated (Second)
simTicks                                 699958534000                       # Number of ticks simulated (Tick)
finalTick                                699958534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4029.15                       # Real time elapsed on the host (Second)
hostTickRate                                173723665                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9214260                       # Number of bytes of host memory used (Byte)
simInsts                                    700000000                       # Number of instructions simulated (Count)
simOps                                     1382784771                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   173734                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     343195                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1399917069                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.999882                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.500030                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1591956314                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    42424                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1541106034                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                3478428                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            209213923                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         289192953                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               38890                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1298373593                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.186951                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.085579                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 889684444     68.52%     68.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  67360752      5.19%     73.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  64978659      5.00%     78.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  56986060      4.39%     83.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  78352578      6.03%     89.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  50419174      3.88%     93.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  42848831      3.30%     96.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  31714144      2.44%     98.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  16028951      1.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1298373593                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                27212809     89.88%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       7      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   245      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    465      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    116      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   409      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   76      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1857360      6.13%     96.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                823197      2.72%     98.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            271686      0.90%     99.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           109456      0.36%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      7320772      0.48%      0.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1221467686     79.26%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1404675      0.09%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       3197459      0.21%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       109768      0.01%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        83187      0.01%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult          134      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            4      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        14823      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       288064      0.02%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          114      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        21210      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       817268      0.05%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3442      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            8      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        10191      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         4325      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            1      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    235341101     15.27%     95.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     64653257      4.20%     99.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2866504      0.19%     99.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3502039      0.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1541106034                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.100855                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            30275828                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019646                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4397414011                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1790648591                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1518602251                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  16925900                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10627397                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          7635944                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1555454303                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      8606787                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   7518185                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         3655200                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       101543476                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      246029048                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      70456435                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4359055                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      5249586                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2994      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      11568658      5.38%      5.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      6662297      3.10%      8.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      5258690      2.44%     10.92% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    178419495     82.90%     93.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      9230621      4.29%     98.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      4076280      1.89%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      215219035                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2809      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      2169837      5.75%      5.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      1338038      3.54%      9.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect      1184114      3.14%     12.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     28381317     75.18%     87.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      2371529      6.28%     93.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     93.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond      2304532      6.10%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      37752176                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          836      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return       126067      2.50%      2.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       303910      6.02%      8.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect       548909     10.88%     19.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      3254459     64.49%     83.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       398288      7.89%     91.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     91.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       414211      8.21%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      5046680                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          185      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      9398820      5.30%      5.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      5324258      3.00%      8.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      4074576      2.30%     10.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    150038173     84.54%     95.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      6859091      3.86%     99.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1771748      1.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    177466851                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          185      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        79639      1.87%      1.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       257513      6.03%      7.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect       486582     11.40%     19.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      2820577     66.09%     85.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       248911      5.83%     91.22% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.22% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       374637      8.78%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      4268044                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget    102103352     47.44%     47.44% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     95798497     44.51%     91.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     11568650      5.38%     97.33% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      5748536      2.67%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    215219035                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      3305450     66.78%     66.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1386262     28.01%     94.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect       126067      2.55%     97.33% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       132163      2.67%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      4949942                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         178422408                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     81980565                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           5046680                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        1189020                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3663751                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1382929                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            215219035                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              2573728                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               124633428                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.579100                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         1288341                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         9334970                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            5748536                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          3586434                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2994      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     11568658      5.38%      5.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      6662297      3.10%      8.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      5258690      2.44%     10.92% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    178419495     82.90%     93.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      9230621      4.29%     98.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      4076280      1.89%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    215219035                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch         1313      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     11211616     12.38%     12.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       427682      0.47%     12.85% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      5232623      5.78%     18.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     70165138     77.46%     96.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       531259      0.59%     96.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      3015976      3.33%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      90585607                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       303910     11.81%     11.81% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.81% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      1871530     72.72%     84.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       398288     15.48%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      2573728                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       303910     11.81%     11.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      1871530     72.72%     84.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       398288     15.48%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      2573728                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      9334970                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      5748536                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses      3586434                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       963120                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords     10298090                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             14090824                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               14090810                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            4691989                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                9398820                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             9319181                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             79639                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       209181578                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            3534                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           4457892                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1268338423                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.090233                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.476518                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       997699858     78.66%     78.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        44648519      3.52%     82.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        20519666      1.62%     83.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        48078109      3.79%     87.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        14585329      1.15%     88.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        10422310      0.82%     89.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5249370      0.41%     89.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         6168589      0.49%     90.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       120966673      9.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1268338423                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1780                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               9398834                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      5255372      0.38%      0.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1098724024     79.46%     79.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1374985      0.10%     79.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      2958198      0.21%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       101702      0.01%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1536      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        13680      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       232304      0.02%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          114      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        18110      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       786099      0.06%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1511      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          576      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult          261      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    210609662     15.23%     95.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     57472159      4.16%     99.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2147936      0.16%     99.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3086535      0.22%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1382784771                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     120966673                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1382784771                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1382784771                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.999882                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.500030                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          273316292                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            6872689                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1373303246                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        212757598                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        60558694                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      5255372      0.38%      0.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1098724024     79.46%     79.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1374985      0.10%     79.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      2958198      0.21%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       101702      0.01%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1536      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        13680      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       232304      0.02%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          114      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        18110      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       786099      0.06%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1511      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            5      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          576      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult          261      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            1      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    210609662     15.23%     95.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     57472159      4.16%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      2147936      0.16%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      3086535      0.22%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1382784771                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    177466851                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    162221522                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     15245144                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    150038173                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     27428493                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      9398834                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      9398820                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      236495897                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         236495897                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     236501190                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        236501190                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     36446930                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        36446930                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     36455328                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       36455328                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 2186279573859                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 2186279573859                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 2186279573859                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 2186279573859                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    272942827                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     272942827                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    272956518                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    272956518                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.133533                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.133533                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.133557                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.133557                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59985.287481                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 59985.287481                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 59971.469023                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 59971.469023                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     83771633                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets      4451200                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1036470                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets        51378                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      80.823982                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    86.636303                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2298034                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2298034                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     22148987                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      22148987                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     22148987                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     22148987                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     14297943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     14297943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     14306168                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     14306168                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 838906716361                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 838906716361                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 839372049361                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 839372049361                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.052384                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.052384                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.052412                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.052412                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58673.245261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58673.245261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58672.039176                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58672.039176                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               14292682                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          888                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          888                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        26000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        26000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          890                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          890                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.002247                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.002247                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2745000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2745000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.002247                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.002247                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      1372500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      1372500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          890                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          890                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          890                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          890                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    176873513                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       176873513                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     35504517                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      35504517                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 2143841640000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 2143841640000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    212378030                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    212378030                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.167176                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.167176                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60382.222352                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60382.222352                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     22141311                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     22141311                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     13363206                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     13363206                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 797528348500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 797528348500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.062922                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.062922                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59680.914034                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59680.914034                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         5293                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          5293                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         8398                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         8398                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        13691                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        13691                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.613396                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.613396                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         8225                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         8225                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    465333000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    465333000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.600760                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.600760                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 56575.440729                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 56575.440729                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     59622384                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       59622384                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       942413                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       942413                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  42437933859                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  42437933859                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     60564797                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     60564797                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.015560                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.015560                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 45031.142248                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 45031.142248                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         7676                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         7676                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       934737                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       934737                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  41378367861                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  41378367861                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015434                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015434                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44267.390572                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44267.390572                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.978416                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            250812703                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           14293194                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.547702                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.978416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          141                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          167                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          203                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2197959578                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2197959578                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                249471032                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             799299651                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 229140705                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              15944573                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                4517632                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             93719315                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                730668                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1635203937                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               3944730                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1533587843                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        191796463                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       236167575                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       67540317                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.095485                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      888291326                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     549041320                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        7828329                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       4231174                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1773699783                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1095718194                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         303707892                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    686618986                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          864                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          113115683                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1023420991                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                10484868                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          6                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               148520                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        919252                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2522                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 104521699                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2109988                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1298373593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.289274                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.753476                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1032250604     79.50%     79.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 16634753      1.28%     80.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 13964214      1.08%     81.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 17391463      1.34%     83.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 15253483      1.17%     84.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 18581283      1.43%     85.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 17764570      1.37%     87.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 15551659      1.20%     88.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                150981564     11.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1298373593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             844062714                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.602938                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          215219035                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.153737                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    268639868                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       96891588                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          96891588                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      96891588                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         96891588                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      7630082                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         7630082                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      7630082                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        7630082                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 168711865950                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 168711865950                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 168711865950                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 168711865950                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    104521670                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     104521670                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    104521670                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    104521670                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.073000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.073000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.073000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.073000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 22111.409281                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 22111.409281                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 22111.409281                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 22111.409281                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        59572                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2866                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      20.785764                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      7257475                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           7257475                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst       361435                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        361435                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst       361435                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       361435                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst      7268647                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      7268647                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      7268647                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      7268647                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 153637410465                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 153637410465                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 153637410465                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 153637410465                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.069542                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.069542                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.069542                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.069542                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 21137.002590                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 21137.002590                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 21137.002590                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 21137.002590                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                7257475                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     96891588                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        96891588                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      7630082                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       7630082                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 168711865950                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 168711865950                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    104521670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    104521670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.073000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.073000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 22111.409281                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 22111.409281                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst       361435                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       361435                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      7268647                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      7268647                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 153637410465                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 153637410465                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.069542                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.069542                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 21137.002590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 21137.002590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.783197                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            104160235                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            7268647                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              14.330072                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.783197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          187                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          226                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          843442007                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         843442007                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   4517632                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   25517538                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  5895433                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1591998738                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               352854                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                246029048                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                70456435                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 27215                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  5895741                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          65319                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        2016983                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      3152146                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              5169129                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1528580681                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1526238195                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1142448632                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1792724853                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.090235                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.637269                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    21795601                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                33271441                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                38523                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               65319                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                9897738                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                24006                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 576552                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          212757597                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             22.411026                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            54.645898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              179100016     84.18%     84.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               685446      0.32%     84.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              7488661      3.52%     88.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               957226      0.45%     88.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                57559      0.03%     88.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                83707      0.04%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                73701      0.03%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                91686      0.04%     88.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               122352      0.06%     88.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               214110      0.10%     88.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             221890      0.10%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             224720      0.11%     88.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             278569      0.13%     89.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139            1265306      0.59%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149           13099093      6.16%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            1428945      0.67%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            1010591      0.47%     97.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            2236906      1.05%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             676252      0.32%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             559630      0.26%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1531696      0.72%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             472275      0.22%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             268249      0.13%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              80955      0.04%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               8199      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               6517      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               8262      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              11280      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              31917      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              19358      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           442523      0.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            212757597                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               234634771                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                67562720                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   4331674                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    388995                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               104669541                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   2201293                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                4517632                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                258767314                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               744991662                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          24748                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 232134742                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              57937495                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1619631353                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              25252924                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                 388772                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               25647961                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents         2894314                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2807789055                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  5610539620                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1900303209                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   8927784                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2410042349                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                397746611                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1080                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1079                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 101145985                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2739297240                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3214067539                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1382784771                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   231                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                6365623                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                5042148                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  11407771                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst               6365623                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               5042148                       # number of overall hits (Count)
system.l2.overallHits::total                 11407771                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst               883488                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              9251046                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                10134534                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst              883488                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             9251046                       # number of overall misses (Count)
system.l2.overallMisses::total               10134534                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst     74915396500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    763046836000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       837962232500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst    74915396500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   763046836000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      837962232500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst            7249111                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           14293194                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              21542305                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst           7249111                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          14293194                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             21542305                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.121875                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.647234                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.470448                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.121875                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.647234                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.470448                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84795.035699                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82482.222659                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82683.844418                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84795.035699                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82482.222659                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82683.844418                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               644529                       # number of writebacks (Count)
system.l2.writebacks::total                    644529                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                907                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   915                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst               907                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  915                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst           882581                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          9251038                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            10133619                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst          882581                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         9251038                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           10133619                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst  66027858510                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 670536210500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   736564069010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst  66027858510                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 670536210500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  736564069010                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.121750                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.647234                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.470406                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.121750                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.647234                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.470406                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74812.236509                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72482.267449                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72685.194599                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74812.236509                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72482.267449                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72685.194599                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       10913611                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        50881                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          50881                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst         6365623                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            6365623                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst        883488                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total           883488                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst  74915396500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  74915396500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst      7249111                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        7249111                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.121875                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.121875                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84795.035699                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84795.035699                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst          907                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            907                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst       882581                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total       882581                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst  66027858510                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  66027858510                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.121750                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.121750                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74812.236509                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74812.236509                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             479645                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                479645                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           442504                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              442504                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  34657360500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    34657360500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         922149                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            922149                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.479862                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.479862                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 78321.010658                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78321.010658                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrHits::cpu.data              1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrHits::total                 1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrMisses::cpu.data       442503                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          442503                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  30232299500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  30232299500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.479861                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.479861                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68321.117597                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68321.117597                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        4562503                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           4562503                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      8808542                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         8808542                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 728389475500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 728389475500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     13371045                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      13371045                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.658777                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.658777                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82691.264400                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82691.264400                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      8808535                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      8808535                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 640303911000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 640303911000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.658777                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.658777                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72691.305762                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72691.305762                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data             12191                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                12191                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data             785                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                785                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data     21246500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total      21246500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data         12976                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            12976                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.060496                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.060496                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data 27065.605096                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 27065.605096                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data          785                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            785                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data     14974500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total     14974500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.060496                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.060496                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 19075.796178                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 19075.796178                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks      7240424                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          7240424                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      7240424                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      7240424                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2298034                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2298034                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2298034                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2298034                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.217079                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     42770557                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   10917707                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.917540                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     367.528130                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       441.681618                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3286.007331                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.089729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.107832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.802248                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   45                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  628                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3423                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  353496955                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 353496955                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    641211.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples    882486.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   9188979.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001560410250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        39461                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        39461                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            20253461                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             602297                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    10132899                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     644529                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  10132899                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   644529                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  61434                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  3318                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              10132899                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               644529                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 6049268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 2300195                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1235167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  480767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5408                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     638                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  35598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  39182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  39573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  39602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  39568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  39584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  39617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  39633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  39714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  40018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  39958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  40290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  40898                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  39695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  39668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  39476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        39461                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     255.201896                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    151.581025                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    461.841211                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         36129     91.56%     91.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023         2014      5.10%     96.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535          594      1.51%     98.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047          279      0.71%     98.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559          191      0.48%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071           77      0.20%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583           49      0.12%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095           24      0.06%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607           17      0.04%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119           20      0.05%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631           17      0.04%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143           15      0.04%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655           10      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            6      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         39461                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        39461                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.248625                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.235331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.680101                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            34508     87.45%     87.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              610      1.55%     88.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3889      9.86%     98.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              398      1.01%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               52      0.13%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         39461                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 3931776                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               648505536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             41249856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              926491362.70120823                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              58931856.66909806                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  699957878500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      64946.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst     56479104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    588094656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     41035968                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 80689214.084216028452                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 840184993.015600562096                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 58626284.282148636878                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       882581                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      9250318                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       644529                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst  29634582750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 287451698000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 17024083409750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33577.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31074.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  26413215.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst     56485184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    592020352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      648505536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst     56485184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     56485184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     41249856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     41249856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       882581                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      9250318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        10132899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       644529                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         644529                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       80697900                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      845793462                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         926491363                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     80697900                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      80697900                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     58931857                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         58931857                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     58931857                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      80697900                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     845793462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        985423219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             10071465                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              641187                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       644629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       632582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       533837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       535177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       623750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       659637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       625500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       665086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       657276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       690897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       725713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       643095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       583895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       596757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       569435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       684199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        97333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        47548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        30952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        16453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        31089                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        42423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        18141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        30570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        32319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        45646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        29899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        32058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        53204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        58538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        58687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            128246312000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           50357325000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       317086280750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12733.63                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31483.63                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             7727113                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             366523                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           57.16                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2619008                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   261.781878                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   162.682690                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   282.426983                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1020229     38.95%     38.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       694446     26.52%     65.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       283276     10.82%     76.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       179008      6.83%     83.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       104505      3.99%     87.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        66552      2.54%     89.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        57244      2.19%     91.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        35339      1.35%     93.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       178409      6.81%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2619008                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         644573760                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       41035968                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              920.874207                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               58.626284                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.46                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      9225972420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      4903705455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    35130213720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1641736980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 55253677440.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 290165764080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  24433960320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  420755030415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   601.114223                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  60924098000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23372960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 615661476000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      9473801820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      5035429905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    36780046380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1705259160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 55253677440.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 297122850630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  18575361120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  423946426455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   605.673630                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  45678152000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23372960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 630907422000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             9691116                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        644529                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           9482880                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1505                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             441783                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            441783                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        9691116                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     30394712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     30394712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                30394712                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    689755392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    689755392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                689755392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           10134404                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 10134404    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             10134404                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         25700610000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        53453983750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       20261813                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     10131224                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           20639692                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2942563                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      7257475                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         22263730                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            12976                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           12976                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            922149                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           922149                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        7268647                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      13371045                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21775233                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     42905022                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               64680255                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    928421504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1061838592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1990260096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        10933147                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  42500160                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          32488428                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.047988                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.214685                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                30935958     95.22%     95.22% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1545894      4.76%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    6576      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            32488428                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 699958534000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        31118014962                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy       10909458498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       21450565909                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      43124974                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     21553545                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       505683                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1046753                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1040177                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         6576                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
